Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Wed Dec  7 11:13:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt latticeE155FinalProject_impl_1.twr latticeE155FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 87.9416%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{tuner/pitch/counter_144__i23/SR   tuner/pitch/counter_144__i24/SR}              
                                         |   25.079 ns 
{tuner/pitch/counter_144__i25/SR   tuner/pitch/counter_144__i26/SR}              
                                         |   25.079 ns 
{tuner/pitch/counter_144__i27/SR   tuner/pitch/counter_144__i28/SR}              
                                         |   25.079 ns 
{tuner/pitch/counter_144__i29/SR   tuner/pitch/counter_144__i30/SR}              
                                         |   25.079 ns 
{tuner/howLong/counter_143__i21/SR   tuner/howLong/counter_143__i22/SR}              
                                         |   25.317 ns 
{tuner/howLong/counter_143__i23/SR   tuner/howLong/counter_143__i24/SR}              
                                         |   25.317 ns 
{tuner/howLong/counter_143__i25/SR   tuner/howLong/counter_143__i26/SR}              
                                         |   25.317 ns 
{tuner/howLong/counter_143__i27/SR   tuner/howLong/counter_143__i28/SR}              
                                         |   25.317 ns 
{tuner/howLong/counter_143__i29/SR   tuner/howLong/counter_143__i30/SR}              
                                         |   25.317 ns 
tuner/howLong/counter_143__i31/SR        |   25.317 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tuner/durThreshold_i0_i24/D              |    1.715 ns 
tuner/state_FSM_i3/D                     |    1.715 ns 
enabler/lastCE_c/D                       |    1.715 ns 
tuner/durThreshold_i0_i22/D              |    1.715 ns 
tuner/durThreshold_i0_i17/D              |    1.715 ns 
tuner/durThreshold_i0_i12/D              |    1.715 ns 
tuner/durThreshold_i0_i9/D               |    1.715 ns 
tuner/counter__i1/D                      |    1.715 ns 
tuner/state_FSM_i4/D                     |    1.715 ns 
tuner/state_FSM_i1/D                     |    1.715 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{tuner/state_FSM_i1/SR   tuner/state_FSM_i6/SR}                           
                                        |           No arrival time
{tuner/state_FSM_i4/SR   tuner/state_FSM_i5/SR}                           
                                        |           No arrival time
enabler/twoAgoCE_c/D                    |           No arrival time
enabler/flattenedMCUout__0__i2/D        |           No arrival time
enabler/flattenedMCUout__0__i1/D        |           No arrival time
enabler/flattenedMCUout__0__i33/D       |           No arrival time
enabler/flattenedMCUout__0__i34/D       |           No arrival time
enabler/flattenedMCUout__0__i31/D       |           No arrival time
enabler/flattenedMCUout__0__i32/D       |           No arrival time
enabler/flattenedMCUout__0__i29/D       |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        39
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
ce                                      |                     input
sdi                                     |                     input
sck                                     |                     input
nreset                                  |                     input
makingMusic                             |                    output
pwm                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
spi/newFlattenedMCUout_i31              |                  No Clock
spi/newFlattenedMCUout_i35              |                  No Clock
spi/newFlattenedMCUout_i33              |                  No Clock
spi/newFlattenedMCUout_i27              |                  No Clock
spi/newFlattenedMCUout_i29              |                  No Clock
spi/newFlattenedMCUout_i19              |                  No Clock
spi/newFlattenedMCUout_i25              |                  No Clock
spi/newFlattenedMCUout_i17              |                  No Clock
spi/newFlattenedMCUout_i23              |                  No Clock
spi/newFlattenedMCUout_i15              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                        81
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i2/Q  (SLICE_R19C12C)
Path End         : {tuner/pitch/counter_144__i23/SR   tuner/pitch/counter_144__i24/SR}  (SLICE_R17C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/freqThreshold_i0_i2/CK->tuner/freqThreshold_i0_i2/Q
                                          SLICE_R19C12C      CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[2]                                 NET DELAY        3.265                 10.152  1       
tuner/pitch/i2_4_lut/D->tuner/pitch/i2_4_lut/Z
                                          SLICE_R18C6A       B0_TO_F0_DELAY   0.449                 10.601  1       
tuner/pitch/n18                                              NET DELAY        2.551                 13.152  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R18C6C       A1_TO_F1_DELAY   0.449                 13.601  2       
tuner/pitch/n29                                              NET DELAY        2.551                 16.152  2       
tuner/pitch/i3047_2_lut_4_lut/A->tuner/pitch/i3047_2_lut_4_lut/Z
                                          SLICE_R18C7B       A0_TO_F0_DELAY   0.449                 16.601  17      
tuner/pitch/counter_31__N_346 ( LSR )                        NET DELAY        4.957                 21.558  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.557  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.078  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i2/Q  (SLICE_R19C12C)
Path End         : {tuner/pitch/counter_144__i25/SR   tuner/pitch/counter_144__i26/SR}  (SLICE_R17C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/freqThreshold_i0_i2/CK->tuner/freqThreshold_i0_i2/Q
                                          SLICE_R19C12C      CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[2]                                 NET DELAY        3.265                 10.152  1       
tuner/pitch/i2_4_lut/D->tuner/pitch/i2_4_lut/Z
                                          SLICE_R18C6A       B0_TO_F0_DELAY   0.449                 10.601  1       
tuner/pitch/n18                                              NET DELAY        2.551                 13.152  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R18C6C       A1_TO_F1_DELAY   0.449                 13.601  2       
tuner/pitch/n29                                              NET DELAY        2.551                 16.152  2       
tuner/pitch/i3047_2_lut_4_lut/A->tuner/pitch/i3047_2_lut_4_lut/Z
                                          SLICE_R18C7B       A0_TO_F0_DELAY   0.449                 16.601  17      
tuner/pitch/counter_31__N_346 ( LSR )                        NET DELAY        4.957                 21.558  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.557  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.078  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i2/Q  (SLICE_R19C12C)
Path End         : {tuner/pitch/counter_144__i27/SR   tuner/pitch/counter_144__i28/SR}  (SLICE_R17C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/freqThreshold_i0_i2/CK->tuner/freqThreshold_i0_i2/Q
                                          SLICE_R19C12C      CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[2]                                 NET DELAY        3.265                 10.152  1       
tuner/pitch/i2_4_lut/D->tuner/pitch/i2_4_lut/Z
                                          SLICE_R18C6A       B0_TO_F0_DELAY   0.449                 10.601  1       
tuner/pitch/n18                                              NET DELAY        2.551                 13.152  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R18C6C       A1_TO_F1_DELAY   0.449                 13.601  2       
tuner/pitch/n29                                              NET DELAY        2.551                 16.152  2       
tuner/pitch/i3047_2_lut_4_lut/A->tuner/pitch/i3047_2_lut_4_lut/Z
                                          SLICE_R18C7B       A0_TO_F0_DELAY   0.449                 16.601  17      
tuner/pitch/counter_31__N_346 ( LSR )                        NET DELAY        4.957                 21.558  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.557  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.078  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i2/Q  (SLICE_R19C12C)
Path End         : {tuner/pitch/counter_144__i29/SR   tuner/pitch/counter_144__i30/SR}  (SLICE_R17C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/freqThreshold_i0_i2/CK->tuner/freqThreshold_i0_i2/Q
                                          SLICE_R19C12C      CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[2]                                 NET DELAY        3.265                 10.152  1       
tuner/pitch/i2_4_lut/D->tuner/pitch/i2_4_lut/Z
                                          SLICE_R18C6A       B0_TO_F0_DELAY   0.449                 10.601  1       
tuner/pitch/n18                                              NET DELAY        2.551                 13.152  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R18C6C       A1_TO_F1_DELAY   0.449                 13.601  2       
tuner/pitch/n29                                              NET DELAY        2.551                 16.152  2       
tuner/pitch/i3047_2_lut_4_lut/A->tuner/pitch/i3047_2_lut_4_lut/Z
                                          SLICE_R18C7B       A0_TO_F0_DELAY   0.449                 16.601  17      
tuner/pitch/counter_31__N_346 ( LSR )                        NET DELAY        4.957                 21.558  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.557  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.078  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : {tuner/howLong/counter_143__i21/SR   tuner/howLong/counter_143__i22/SR}  (SLICE_R14C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : {tuner/howLong/counter_143__i23/SR   tuner/howLong/counter_143__i24/SR}  (SLICE_R14C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : {tuner/howLong/counter_143__i25/SR   tuner/howLong/counter_143__i26/SR}  (SLICE_R14C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : {tuner/howLong/counter_143__i27/SR   tuner/howLong/counter_143__i28/SR}  (SLICE_R14C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : {tuner/howLong/counter_143__i29/SR   tuner/howLong/counter_143__i30/SR}  (SLICE_R14C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R16C10D)
Path End         : tuner/howLong/counter_143__i31/SR  (SLICE_R14C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.316 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        5.499                  5.499  82      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R15C8B       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        3.080                 13.033  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R15C7B       B1_TO_F1_DELAY   0.449                 13.482  1       
tuner/howLong/n31                                            NET DELAY        2.763                 16.245  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R15C10B      D0_TO_F0_DELAY   0.476                 16.721  2       
tuner/howLong/n3049                                          NET DELAY        0.304                 17.025  2       
tuner/howLong/i3050_4_lut/B->tuner/howLong/i3050_4_lut/Z
                                          SLICE_R15C10B      C1_TO_F1_DELAY   0.449                 17.474  17      
tuner/howLong/counter_31__N_281 ( LSR )                      NET DELAY        3.846                 21.320  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  82      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  82      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.319  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.316  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i24/Q  (SLICE_R15C9C)
Path End         : tuner/durThreshold_i0_i24/D  (SLICE_R15C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/durThreshold_i0_i24/CK->tuner/durThreshold_i0_i24/Q
                                          SLICE_R15C9C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[24]                               NET DELAY        0.701                  4.502  2       
i1464_3_lut/A->i1464_3_lut/Z              SLICE_R15C9C       D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2147 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i4/Q  (SLICE_R15C11D)
Path End         : tuner/state_FSM_i3/D  (SLICE_R15C11C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc                                              NET DELAY        3.035                  3.035  83      


Data Path

tuner/state_FSM_i4/CK->tuner/state_FSM_i4/Q
                                          SLICE_R15C11D      CLK_TO_Q0_DELAY  0.766                  3.801  4       
tuner/n425[2]                                                NET DELAY        0.701                  4.502  4       
tuner.SLICE_261/D1->tuner.SLICE_261/F1    SLICE_R15C11C      D1_TO_F1_DELAY   0.248                  4.750  1       
tuner.n425[2].sig_001.FeedThruLUT ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : enabler/twoAgoCE_c/Q  (SLICE_R12C10A)
Path End         : enabler/lastCE_c/D  (SLICE_R12C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc                                              NET DELAY        3.035                  3.035  83      


Data Path

enabler/twoAgoCE_c/CK->enabler/twoAgoCE_c/Q
                                          SLICE_R12C10A      CLK_TO_Q0_DELAY  0.766                  3.801  1       
enabler/twoAgoCE                                             NET DELAY        0.701                  4.502  1       
SLICE_120/D1->SLICE_120/F1                SLICE_R12C10D      D1_TO_F1_DELAY   0.248                  4.750  1       
enabler.twoAgoCE.sig_077.FeedThruLUT ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i22/Q  (SLICE_R15C9A)
Path End         : tuner/durThreshold_i0_i22/D  (SLICE_R15C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/durThreshold_i0_i22/CK->tuner/durThreshold_i0_i22/Q
                                          SLICE_R15C9A       CLK_TO_Q1_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[22]                               NET DELAY        0.701                  4.502  2       
i1466_3_lut/A->i1466_3_lut/Z              SLICE_R15C9A       D1_TO_F1_DELAY   0.248                  4.750  1       
tuner/n2149 ( DI1 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i17/Q  (SLICE_R16C9C)
Path End         : tuner/durThreshold_i0_i17/D  (SLICE_R16C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/durThreshold_i0_i17/CK->tuner/durThreshold_i0_i17/Q
                                          SLICE_R16C9C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[17]                               NET DELAY        0.701                  4.502  2       
i1469_3_lut/A->i1469_3_lut/Z              SLICE_R16C9C       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2152 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i12/Q  (SLICE_R16C8B)
Path End         : tuner/durThreshold_i0_i12/D  (SLICE_R16C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/durThreshold_i0_i12/CK->tuner/durThreshold_i0_i12/Q
                                          SLICE_R16C8B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[12]                               NET DELAY        0.701                  4.502  2       
i1473_3_lut/A->i1473_3_lut/Z              SLICE_R16C8B       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2156 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i9/Q  (SLICE_R16C8A)
Path End         : tuner/durThreshold_i0_i9/D  (SLICE_R16C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/durThreshold_i0_i9/CK->tuner/durThreshold_i0_i9/Q
                                          SLICE_R16C8A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[9]                                NET DELAY        0.701                  4.502  2       
i1475_3_lut/A->i1475_3_lut/Z              SLICE_R16C8A       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2158 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/counter__i1/Q  (SLICE_R12C11B)
Path End         : tuner/counter__i1/D  (SLICE_R12C11B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/counter__i1/CK->tuner/counter__i1/Q
                                          SLICE_R12C11B      CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/counter[1]_2                                           NET DELAY        0.701                  4.502  2       
tuner/i166_2_lut/A->tuner/i166_2_lut/Z    SLICE_R12C11B      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n533[1] ( DI0 )                                        NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i5/Q  (SLICE_R15C11D)
Path End         : tuner/state_FSM_i4/D  (SLICE_R15C11D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/state_FSM_i5/CK->tuner/state_FSM_i5/Q
                                          SLICE_R15C11D      CLK_TO_Q1_DELAY  0.766                  3.801  10      
tuner/n425[1]                                                NET DELAY        0.701                  4.502  10      
tuner.SLICE_37/D0->tuner.SLICE_37/F0      SLICE_R15C11D      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner.n425[1].sig_000.FeedThruLUT ( DI0 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i1/Q  (SLICE_R13C11A)
Path End         : tuner/state_FSM_i1/D  (SLICE_R13C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      


Data Path

tuner/state_FSM_i1/CK->tuner/state_FSM_i1/Q
                                          SLICE_R13C11A      CLK_TO_Q0_DELAY  0.766                  3.801  9       
enabler/nextstate_5__N_126                                   NET DELAY        0.701                  4.502  9       
tuner/i1_3_lut/B->tuner/i1_3_lut/Z        SLICE_R13C11A      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2053 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  83      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  83      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

