Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jul 10 22:21:15 2022
| Host         : localhost.localdomain running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file Head_timing_summary_routed.rpt -pb Head_timing_summary_routed.pb -rpx Head_timing_summary_routed.rpx -warn_on_violation
| Design       : Head
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: colour_decoder/counter/int_counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: colour_decoder/end_of_stream_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: colour_decoder/time_done_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 33 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.183        0.000                      0                   64        0.101        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.183        0.000                      0                   64        0.101        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 2.200ns (79.897%)  route 0.554ns (20.103%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.665    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.988 r  counter/int_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.988    counter/int_counter_reg[28]_i_1__0_n_7
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.918    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    counter/int_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 2.192ns (79.839%)  route 0.554ns (20.161%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.665    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.980 r  counter/int_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.980    counter/int_counter_reg[28]_i_1__0_n_5
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.918    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    counter/int_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 2.116ns (79.265%)  route 0.554ns (20.735%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.665    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.904 r  counter/int_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.904    counter/int_counter_reg[28]_i_1__0_n_6
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.918    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    counter/int_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 2.096ns (79.108%)  route 0.554ns (20.892%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.665    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  counter/int_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.884    counter/int_counter_reg[28]_i_1__0_n_8
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.496    14.918    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[28]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    counter/int_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 colour_decoder/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 2.148ns (81.413%)  route 0.490ns (18.587%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.236    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  colour_decoder/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  colour_decoder/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.182    colour_decoder/counter/int_counter_reg[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.856 r  colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    colour_decoder/counter/int_counter_reg[0]_i_2_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.970    colour_decoder/counter/int_counter_reg[4]_i_1_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.084    colour_decoder/counter/int_counter_reg[8]_i_1_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  colour_decoder/counter/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    colour_decoder/counter/int_counter_reg[12]_i_1_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  colour_decoder/counter/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.312    colour_decoder/counter/int_counter_reg[16]_i_1_n_1
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  colour_decoder/counter/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    colour_decoder/counter/int_counter_reg[20]_i_1_n_1
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  colour_decoder/counter/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    colour_decoder/counter/int_counter_reg[24]_i_1_n_1
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.874 r  colour_decoder/counter/int_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.874    colour_decoder/counter/int_counter_reg[28]_i_1_n_7
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.937    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[29]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    colour_decoder/counter/int_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 colour_decoder/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 2.127ns (81.263%)  route 0.490ns (18.737%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.236    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  colour_decoder/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  colour_decoder/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.182    colour_decoder/counter/int_counter_reg[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.856 r  colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    colour_decoder/counter/int_counter_reg[0]_i_2_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.970    colour_decoder/counter/int_counter_reg[4]_i_1_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.084    colour_decoder/counter/int_counter_reg[8]_i_1_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  colour_decoder/counter/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    colour_decoder/counter/int_counter_reg[12]_i_1_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  colour_decoder/counter/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.312    colour_decoder/counter/int_counter_reg[16]_i_1_n_1
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  colour_decoder/counter/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    colour_decoder/counter/int_counter_reg[20]_i_1_n_1
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  colour_decoder/counter/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    colour_decoder/counter/int_counter_reg[24]_i_1_n_1
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.853 r  colour_decoder/counter/int_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.853    colour_decoder/counter/int_counter_reg[28]_i_1_n_5
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.937    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    colour_decoder/counter/int_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 2.083ns (79.026%)  route 0.553ns (20.974%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.871 r  counter/int_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.871    counter/int_counter_reg[24]_i_1__0_n_7
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.935    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    counter/int_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.075ns (78.962%)  route 0.553ns (21.038%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.632     5.235    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.553     6.306    counter/int_counter_reg[1]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  counter/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.963    counter/int_counter_reg[0]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    counter/int_counter_reg[4]_i_1__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    counter/int_counter_reg[8]_i_1__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  counter/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    counter/int_counter_reg[12]_i_1__0_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  counter/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.431    counter/int_counter_reg[16]_i_1__0_n_1
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  counter/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter/int_counter_reg[20]_i_1__0_n_1
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.863 r  counter/int_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.863    counter/int_counter_reg[24]_i_1__0_n_5
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.512    14.935    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[27]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    counter/int_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 colour_decoder/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 2.053ns (80.718%)  route 0.490ns (19.282%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.236    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  colour_decoder/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  colour_decoder/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.182    colour_decoder/counter/int_counter_reg[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.856 r  colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    colour_decoder/counter/int_counter_reg[0]_i_2_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.970    colour_decoder/counter/int_counter_reg[4]_i_1_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.084    colour_decoder/counter/int_counter_reg[8]_i_1_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  colour_decoder/counter/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    colour_decoder/counter/int_counter_reg[12]_i_1_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  colour_decoder/counter/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.312    colour_decoder/counter/int_counter_reg[16]_i_1_n_1
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  colour_decoder/counter/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    colour_decoder/counter/int_counter_reg[20]_i_1_n_1
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  colour_decoder/counter/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    colour_decoder/counter/int_counter_reg[24]_i_1_n_1
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.779 r  colour_decoder/counter/int_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.779    colour_decoder/counter/int_counter_reg[28]_i_1_n_6
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.937    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    colour_decoder/counter/int_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 colour_decoder/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.037ns (80.596%)  route 0.490ns (19.404%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.633     5.236    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  colour_decoder/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  colour_decoder/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.182    colour_decoder/counter/int_counter_reg[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.856 r  colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    colour_decoder/counter/int_counter_reg[0]_i_2_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.970    colour_decoder/counter/int_counter_reg[4]_i_1_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.084    colour_decoder/counter/int_counter_reg[8]_i_1_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  colour_decoder/counter/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    colour_decoder/counter/int_counter_reg[12]_i_1_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  colour_decoder/counter/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.312    colour_decoder/counter/int_counter_reg[16]_i_1_n_1
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.426 r  colour_decoder/counter/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    colour_decoder/counter/int_counter_reg[20]_i_1_n_1
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  colour_decoder/counter/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.540    colour_decoder/counter/int_counter_reg[24]_i_1_n_1
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.763 r  colour_decoder/counter/int_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.763    colour_decoder/counter/int_counter_reg[28]_i_1_n_8
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.937    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[28]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.062    15.239    colour_decoder/counter/int_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  7.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 counter/int_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  counter/int_counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.775    counter/int_counter_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.931 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.932    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  counter/int_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.985    counter/int_counter_reg[28]_i_1__0_n_8
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.995    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    counter/int_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 counter/int_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  counter/int_counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.775    counter/int_counter_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.931 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.932    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.998 r  counter/int_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    counter/int_counter_reg[28]_i_1__0_n_6
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.995    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    counter/int_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 counter/int_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  counter/int_counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.775    counter/int_counter_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.931 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.932    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.021 r  counter/int_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.021    counter/int_counter_reg[28]_i_1__0_n_7
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.995    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    counter/int_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 counter/int_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/int_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  counter/int_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  counter/int_counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.775    counter/int_counter_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.931 r  counter/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.932    counter/int_counter_reg[24]_i_1__0_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.023 r  counter/int_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.023    counter/int_counter_reg[28]_i_1__0_n_5
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.995    counter/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  counter/int_counter_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    counter/int_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.567     1.486    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  colour_decoder/counter/int_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  colour_decoder/counter/int_counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.745    colour_decoder/counter/int_counter_reg[27]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  colour_decoder/counter/int_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    colour_decoder/counter/int_counter_reg[24]_i_1_n_5
    SLICE_X49Y98         FDRE                                         r  colour_decoder/counter/int_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.838     2.003    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  colour_decoder/counter/int_counter_reg[27]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.591    colour_decoder/counter/int_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.567     1.486    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  colour_decoder/counter/int_counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.745    colour_decoder/counter/int_counter_reg[31]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  colour_decoder/counter/int_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    colour_decoder/counter/int_counter_reg[28]_i_1_n_5
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.838     2.003    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  colour_decoder/counter/int_counter_reg[31]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.591    colour_decoder/counter/int_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.567     1.486    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  colour_decoder/counter/int_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  colour_decoder/counter/int_counter_reg[23]/Q
                         net (fo=4, routed)           0.118     1.745    colour_decoder/counter/int_counter_reg[23]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  colour_decoder/counter/int_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    colour_decoder/counter/int_counter_reg[20]_i_1_n_5
    SLICE_X49Y97         FDRE                                         r  colour_decoder/counter/int_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.838     2.003    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  colour_decoder/counter/int_counter_reg[23]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    colour_decoder/counter/int_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  colour_decoder/counter/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  colour_decoder/counter/int_counter_reg[15]/Q
                         net (fo=4, routed)           0.120     1.747    colour_decoder/counter/int_counter_reg[15]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  colour_decoder/counter/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    colour_decoder/counter/int_counter_reg[12]_i_1_n_5
    SLICE_X49Y95         FDRE                                         r  colour_decoder/counter/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.837     2.002    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  colour_decoder/counter/int_counter_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    colour_decoder/counter/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  colour_decoder/counter/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  colour_decoder/counter/int_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.747    colour_decoder/counter/int_counter_reg[7]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  colour_decoder/counter/int_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    colour_decoder/counter/int_counter_reg[4]_i_1_n_5
    SLICE_X49Y93         FDRE                                         r  colour_decoder/counter/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.837     2.002    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  colour_decoder/counter/int_counter_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    colour_decoder/counter/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 colour_decoder/counter/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_decoder/counter/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.566     1.485    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  colour_decoder/counter/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  colour_decoder/counter/int_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.747    colour_decoder/counter/int_counter_reg[11]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  colour_decoder/counter/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    colour_decoder/counter/int_counter_reg[8]_i_1_n_5
    SLICE_X49Y94         FDRE                                         r  colour_decoder/counter/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.837     2.002    colour_decoder/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  colour_decoder/counter/int_counter_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    colour_decoder/counter/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y92    colour_decoder/counter/int_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    colour_decoder/counter/int_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    colour_decoder/counter/int_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    colour_decoder/counter/int_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    colour_decoder/counter/int_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    colour_decoder/counter/int_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    colour_decoder/counter/int_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    colour_decoder/counter/int_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    colour_decoder/counter/int_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    colour_decoder/counter/int_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    colour_decoder/counter/int_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    colour_decoder/counter/int_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    colour_decoder/counter/int_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    colour_decoder/counter/int_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    colour_decoder/counter/int_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    colour_decoder/counter/int_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    colour_decoder/counter/int_counter_reg[13]/C



