// Seed: 356114066
module module_0 ();
  uwire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  wire id_10, id_11;
  wire id_12, id_13, id_14;
  wand id_15, id_16 = 1'd0;
  final $display(1);
  if (id_10.id_13) always assume (id_11) $display(1);
  supply0 id_17 = 1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9;
  module_0();
endmodule
