<!DOCTYPE html>
<html lang="en">

  <head>

    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta name="description" content="">
    <meta name="author" content="">

    <title>Shreesha S</title>

    <!-- Bootstrap core CSS -->
    <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

    <!-- Custom fonts for this template -->
    <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:100,200,300,400,500,600,700,800,900" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,300i,400,400i,600,600i,700,700i,800,800i" rel="stylesheet">
    <link href="vendor/font-awesome/css/font-awesome.min.css" rel="stylesheet">
    <link href="vendor/devicons/css/devicons.min.css" rel="stylesheet">
    <link href="vendor/simple-line-icons/css/simple-line-icons.css" rel="stylesheet">

    <!-- Custom styles for this template -->
    <link href="css/resume.min.css" rel="stylesheet">

  </head>

  <body id="page-top">

    <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
      <a class="navbar-brand js-scroll-trigger" href="#page-top">
        <span class="d-block d-lg-none">Shreesha S</span>
        <span class="d-none d-lg-block">
          <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
        </span>
      </a>
      <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
      </button>
      <div class="collapse navbar-collapse" id="navbarSupportedContent">
        <ul class="navbar-nav">
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#about">About</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#education">Education</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#researchExperience">Research Experience</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#otherProjects">Other Projects</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#skills">Skills</a>
          </li>
<!--           <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
          </li> -->
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#scholasicAchievements">Scholastic Achievements</a>
          </li>
        </ul>
      </div>
    </nav>

    <div class="container-fluid p-0">

      <section class="resume-section p-3 p-lg-5 d-flex d-column" id="about">
        <div class="my-auto">
          <h1 class="mb-0">Shreesha
            <span class="text-primary">S</span>
          </h1>
          <div class="subheading mb-5">421, Narmada Hostel, IIT Madras 路 Chennai, India 路 +91-9884184576 路
            <a href="mailto:ee13b104@ee.iitm.ac.in">ee13b104@ee.iitm.ac.in</a> 路 
            <a href="mailto:shreesha.s.mailbox@gmail.com">shreesha.s.mailbox@gmail.com</a>
          </div>
          <p class="mb-5">I am a 5th year Dual Degree student at Department of Electrical Engineering, Indian Institute of Technology Madras. As a part of my graduate thesis, I am working on a Pipelined Analog to Digital Converter (ADC) guided by Dr. Nagendra Krishnapura. <!-- I have completed my pre-university (11th and 12th) education in Dharwad, Karnataka. --> <br/><b>My research interests are Analog &amp; Mixed Signal and Radio Frequency Integrated Circuits</b>. This website gives an introduction of my research experience, and thank you for your time!</p>
<!--           <ul class="list-inline list-social-icons mb-0">
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-facebook fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-twitter fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-linkedin fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
            <li class="list-inline-item">
              <a href="#">
                <span class="fa-stack fa-lg">
                  <i class="fa fa-circle fa-stack-2x"></i>
                  <i class="fa fa-github fa-stack-1x fa-inverse"></i>
                </span>
              </a>
            </li>
          </ul> -->
        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="education">
        <div class="my-auto">
          <h2 class="mb-5">Education</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Indian Institute Of Technology Madras</h3>
              <div class="subheading mb-3">Dual Degree (B.Tech &amp; M.Tech)</div>
              <div>Department Of Electrical Engineering</div>
              <p>CGPA (upto 8th semester): 9.21 <br />
              Minor: Mathematics For Computer Science</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2013 - July 2018 (expected)</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Important Coursework</h3>

              <div class="subheading mb-3">Analog Electronics</div>
              <p>Phase Locked Loops* <br />
              VLSI Broadband Communication Circuits <br />
              Analog IC Design <br />
              Analog Circuits <br />
              Electrical &amp; Magnetic Circuits</p>

              <div class="subheading mb-3">Digital Electronics</div>
              <p>Digital IC Design <br />
              Computer Architecture <br />
              Digital Systems </p>

              <div class="subheading mb-3">Wireless &amp; Wireline Communication</div>
              <p>Introduction to Wireless &amp; Cellular Communication <br />
              Computer (Communication) Networks <br />
              Digital Communication Systems </p>

              <div class="subheading mb-3">Other Courses</div>
              <p>Device Modeling <br />
              Introduction to Photonics <br />
              Analog &amp; Digital Filters </p>

              <div class="subheading mb-3">Minor</div>
              <p>Mathematical Logic <br />
              Graph Theory <br />
              Theory Of Computation </p>

              <div class="subheading mb-3">Labs</div>
              <p>Analog Circuits Laboratory <br />
              Advanced EE Laboratory <br />
              Microprocessor Laboratory <br />
              CAD Laboratory </p>

              <p>*Not listed in transcript</p>
            </div>
            <!-- <div class="resume-date text-md-right"> -->
              <!-- <span class="text-primary">August 2002 - May 2006</span> -->
            <!-- </div> -->
          </div>

        </div>
      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="researchExperience">
        <div class="my-auto">
          <h2 class="mb-5">Research Experience</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">A 10-bit 40-MSPS SAR ADC in TSMC65nm Process</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~nagendra/">Dr. Nagendra Krishnapura</a></div>

              <p>This Successive Approximation Register (SAR) ADC is based on <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5437496">Monotonic Capacitor Switching Procedure</a>. In the original paper a binary weighted 10-bit capacitor bank is used to acquire the signal.</p>
              
              <div class="subheading mb-3">
              <img src="img/capBank_10b.svg" alt="10-bit Capacitor Bank" height="100%" width="100%">
              <figcaption>Fig.1: 10 bit capacitor bank for monotonic switching procedure</figcaption>
              </div>
              
              <p>In order to reduce the total capacitance, two capacitor banks are coupled as shown in Figure. However, this technique only generates approximate weights, and hence it may increase quantization noise. <br/> While acquiring the signal, the top-plate of LSB bank can be connected to any voltage without affecting the resolved bits. Thus, this technique can be used to reduce input capacitance of SAR ADC, and thus has the potential to reduce the power consumption of the block driving the SAR ADC. <br /> One of the cons of top plate sampling is the gain error caused by the parasitic capacitance at the top plate of MSB bank. To counter this, a layout technique is used, where signal is attenuated by the same factor as the capacitor weights. This technique however does not eliminate the gain error due to the gate capacitance of comparator and drain capacitor of sampling switches. </p>

              <div class="subheading mb-3">
              <img src="img/digi_conv.svg" alt="conventional Digital Logic" height="100%" width="100%">
              <figcaption>Fig.2: Conventional digital logic</figcaption>
              </div>
              
              <p>It can be shown that in the conventional structure (as shown in Fig.2) the digital logic delay is dependent on two flip flops. This can severely impact the settling-time requirements of switches connected to bottom plates of capacitors. <br/>A new digital logic is designed to reduce logic delay, wherein the delay is dependent on only one flip flop instead of two. </p>

              <div class="subheading mb-3">
              <img src="img/fullLayout.png" alt="ADC Layout" height="20%" width="20%">
              <figcaption>Fig.3: Layout of ADC</figcaption>
              </div>

              <p> Fig.3 shows the layout of the fully differential ADC. This ADC design is currently in the process of fabrication.<br/>Specifications of the ADC:</p>
              <ul>
                <li>Process: TSMC65nm</li>
                <li>Supply Voltage: 1.2 Volt</li>
                <li>Effective Number of Bits(ENOB): 9.5</li>
                <li>Power Consumption: 411uW</li>
                <li>Figure Of Merit (FOM) (lower is better): 13.65 fJ/conversion</li>
                <li>Area consumed: 300uM * 150uM</li>
              </ul>
              
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">December 2016 - August 2017</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Front end 4-bit MSB stage for a 16-bit 5-MSPS Pipelined ADC in UMC180nm process</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~nagendra/">Dr. Nagendra Krishnapura</a></div>

              <div class="subheading mb-3">
              <img src="img/gainBoostedFoldedCascode.svg" alt="Gain boosted Folded cascode" height="100%" width="100%">
              <figcaption>Fig.1: Gain Boosted Folded Cascode</figcaption>
              </div>

              <p>I am designing a gain boosted folded cascode amplifier for the first stage of pipelined adc. The OTA of pipelined adc needs to have a clean 20 dB/dec roll-off to get a good settling behaviour. A folded cascode has a gain corresponding to two stages, reasonable voltage swing limits and a single pole frequency response. <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=62165">Gain boosting technique</a> can increase the DC gain of the amplifier without any trade-offs with the bandwidth of the amplifier. Also it can be shown that the bandwidth of gain boosting amplifier does not need to be as high as the bandwidth of the main amplifier, so this technique can be implemented without spending too much power. I was able to achieve 115 dB DC gain with a unity gain bandwidth of 280 MHz while driving a 9pF load capacitor. Furthermore, new techniques are being developed to reduce the power consumption of OTA, and it is expected to reduce power consumption by about 30%.</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">September 2017 - Present</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Internship at Texas Instruments, Bengaluru</h3>
              <div class="subheading mb-3">Mentor: Eeshan Miglani, Analog Design Engineer, Texas Instruments</div>
              <p>I have drafted a resistive DAC element for SD ADC in 28nm process, operating at a clock frequency of 1.5 GHz and supply voltage of 1 volt. The DAC was made up of resistors being driven by inverters. One of the problems I faced was reducing rise-fall time mismatch. In differential systems inherently there is no rise-fall time mismatch, however because of random mismatch between PMOS transistors (and NMOS) of two arms of the differential circuit, there can be a finite rise-fall time mismatch. This becomes challenging when optimizing for power, since sizes of transistors needs to be reduced. Two designs were proposed: </p>
              <ul>
                <li>The first circuit attempts to match rise and fall time of a single arm. Even though PMOS primarily impacts rise-time (and NMOS fall-time) a transmission gate allows both transistors to control both rise &amp; fall times.</li>
                <li>The second circuit attempts to match rise-times of differential arms by making the rise-times dependent on a single common transistor (and similarly for the fall-times as well). This seems to be a more general solution.</li>
              </ul>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">May 2016 - July 2016</span>
            </div>
          </div>

        </div>

      </section>

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="otherProjects">
        <div class="my-auto">
          <h2 class="mb-5">Other Projects</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">IITMSAT</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/user/koilpillai/">Dr. David Koilpillai</a> </div>
              <p>IITMSAT is a student satellite project to build a satellite which is aimed at studying the features of plasma in the upper ionosphere and characterize its relation with earth-based phenomena like seismic activity. The satellite is undergoing Qualification Model (QM) tests.</p>
              <ul>
                <li>Involved in the development of on-board communication software. The project included designing a robust telecommand and telemetry manager, delegating various tasks to subsystem routines like payload data receiver, beacon, on-board data storage, encoder and decoder for communication with ground station</li>
                <li>Implemented algorithms like convolution-encoding, cyclic-redundancy-check, bit-de-stuffing, direct-memory-access to receive serial data</li>
                <li>Tracked and logged satellites like SRM-SAT etc. with the help of Perseus Radio.</li>
                <li>Involved in ground station rotor and antenna setup</li>
              </ul>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">October 2014 - May 2016</span>
            </div>
          </div>


          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">0.75-1.5 GHz wideband Phase Locked Loop in UMC180nm Technology</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~ssaxena/index.html">Dr. Saurabh Saxena</a> </div>
              
              <p>This was a course project to design an integer-N wideband 0.75-1.5 GHz PLL operating with a reference frequency of 46.875 MHz. The required specifications were, -40 dBc reference spur, -10 dB worst case PHI_OUT/Vsupply (Power Supply Noise Rejection), &lt;1% absolute jitter. Following schematics show some of the components.</p>

              <div class="subheading mb-3">
              <img src="img/PLLcp.svg" alt="PLL charge pump" height="100%" width="100%">
              <figcaption>Fig.1: PLL charge pump design</figcaption>
              </div>

              <p>To maintain good matching between I_UP and I_DN throughout all possible values of Vctrl (of VCO), PMOS bias is generated based on the loop-filter capacitor voltage (Vc). This arrangement is shown in Fig.1.</p>

              <div class="subheading mb-3">
              <img src="img/LDO_replica.svg" alt="LDO with replica load" height="100%" width="100%">
              <figcaption>Fig.2: A power supply regulator with replica load</figcaption>
              </div>

              <p>To avoid peaking of PHI_OUT/Vsupply, a regulator with replica load has been used. The bandwidth of regulator has to be higher than PLL bandwidth. Regulator will reject in-band supply noise, and the second pole of VCO and its current source reject out-of band supply noise. <br/>In Fig.2 the inverter sizes and capacitors are adjusted such that the current consumed is about 4 times lesser than VCO. To keep the VCO current source in saturation, the current consumed in replica must be slightly lesser than 4 times.</p>


            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">October 2017 - November 2017</span>
            </div>
          </div>


          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">5 Gbps Wireline Link in 45nm process</h3>
              <div class="subheading mb-3">Guide: <a href="http://www.ee.iitm.ac.in/~ssaxena/index.html">Dr. Saurabh Saxena</a> </div>
              
              <p>As part of VLSI Broadband Communication Circuits course I have drafted a 5 Gbps serial link in 45nm process connected through a channel with 15dB channel loss at 2.5 GHz.</p>

              <div class="subheading mb-3">
              <img src="img/fullLink.jpg" alt="wireline link" height="100%" width="100%">
              <figcaption>Fig.1: Circuit diagram of wireline link</figcaption>
              </div>

              <p>The transmitter is made up of a 2:1 serialiser that takes in two data streams at 2.5 Gbps and outputs a single stream at 5 Gbps datarate. This data is passed through a voltage mode equalizer which drives the channel and offers 50 ohm output impedance. In this design most of the power is consumed in this equalizer.<br/>At the receiver, the data is sampled through a strong arm latch since the voltage swings are not high enough to directly operate a flip flop. The clock of the VCO is locked such that the rising edge of the clock occurs at the middle of the bit-period.</p>


            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">November 2016 - December 2016</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">LiFi Project at <a href="http://cfi.iitm.ac.in/main/">CFI</a></h3>
              <div class="subheading mb-3">Under Electronics Club</div>

              <div class="subheading mb-3">
              <img src="img/lifi.jpg" alt="Lifi receiver" height="100%" width="100%">
              <figcaption>Fig.1: Receiver Circuit Diagram</figcaption>
              </div>

              <p>This was a project to build a working LiFi model under Electronics Club, CFI, IIT Madras. I was able to achieve 200 kbps at close range while using LF347 as a trans-impedance amplifier. This was presented at CFI Open House in November 2016.</p>

            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2016 - December 2016</span>
            </div>
          </div>

        </div>

      </section>




      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="skills">
        <div class="my-auto">
          <h2 class="mb-5">Skills</h2>

          <div class="subheading mb-3">Programming Languages</div>
          <ul>
            <li>C/C++</li>
            <li>Python</li>
            <li>Verilog</li>
            <li>MATLAB</li>
          </ul>
<!--           <ul class="list-inline list-icons">
            <li class="list-inline-item">
              <i class="devicons devicons-html5"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-css3"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-javascript"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-jquery"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-sass"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-less"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-bootstrap"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-wordpress"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-grunt"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-gulp"></i>
            </li>
            <li class="list-inline-item">
              <i class="devicons devicons-npm"></i>
            </li>
          </ul> -->

          <div class="subheading mb-3">Software Packages &amp; Tools</div>
          <ul>
            <li>Cadence Virtuoso</li>
            <li>Innovus/Genus (Digital Synthesis Tools)</li>
            <li>MATLAB</li>
            <li>LTSpice</li>
            <li>MBED Platform</li>
          </ul>          
<!--           <ul class="fa-ul mb-0">
            <li>
              <i class="fa-li fa fa-check"></i>
              Mobile-First, Responsive Design</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Cross Browser Testing &amp; Debugging</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Cross Functional Teams</li>
            <li>
              <i class="fa-li fa fa-check"></i>
              Agile Development &amp; Scrum</li>
          </ul> -->
        </div>
      </section>

<!--       <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="interests">
        <div class="my-auto">
          <h2 class="mb-5">Interests</h2>
          <p>In my free time I play badminton or table tennis. I jog for about 5 km a few times a week.</p>
        </div>
      </section>
 -->
      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="scholasicAchievements">
        <div class="my-auto">
          <h2 class="mb-5">Scholastic Achievements</h2>
          <ul class="fa-ul mb-0">
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Ranked among the top ten in the 2018 batch of Dual-Degree Electrical Engineering at IIT Madras</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Secured an All India Rank of 1055 in Joint-Entrance-Exam (JEE) Advanced 2013</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Scored 93% marks in Class XII, Department of Pre-University Education, Karnataka in 2013</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Scored 97% marks in Class X, Karnataka Secondary Education Examination Board in 2011</li>
<!--             <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - University of Colorado Boulder - Adobe Creative Jam 2008 (UI Design Category)</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              2<sup>nd</sup>
              Place - University of Colorado Boulder - Emerging Tech Competition 2008</li>
            <li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - James Buchanan High School - Hackathon 2006</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              3<sup>rd</sup>
              Place - James Buchanan High School - Hackathon 2005</li> -->
          </ul>
        </div>
      </section>

    </div>

    <!-- Bootstrap core JavaScript -->
    <script src="vendor/jquery/jquery.min.js"></script>
    <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

    <!-- Plugin JavaScript -->
    <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

    <!-- Custom scripts for this template -->
    <script src="js/resume.min.js"></script>

  </body>

</html>
