/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [7:0] _10_;
  wire [7:0] _11_;
  wire [14:0] _12_;
  wire [3:0] _13_;
  reg [11:0] _14_;
  wire [3:0] _15_;
  reg [11:0] _16_;
  wire [5:0] _17_;
  wire [15:0] _18_;
  reg [3:0] _19_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [34:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [14:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [24:0] celloutsig_0_63z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [4:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [46:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_35z & _00_);
  assign celloutsig_0_86z = ~(_02_ & celloutsig_0_29z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[3] & celloutsig_0_9z[19]);
  assign celloutsig_1_5z = ~(_03_ & celloutsig_1_0z[8]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[4] & celloutsig_1_12z[0]);
  assign celloutsig_0_19z = ~(celloutsig_0_0z & celloutsig_0_8z);
  assign celloutsig_0_23z = ~(celloutsig_0_7z & celloutsig_0_6z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z[28] | celloutsig_0_9z[23]);
  assign celloutsig_0_25z = ~(_04_ | celloutsig_0_21z[0]);
  assign celloutsig_0_28z = ~celloutsig_0_15z;
  assign celloutsig_0_61z = ~((_02_ | celloutsig_0_22z[11]) & _05_);
  assign celloutsig_0_29z = ~((celloutsig_0_18z[6] | celloutsig_0_27z) & celloutsig_0_23z);
  assign celloutsig_0_39z = ~((celloutsig_0_29z | celloutsig_0_11z[6]) & (celloutsig_0_5z[4] | celloutsig_0_23z));
  assign celloutsig_0_58z = ~((_01_ | celloutsig_0_32z[0]) & (celloutsig_0_24z | celloutsig_0_28z));
  assign celloutsig_0_33z = celloutsig_0_22z[29] | celloutsig_0_8z;
  assign celloutsig_0_4z = in_data[3] | celloutsig_0_2z;
  assign celloutsig_0_6z = celloutsig_0_1z | in_data[28];
  assign celloutsig_0_93z = celloutsig_0_65z[0] | _08_;
  assign celloutsig_1_2z = in_data[113] | celloutsig_1_0z[17];
  assign celloutsig_0_16z = celloutsig_0_3z | celloutsig_0_2z;
  assign celloutsig_0_31z = celloutsig_0_22z[18] | celloutsig_0_28z;
  assign celloutsig_0_52z = celloutsig_0_30z[7] ^ celloutsig_0_33z;
  reg [7:0] _42_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _42_ <= 8'h00;
    else _42_ <= { _10_[7:3], _10_[7:5] };
  assign { _11_[7:3], _02_, _01_, _11_[0] } = _42_;
  reg [14:0] _43_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _43_ <= 15'h0000;
    else _43_ <= { celloutsig_0_30z, celloutsig_0_24z, _10_[4:3], _10_[7:5], celloutsig_0_14z };
  assign { _12_[14:12], _07_, _12_[10:0] } = _43_;
  reg [3:0] _44_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _44_ <= 4'h0;
    else _44_ <= celloutsig_0_5z[3:0];
  assign { _13_[3], _00_, _13_[1:0] } = _44_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 12'h000;
    else _14_ <= celloutsig_0_22z[13:2];
  reg [3:0] _46_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _46_ <= 4'h0;
    else _46_ <= in_data[170:167];
  assign { _09_, _15_[2], _03_, _15_[0] } = _46_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 12'h000;
    else _16_ <= { celloutsig_1_0z[6:1], 3'h7, celloutsig_1_5z, 2'h3 };
  reg [5:0] _48_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _48_ <= 6'h00;
    else _48_ <= celloutsig_0_9z[22:17];
  assign { _17_[5:4], _06_, _08_, _17_[1:0] } = _48_;
  reg [15:0] _49_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _49_ <= 16'h0000;
    else _49_ <= { celloutsig_0_9z[46:45], celloutsig_0_11z, celloutsig_0_13z };
  assign { _18_[15:12], _04_, _18_[10:4], _05_, _18_[2:0] } = _49_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { _06_, _08_, _17_[1:0] };
  reg [4:0] _51_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _51_ <= 5'h00;
    else _51_ <= { celloutsig_0_11z[3:0], celloutsig_0_4z };
  assign { _10_[4:3], _10_[7:5] } = _51_;
  assign celloutsig_0_63z = { celloutsig_0_45z, celloutsig_0_43z, celloutsig_0_10z, celloutsig_0_60z, celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_53z, celloutsig_0_39z, celloutsig_0_42z, celloutsig_0_60z, celloutsig_0_59z, celloutsig_0_3z, _13_[3], _00_, _13_[1:0], celloutsig_0_54z } / { 1'h1, celloutsig_0_41z[6:1], celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_59z, celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_61z };
  assign celloutsig_0_21z = { celloutsig_0_9z[20:12], celloutsig_0_0z } / { 1'h1, _17_[4], _06_, _08_, _17_[1:0], _19_ };
  assign celloutsig_0_51z = { _02_, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_49z } == { celloutsig_0_5z[2:1], celloutsig_0_0z, celloutsig_0_49z, celloutsig_0_21z };
  assign celloutsig_0_56z = { celloutsig_0_22z[22:12], celloutsig_0_40z, celloutsig_0_6z, _17_[5:4], _06_, _08_, _17_[1:0], celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_1z, _10_[4:3], _10_[7:5] } == { in_data[66:55], celloutsig_0_54z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_15z, _19_ };
  assign celloutsig_0_35z = { in_data[85:64], celloutsig_0_24z } > { celloutsig_0_21z[4:2], celloutsig_0_1z, celloutsig_0_29z, _19_, _10_[4:3], _10_[7:5], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_13z };
  assign celloutsig_0_46z = { celloutsig_0_23z, celloutsig_0_32z } > { _18_[14:12], _04_, _18_[10] };
  assign celloutsig_0_53z = in_data[75:62] > { celloutsig_0_41z[8:1], celloutsig_0_51z, _10_[4:3], _10_[7:5] };
  assign celloutsig_0_60z = { _18_[9:4], _05_, _18_[2], celloutsig_0_39z, celloutsig_0_15z } > { celloutsig_0_6z, _13_[3], _00_, _13_[1:0], celloutsig_0_58z, _13_[3], _00_, _13_[1:0] };
  assign celloutsig_0_1z = { in_data[44:34], celloutsig_0_0z } > in_data[64:53];
  assign celloutsig_1_9z = celloutsig_1_8z && celloutsig_1_0z[7:5];
  assign celloutsig_0_15z = in_data[95:73] && { in_data[66:45], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[65:54] || in_data[92:81];
  assign celloutsig_0_91z = _14_[8:3] || { celloutsig_0_63z[14:12], celloutsig_0_40z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_11z || celloutsig_0_11z;
  assign celloutsig_0_40z = celloutsig_0_37z[4] & ~(celloutsig_0_4z);
  assign celloutsig_0_45z = celloutsig_0_13z & ~(celloutsig_0_33z);
  assign celloutsig_0_48z = celloutsig_0_24z & ~(celloutsig_0_25z);
  assign celloutsig_0_59z = celloutsig_0_0z & ~(celloutsig_0_19z);
  assign celloutsig_0_24z = celloutsig_0_21z[7] & ~(celloutsig_0_10z);
  assign celloutsig_0_41z[8:1] = celloutsig_0_35z ? { _12_[10:9], celloutsig_0_16z, _10_[4:3], _10_[7:5] } : { _19_[3:1], celloutsig_0_31z, celloutsig_0_32z };
  assign celloutsig_0_57z = - { celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_37z, celloutsig_0_56z, celloutsig_0_51z, celloutsig_0_19z, celloutsig_0_52z };
  assign celloutsig_1_8z = - celloutsig_1_0z[12:10];
  assign celloutsig_0_22z = - { in_data[65:43], celloutsig_0_2z, _19_, celloutsig_0_18z };
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[68:67] };
  assign celloutsig_1_18z = & { _03_, _15_[2], _15_[0] };
  assign celloutsig_0_27z = & celloutsig_0_11z[10:7];
  assign celloutsig_0_3z = & { celloutsig_0_2z, in_data[68:67] };
  assign celloutsig_0_54z = ^ { _12_[7:6], celloutsig_0_48z };
  assign celloutsig_0_2z = ^ in_data[67:64];
  assign celloutsig_0_32z = { _18_[1:0], celloutsig_0_25z, celloutsig_0_1z } << { celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_0_37z = { celloutsig_0_21z[9:2], celloutsig_0_16z } << { celloutsig_0_13z, celloutsig_0_6z, _17_[5:4], _06_, _08_, _17_[1:0], celloutsig_0_27z };
  assign celloutsig_0_92z = { celloutsig_0_91z, celloutsig_0_54z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_25z } << { celloutsig_0_18z[3], celloutsig_0_45z, celloutsig_0_29z, celloutsig_0_54z, celloutsig_0_86z };
  assign celloutsig_0_49z = { celloutsig_0_41z[8:7], celloutsig_0_46z, celloutsig_0_7z } >>> celloutsig_0_41z[6:3];
  assign celloutsig_1_10z = { _16_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } >>> in_data[116:100];
  assign celloutsig_1_12z = { celloutsig_1_0z[16:3], celloutsig_1_5z } >>> { celloutsig_1_10z[9:7], celloutsig_1_9z, _09_, _15_[2], _03_, _15_[0], _09_, _15_[2], _03_, _15_[0], celloutsig_1_11z[2], 2'h3 };
  assign celloutsig_0_65z = { celloutsig_0_30z[5:4], celloutsig_0_10z } - { celloutsig_0_57z[3], celloutsig_0_15z, celloutsig_0_39z };
  assign celloutsig_0_5z = { in_data[6:3], celloutsig_0_0z } ^ { in_data[54:51], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_41z[8:1], celloutsig_0_31z } ^ { celloutsig_0_1z, celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_2z, _13_[3], _00_, _13_[1:0] };
  assign celloutsig_0_9z = { in_data[68:23], celloutsig_0_0z } ^ { in_data[75:48], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[139:121] ^ in_data[116:98];
  assign celloutsig_0_11z = { celloutsig_0_9z[38:27], celloutsig_0_10z } ^ { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_18z = in_data[95:89] ^ { _17_[5:4], _06_, _08_, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_30z = celloutsig_0_22z[14:7] ^ { _19_[3], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_8z = ~((in_data[80] & celloutsig_0_1z) | celloutsig_0_6z);
  assign celloutsig_1_7z[18:1] = in_data[147:130] ^ { celloutsig_1_0z[16:0], celloutsig_1_5z };
  assign celloutsig_1_11z[2] = celloutsig_1_7z[12] | celloutsig_1_10z[6];
  assign _10_[2:0] = _10_[7:5];
  assign _11_[2:1] = { _02_, _01_ };
  assign _12_[11] = _07_;
  assign _13_[2] = _00_;
  assign { _15_[3], _15_[1] } = { _09_, _03_ };
  assign _17_[3:2] = { _06_, _08_ };
  assign { _18_[11], _18_[3] } = { _04_, _05_ };
  assign celloutsig_0_41z[0] = celloutsig_0_33z;
  assign celloutsig_1_11z[1:0] = 2'h3;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
