{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714299718447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714299718456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 18:21:58 2024 " "Processing started: Sun Apr 28 18:21:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714299718456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299718456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299718456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714299718883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714299718884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/start_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/start_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_roll " "Found entity 1: start_roll" {  } { { "../rtl/start_roll.v" "" { Text "D:/study/github/FPGA/snake/rtl/start_roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_key " "Found entity 1: counter_key" {  } { { "../rtl/counter_key.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/my_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_snake " "Found entity 1: my_snake" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729895 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299729898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729899 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test_top.v(28) " "Verilog HDL Declaration warning at test_top.v(28): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 28 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299729901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/paj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_cfg " "Found entity 1: paj7620_cfg" {  } { { "../rtl/paj7620_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/paj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714299729907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(27) " "Verilog HDL Declaration information at i2c_ctrl.v(27): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714299729907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ges_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 ges_recognize " "Found entity 1: ges_recognize" {  } { { "../rtl/ges_recognize.v" "" { Text "D:/study/github/FPGA/snake/rtl/ges_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729910 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(10) " "Verilog HDL Declaration warning at data_cfg.v(10): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714299729912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(14) " "Verilog HDL information at counter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714299729915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714299729915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299729915 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(23) " "Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299729916 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(10) " "Verilog HDL Parameter Declaration warning at counter.v(10): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299729927 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(11) " "Verilog HDL Parameter Declaration warning at counter.v(11): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714299729927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_top " "Elaborating entity \"test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714299729962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag test_top.v(44) " "Verilog HDL or VHDL warning at test_top.v(44): object \"flag\" assigned a value but never read" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714299729963 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sel test_top.v(10) " "Output port \"sel\" at test_top.v(10) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299729963 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state test_top.v(17) " "Output port \"state\" at test_top.v(17) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299729964 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "next_state test_top.v(18) " "Output port \"next_state\" at test_top.v(18) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299729964 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig test_top.v(22) " "Output port \"dig\" at test_top.v(22) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299729964 "|test_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pwm test_top.v(25) " "Output port \"pwm\" at test_top.v(25) has no driver" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714299729964 "|test_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../rtl/test_top.v" "ws2812_ctrl_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299729965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(47) " "Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299729965 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(66) " "Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299729965 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_ctrl.v(85) " "Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299729965 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ws2812_ctrl.v(104) " "Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299729966 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ws2812_ctrl.v(123) " "Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714299729966 "|test_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cfg data_cfg:data_cfg_inst " "Elaborating entity \"data_cfg\" for hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/test_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299729966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ges_pic data_cfg.v(11) " "Verilog HDL or VHDL warning at data_cfg.v(11): object \"ges_pic\" assigned a value but never read" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714299729968 "|test_top|data_cfg:data_cfg_inst"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-1 47 0 index_data data_cfg.v(89) " "Verilog HDL error at data_cfg.v(89): index -1 cannot fall outside the declared range \[47:0\] for vector \"index_data\"" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 89 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299729974 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-5 47 0 index_data data_cfg.v(89) " "Verilog HDL error at data_cfg.v(89): index -5 cannot fall outside the declared range \[47:0\] for vector \"index_data\"" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 89 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299729974 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_cfg:data_cfg_inst " "Can't elaborate user hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/test_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714299729976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299730004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714299730047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 18:22:10 2024 " "Processing ended: Sun Apr 28 18:22:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714299730047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714299730047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714299730047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714299730047 ""}
