<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     2572, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   594838 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   550997 *, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   551002 *, user inline pragmas are applied</column>
            <column name="">(4) simplification,   551002 *, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 5084118 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   561718 *, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   561718 *, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   561718 *, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   604370 *, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   604143 *, loop and instruction simplification</column>
            <column name="">(2) parallelization,   603789 *, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   713106 *, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   621134 *, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   622321 *, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   621247 *, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="train_lenet5_top" col1="train.cpp:43" col2="2572" col3="551002" col3_note="*" col4="604370" col4_note="*" col5="621134" col5_note="*" col6="621247" col6_note="*">
                    <row id="21" col0="mse_loss&lt;10&gt;" col1="mse_loss.h:12" col2="27" col3="110" col4="137" col5="127" col6="132"/>
                    <row id="3" col0="fc_backward&lt;84, 10&gt;" col1="fc_bwd.h:8" col2="126" col3="111" col4="536" col5="518" col6="553"/>
                    <row id="7" col0="fc_backward&lt;120, 84&gt;" col1="fc_bwd.h:8" col2="126" col3="560" col4="2212" col5="2048" col6="2090"/>
                    <row id="13" col0="fc_backward&lt;256, 120&gt;" col1="fc_bwd.h:8" col2="126" col3="776" col4="2607" col5="2371" col6="2397"/>
                    <row id="5" col0="flatten_backward&lt;4, 4, 16&gt;" col1="flatten_bwd.h:9" col2="16" col3="" col4="" col5="" col6=""/>
                    <row id="20" col0="avg_pool_backward&lt;2, 2, 8, 8, 16&gt;" col1="avg_pool_bwd.h:8" col2="195" col3="107" col4="613" col5="613" col6="612"/>
                    <row id="12" col0="conv2d_backward&lt;16, 6, 5, 8, 8&gt;" col1="conv2d_bwd.h:115" col2="511" col3="2636" col4="8102" col5="19058" col6="17900">
                        <row id="11" col0="bias_grad&lt;16, 4, 4&gt;" col1="conv2d_bwd.h:20" col2="52" col3="" col4="" col5="" col6=""/>
                        <row id="2" col0="weight_grad&lt;16, 6, 5, 8, 8&gt;" col1="conv2d_bwd.h:39" col2="128" col3="" col4="" col5="" col6=""/>
                        <row id="23" col0="input_grad&lt;16, 6, 5, 8, 8&gt;" col1="conv2d_bwd.h:78" col2="121" col3="1091" col4="5772" col5="10662" col6="10679"/>
                    </row>
                    <row id="22" col0="avg_pool_backward&lt;2, 2, 24, 24, 6&gt;" col1="avg_pool_bwd.h:8" col2="195" col3="107" col4="293" col5="293" col6="322"/>
                    <row id="9" col0="conv2d_backward&lt;6, 1, 5, 24, 24&gt;" col1="conv2d_bwd.h:115" col2="511" col3="605" col4="1101" col5="5387" col6="5368">
                        <row id="25" col0="bias_grad&lt;6, 20, 20&gt;" col1="conv2d_bwd.h:20" col2="52" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="weight_grad&lt;6, 1, 5, 24, 24&gt;" col1="conv2d_bwd.h:39" col2="128" col3="" col4="" col5="" col6=""/>
                        <row id="16" col0="input_grad&lt;6, 1, 5, 24, 24&gt;" col1="conv2d_bwd.h:78" col2="121" col3="211" col4="497" col5="2657" col6="2676"/>
                    </row>
                    <row id="24" col0="conv2d_update&lt;6, 1, 5&gt;" col1="update.h:48" col2="76" col3="290" col4="301" col5="380" col6="394"/>
                    <row id="4" col0="bias_update&lt;6&gt;" col1="update.h:9" col2="37" col3="64" col4="79" col5="63" col6="66"/>
                    <row id="15" col0="conv2d_update&lt;16, 6, 5&gt;" col1="update.h:48" col2="76" col3="1665" col4="1676" col5="2130" col6="2137"/>
                    <row id="10" col0="bias_update&lt;16&gt;" col1="update.h:9" col2="37" col3="174" col4="195" col5="162" col6="164"/>
                    <row id="18" col0="general_update&lt;256, 120&gt;" col1="update.h:27" col2="50" col3="399359" col4="430085" col5="430084" col6="430085"/>
                    <row id="19" col0="bias_update&lt;120&gt;" col1="update.h:9" col2="37" col3="1318" col4="1325" col5="1204" col6="1321"/>
                    <row id="6" col0="general_update&lt;120, 84&gt;" col1="update.h:27" col2="50" col3="131039" col4="141125" col5="141124" col6="141125"/>
                    <row id="8" col0="bias_update&lt;84&gt;" col1="update.h:9" col2="37" col3="922" col4="929" col5="844" col6="1009"/>
                    <row id="14" col0="general_update&lt;84, 10&gt;" col1="update.h:27" col2="50" col3="10919" col4="11765" col5="11764" col6="12601"/>
                    <row id="17" col0="bias_update&lt;10&gt;" col1="update.h:9" col2="37" col3="108" col4="119" col5="93" col6="96"/>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

