// Seed: 3701812471
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output logic id_7,
    inout wand id_8,
    output uwire id_9,
    output wire id_10,
    output wand id_11,
    input wor id_12,
    output logic id_13,
    input tri0 id_14,
    input tri id_15,
    input supply1 id_16
);
  always
    if (1) id_13 <= -1;
    else id_7 <= -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3
  );
endmodule
