// Seed: 1206345363
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7
    , id_11,
    input tri id_8,
    output wire id_9
);
  initial id_11 = 1;
  wire id_12;
  wire id_13 = 1 == id_7, id_14;
  initial id_1 = id_5;
  supply1 id_15, id_16, id_17;
  assign id_11 = id_11;
  assign id_14 = 1;
  assign id_15 = 1;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2,
    input  wand id_3,
    output wand id_4,
    output wand id_5
);
  assign id_0 = 1;
  module_0(
      id_4, id_0, id_2, id_1, id_0, id_3, id_3, id_3, id_2, id_5
  );
  supply0 id_7 = id_2;
  supply1 id_8, id_9 = 1;
  integer id_10, id_11 = 1;
  wire id_12;
  wire id_13, id_14;
  wire id_15;
endmodule
