diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart0.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart0.dts
index 986c86b8ee6a..ed25edcb64fc 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart0.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart0.dts
@@ -112,7 +112,11 @@
 		/* TDE changed
 		reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
 		*/
+#if 0
 		reg = <0x0 0x0 0x0 0x40000000>;
+#else
+		reg = <0x0 0x0 0x0 0x80000000>;
+#endif
 	};
 };
 
@@ -131,7 +135,11 @@
 };
 
 &sdhci1 {
+#if 0
 	status = "disabled";
+#else
+	status = "OK";
+#endif
 };
 
 /* ----- override settings from zynqmp.dtsi  ----------------- */
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart1.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart1.dts
index 4b559858dc0f..bbeee54004b5 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart1.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp-uart1.dts
@@ -115,7 +115,11 @@
 		/* TDE changed
 		reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
 		*/
+#if 0
 		reg = <0x0 0x0 0x0 0x40000000>;
+#else
+		reg = <0x0 0x0 0x0 0x80000000>;
+#endif
 	};
 };
 
@@ -134,7 +138,11 @@
 };
 
 &sdhci1 {
+#if 0
 	status = "disabled";
+#else
+	status = "OK";
+#endif
 };
 
 /* ----- override settings from zynqmp.dtsi  ----------------- */
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp.dts
index 3cd6229c4046..bf779d3171e7 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-hvp.dts
@@ -115,7 +115,11 @@
 		/* TDE changed
 		reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
 		*/
+#if 0
 		reg = <0x0 0x0 0x0 0x40000000>;
+#else
+		reg = <0x0 0x0 0x0 0x80000000>;
+#endif
 	};
 };
 
@@ -134,7 +138,11 @@
 };
 
 &sdhci1 {
+#if 0
 	status = "disabled";
+#else 
+	status = "OK`";  
+#endif
 };
 
 /* ----- override settings from zynqmp.dtsi  ----------------- */
