[
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "thermal sigin, sigout;",
		"error_description": "Changed node discipline from electrical to thermal. Thermal nodes use temperature/potential accessor 'T()' instead of voltage 'V()', causing compilation errors in the analog block where voltage accessors are used."
	},
	{
		"original_line": "parameter real gain = 2;", 
		"bug_line": "parameter real sigin_offset = 2;",
		"error_description": "Parameter name changed from 'gain' to 'sigin_offset', causing two issues: 1) The gain parameter becomes undefined (defaults to 0), eliminating amplification. 2) The sigin_offset parameter is redefined, overriding its original declaration and causing incorrect offset subtraction."
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "input sigout;",
		"error_description": "Changing sigout from output to input direction. This creates a functional error as the analog block attempts to drive voltage (V(sigout) <+ ...) into an input port, violating port direction rules and causing simulation conflicts."
	},
	{
		"original_line": "parameter real gain = 2;", 
		"bug_line": "parameter real gain = 0;",
		"error_description": "Gain parameter set to 0 causes the amplifier output to always be 0, violating the design requirement for signal amplification."
	},
	{
		"original_line": "V(sigout) <+ gain*(V(sigin) - sigin_offset);", 
		"bug_line": "V(sigout) <+ gain*(V(sigin) + sigin_offset);",
		"error_description": "The offset is added to the input voltage instead of subtracted, inverting the intended offset effect and causing incorrect amplification."
	},
	{
		"original_line": "V(sigout) <+ gain*(V(sigin) - sigin_offset);", 
		"bug_line": "V(sigout) <+ gain*(sigin_offset - V(sigin));",
		"error_description": "Swapped input and offset reverses signal polarity: amplifies inverted (offset - input) instead of (input - offset), creating inverted output against design requirements."
	},
	{
		"original_line": "parameter real sigin_offset = 0;", 
		"bug_line": "parameter real sigout_offset = 0;",
		"error_description": "Changed parameter name from 'sigin_offset' to 'sigout_offset', making it ineffective. The amplification equation still references the original parameter name, resulting in an undefined variable error during simulation and incorrect output calculation."
	},
	{
		"original_line": "   analog", 
		"bug_line": "   analog if (0)",
		"error_description": "The conditional 'if (0)' ensures the assignment statement is never executed, preventing signal amplification. This violates the core functionality of the amplifier module by permanently disabling output generation."
	},
	{
		"original_line": "V(sigout) <+ gain*(V(sigin) - sigin_offset);", 
		"bug_line": "V(sigout) <+ gain*(V(sigin) + sigin_offset);",
		"error_description": "The offset is added instead of subtracted, causing the amplifier to incorrectly process the input signal as (input + offset) rather than (input - offset)."
	},
	{
		"original_line": "V(sigout) <+ gain*(V(sigin) - sigin_offset);", 
		"bug_line": "V(sigout) <+ gain*(V(sigin) + sigin_offset);",
		"error_description": "The offset is added to the input signal instead of being subtracted, inverting the intended offset correction and creating functional errors in signal conditioning."
	},
	{
		"original_line": "parameter real sigin_offset = 0;", 
		"bug_line": "parameter real sigin_offset = 0.5;",
		"error_description": "Changed default offset value from 0 to 0.5, introducing a constant DC bias error where input signals are incorrectly shifted by 0.5V before amplification, violating the design specification requiring pure signal scaling."
	},
	{
		"original_line": "parameter real gain = 2;", 
		"bug_line": "parameter real gain = 0;",
		"error_description": "Sets amplifier gain to 0 instead of 2, causing the output to always be zero regardless of input. This violates the fundamental amplification functionality where output should be a scaled version of input."
	},
	{
		"original_line": "module amp(sigin, sigout);", 
		"bug_line": "module amp(sigout, sigin);",
		"error_description": "Swapped input/output ports. Now drives the intended input port (sigout) and reads from the intended output port (sigin), violating amplifier functionality and causing signal flow reversal."
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "output sigin;",
		"error_description": "Changed port direction from input to output. This violates the design specification as 'sigin' must be an input to receive external signals. Making it an output prevents external driving, causing incorrect voltage readings at V(sigin) and breaking amplification functionality."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin; optical sigout;",
		"error_description": "The output port 'sigout' is declared as optical instead of electrical. This violates the design specification requiring electrical ports and prevents voltage assignment (V(sigout)) in the analog block since optical nodes lack voltage potential."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin; thermal sigout;",
		"error_description": "Changed sigout discipline to thermal. This causes a functional error because the analog block attempts voltage assignment (V(sigout)) to a thermal node, which requires temperature assignment (T(sigout)) instead."
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "input sigout;",
		"error_description": "Changed port direction from output to input. This violates the design as the module attempts to drive an input port (V(sigout) which is illegal and causes compilation/simulation errors."
	},
	{
		"original_line": "parameter real gain = 2;", 
		"bug_line": "parameter real sigin_offset = 2;",
		"error_description": "Renaming 'gain' to 'sigin_offset' creates a duplicate parameter definition (conflict with existing sigin_offset), causing compilation failure and undefined behavior in amplification."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout = 0;",
		"error_description": "Assigning default value (0) to electrical nets during declaration is invalid in VerilogA and violates the design by attempting to force constant output voltage regardless of input signal."
	},
	{
		"original_line": "module amp(sigin, sigout);", 
		"bug_line": "module amp(sigin);",
		"error_description": "Removed the output port 'sigout', disconnecting the amplifier output. This violates the design requirement for an output signal and causes undriven output in the circuit."
	}
]