Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/mem_testbench_isim_beh.exe" -prj "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/mem_testbench_beh.prj" "work.mem_testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/RAM.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/MEMSTAGE.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/mem_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity MEMSTAGE [memstage_default]
Compiling architecture syn of entity RAM [ram_default]
Compiling architecture behavior of entity mem_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase02/mem_testbench_isim_beh.exe
Fuse Memory Usage: 43236 KB
Fuse CPU Usage: 562 ms
