# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rapidx_basys3.gen/sources_1/ip/blk_mem_ram/sim/blk_mem_ram.v" \
"../../../../rapidx_basys3.gen/sources_1/ip/blk_mem_rom/sim/blk_mem_rom.v" \

sv xil_defaultlib  \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv" \
"../../../../rapidx_basys3.srcs/sources_1/new/basys3_unified_bus.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv" \
"../../../../rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv" \
"../../../../rapidx_basys3.srcs/sim_1/new/basys3_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
