module wideexpr_00739(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u0;
  assign y1 = ((s2)|(+(u0)))^(((s3)^((ctrl[4]?(s0)^~(s4):(ctrl[3]?4'sb1100:5'sb01001))))^((s7)>>>({{3{s0}},s6,4'sb1110})));
  assign y2 = (ctrl[5]?(($signed((+(s3))>>((ctrl[1]?s3:4'sb1010))))>>>(2'b01))>((ctrl[3]?(((s2)&(3'sb001))+($signed(4'sb0111)))>>(~(u7)):s7)):(({3{(-(s0))|((s0)<<<(4'sb0110))}})<<<((s6)-(s4)))^({4{s1}}));
  assign y3 = $signed(-(-(!((s4)|(1'sb1)))));
  assign y4 = +(s4);
  assign y5 = {((((((2'sb11)<<<(u4))>>((u5)<<(4'sb0100)))<=(+({3'sb111,u7,3'sb111})))<<<((((5'sb00011)<<(3'sb110))^(s1))>($signed(s2))))^(((ctrl[3]?(ctrl[6]?(3'sb010)|(s7):4'sb1011):($signed(s4))>>({2{2'sb00}})))<((ctrl[4]?($signed(3'sb111))-($signed(2'b01)):(4'sb1101)^(1'sb0)))))^({2'b00}),$signed($unsigned((({4{s1}})>>((ctrl[4]?(ctrl[5]?s3:2'sb11):{1{s0}})))<=(u6)))};
  assign y6 = $signed(($signed(~(((s4)<<(s6))<<((ctrl[3]?6'sb111110:s1)))))>>>($signed({(ctrl[6]?(s1)^~(s2):-(u4))})));
  assign y7 = $unsigned(((s2)&(((ctrl[4]?s6:s7))<<<(6'sb100111)))>>>(((ctrl[2]?(2'sb10)<<<(3'sb000):(5'sb11000)<<(s6)))^~(s4)));
endmodule
