// Seed: 3654271137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_1 = 0;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9
);
  logic id_11;
  wor   id_12;
  ;
  assign id_12 = id_2 - id_5;
  logic id_13 = id_2;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
