INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/adder_multiplier_test/adder_multiplier_test.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/adder_multiplier_test/adder_multiplier_test.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/adder_multiplier_test/adder_multiplier_test.srcs/sim_1/new/add_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mul_tb
