library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

ENTITY ALU_ROR IS
	PORT(data	:  IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		  distance : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		  RORresult : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
		  );
END ENTITY ALU_ROR;

ARCHITECTURE behavioural OF ALU_ROR IS
	BEGIN
		PROCESS(data)
			BEGIN
				RORresult <= (data ror distance);
		END PROCESS;
END ARCHITECTURE behavioural;