 
****************************************
Report : qor
Design : cpu_isle
Version: S-2021.06-SP5-4
Date   : Sat Apr 13 14:32:34 2024
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          8.51
  Critical Path Slack:           6.08
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.58
  Critical Path Slack:          13.22
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_in'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:         16.18
  Critical Path Slack:           3.55
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_system_in'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.46
  Critical Path Slack:          19.27
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'hclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          5.19
  Critical Path Slack:          14.56
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'jtag_tck'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.59
  Critical Path Slack:          42.13
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        177
  Hierarchical Port Count:      25113
  Leaf Cell Count:              18465
  Buf/Inv Cell Count:            2318
  Buf Cell Count:                 538
  Inv Cell Count:                1780
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:     15631
  Sequential Cell Count:         2834
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    88244.631904
  Noncombinational Area: 67669.900786
  Buf/Inv Area:           8714.607726
  Total Buffer Area:          2033.20
  Total Inverter Area:        6681.41
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      365585.00
  Net YLength        :      383541.66
  -----------------------------------
  Cell Area:            155914.532690
  Design Area:          155914.532690
  Net Length        :       749126.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         18943
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: iron-03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.24
  Logic Optimization:                552.22
  Mapping Optimization:            10906.62
  -----------------------------------------
  Overall Compile Time:            12432.83
  Overall Compile Wall Clock Time:  1630.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
