Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/thanotos/Documents/FPGA/ALU/tb_alu_isim_beh.exe" -prj "C:/Users/thanotos/Documents/FPGA/ALU/tb_alu_beh.prj" "work.tb_alu" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/ALU/alu_pkg.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/ALU/alu.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/ALU/tb_alu.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package alu_pkg
Compiling architecture rtl of entity alu [alu_default]
Compiling architecture sim of entity tb_alu
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/thanotos/Documents/FPGA/ALU/tb_alu_isim_beh.exe
Fuse Memory Usage: 35964 KB
Fuse CPU Usage: 421 ms
