// Seed: 244419860
module module_0 ();
  logic [7:0] id_1;
  wire id_2;
  wire id_3 = id_1['b0];
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    id_20,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    input tri0 id_5,
    input wand id_6,
    id_21,
    output wand id_7,
    id_22,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    input wire id_16,
    input uwire id_17,
    output tri1 id_18
);
  tri id_23, id_24, id_25;
  assign id_18 = id_24 == -1;
  assign id_4  = id_22[-1!=?1];
  assign id_18 = -1;
  assign id_7  = -1'b0;
  module_0 modCall_1 ();
endmodule
