# RISC-V AI åŠ é€Ÿå™¨ FPGA éªŒè¯

æœ¬ç›®å½•åŒ…å« RISC-V AI åŠ é€Ÿå™¨çš„ FPGA åŸå‹éªŒè¯æ–¹æ¡ˆï¼Œæ”¯æŒæœ¬åœ°å’Œ AWS F1 äº‘ç«¯éªŒè¯ã€‚

## ğŸš€ å¿«é€Ÿå¼€å§‹

### å®Œæ•´æµç¨‹ï¼ˆä» Chisel åˆ° FPGAï¼‰

```bash
# æ­¥éª¤ 1ï¼šç”Ÿæˆ Verilogï¼ˆåœ¨ chisel ç›®å½•ï¼‰
cd chisel
./run.sh generate

# æ­¥éª¤ 2ï¼šFPGA éªŒè¯ï¼ˆåœ¨ fpga ç›®å½•ï¼‰
cd synthesis/fpga
./run_fpga_flow.sh status      # æŸ¥çœ‹çŠ¶æ€
./run_fpga_flow.sh full local  # æœ¬åœ°éªŒè¯

# æ­¥éª¤ 3ï¼šæŸ¥çœ‹ç»“æœ
ls -lh ../../../chisel/generated/simple_edgeaisoc/
```

### å¦‚æœ Verilog å·²ç”Ÿæˆï¼ˆå¿«é€ŸéªŒè¯ï¼‰

```bash
cd chisel/synthesis/fpga

# 1. æŸ¥çœ‹å½“å‰çŠ¶æ€
./run_fpga_flow.sh status

# 2. æœ¬åœ°å®Œæ•´æµç¨‹ï¼ˆä»¿çœŸ + ç»¼åˆï¼‰
./run_fpga_flow.sh full local

# 3. æŸ¥çœ‹ç»“æœ
ls -lh ../../../chisel/generated/simple_edgeaisoc/
```

### å¸¸ç”¨å‘½ä»¤

```bash
./run_fpga_flow.sh help       # æŸ¥çœ‹å¸®åŠ©
./run_fpga_flow.sh status     # æŸ¥çœ‹çŠ¶æ€
./run_fpga_flow.sh prepare    # ç”Ÿæˆ Verilog
./run_fpga_flow.sh simulate   # è¿è¡Œä»¿çœŸ
./run_fpga_flow.sh synthesize # ç»¼åˆè®¾è®¡
./run_fpga_flow.sh clean      # æ¸…ç†æ–‡ä»¶
./run_fpga_flow.sh aws        # AWS F1 å®Œæ•´æµç¨‹
```

## ğŸ“ ç›®å½•ç»“æ„

```
fpga/
â”œâ”€â”€ run_fpga_flow.sh          # ç»Ÿä¸€çš„è‡ªåŠ¨åŒ–è„šæœ¬ â­
â”œâ”€â”€ README.md                  # æœ¬æ–‡ä»¶ï¼ˆä¸»æ–‡æ¡£ï¼‰
â”œâ”€â”€ AWS_FPGA_PLAN.md          # å®Œæ•´çš„ AWS FPGA éªŒè¯æ–¹æ¡ˆ
â”œâ”€â”€ constraints/               # FPGA çº¦æŸæ–‡ä»¶
â”‚   â”œâ”€â”€ timing.xdc            # æ—¶åºçº¦æŸï¼ˆ100 MHzï¼‰
â”‚   â”œâ”€â”€ pins.xdc              # å¼•è„šçº¦æŸï¼ˆAWS Shellï¼‰
â”‚   â””â”€â”€ physical.xdc          # ç‰©ç†çº¦æŸï¼ˆå¸ƒå±€ä¼˜åŒ–ï¼‰
â”œâ”€â”€ scripts/                   # è‡ªåŠ¨åŒ–è„šæœ¬
â”‚   â”œâ”€â”€ setup_aws.sh          # AWS ç¯å¢ƒé…ç½®
â”‚   â”œâ”€â”€ build_fpga.tcl        # Vivado æ„å»ºè„šæœ¬
â”‚   â”œâ”€â”€ create_afi.sh         # AFI åˆ›å»ºè„šæœ¬
â”‚   â””â”€â”€ run_tests.sh          # æµ‹è¯•è„šæœ¬
â”œâ”€â”€ src/                       # FPGA é€‚é…å±‚æºç 
â”‚   â”œâ”€â”€ fpga_top.v            # FPGA é¡¶å±‚å°è£…
â”‚   â”œâ”€â”€ clock_gen.v           # æ—¶é’Ÿç”Ÿæˆï¼ˆMMCMï¼‰
â”‚   â””â”€â”€ io_adapter.v          # IO é€‚é…å™¨ï¼ˆPCIe BARï¼‰
â”œâ”€â”€ docs/                      # è¯¦ç»†æ–‡æ¡£
â”‚   â””â”€â”€ SETUP_GUIDE.md        # AWS ç¯å¢ƒæ­å»ºæŒ‡å—
â”œâ”€â”€ build/                     # æ„å»ºè¾“å‡ºï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â””â”€â”€ test_results/              # æµ‹è¯•ç»“æœï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
```

## ğŸ¯ éªŒè¯æµç¨‹

### æ–¹æ¡ˆ 1ï¼šæœ¬åœ°éªŒè¯ï¼ˆæ¨èï¼Œå…è´¹ï¼‰âœ…

**é€‚ç”¨åœºæ™¯ï¼š** æ—¥å¸¸å¼€å‘ã€å¿«é€Ÿè¿­ä»£ã€åŠŸèƒ½éªŒè¯

```bash
./run_fpga_flow.sh full local
```

**æ‰§è¡Œæ­¥éª¤ï¼š**
1. æ£€æŸ¥ä¾èµ–ï¼ˆsbt, javaï¼‰
2. ç”Ÿæˆ Verilogï¼ˆ3765 è¡Œï¼‰
3. è¿è¡Œ RTL ä»¿çœŸæµ‹è¯•
4. Yosys ç»¼åˆï¼ˆå¯é€‰ï¼‰

**æ—¶é—´ï¼š** 10-20 åˆ†é’Ÿ | **æˆæœ¬ï¼š** å…è´¹

**éªŒè¯ç»“æœï¼š**
```bash
$ ./run_fpga_flow.sh full local

[1/7] æ£€æŸ¥ä¾èµ–...
âœ“ æ‰€æœ‰ä¾èµ–å·²å®‰è£…

[2/7] å‡†å¤‡ç¯å¢ƒ...
âœ“ ç›®å½•ç»“æ„åˆ›å»ºå®Œæˆ

[3/7] ç”Ÿæˆ Verilog...
âœ“ Verilog ç”ŸæˆæˆåŠŸ (3765 è¡Œ)

[4/7] è¿è¡Œ RTL ä»¿çœŸ...
âœ“ ä»¿çœŸæµ‹è¯•é€šè¿‡

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  æœ¬åœ°æµç¨‹å®Œæˆï¼                                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### æ–¹æ¡ˆ 2ï¼šAWS F1 éªŒè¯ï¼ˆå®Œæ•´ç¡¬ä»¶éªŒè¯ï¼‰â³

**é€‚ç”¨åœºæ™¯ï¼š** æœ€ç»ˆéªŒè¯ã€æ€§èƒ½æµ‹è¯•ã€ç¡¬ä»¶éƒ¨ç½²

**âš ï¸ æ³¨æ„ï¼š** æ­¤æµç¨‹éœ€è¦åœ¨ AWS F1 å®ä¾‹ä¸Šè¿è¡Œï¼Œæœ¬åœ°ç¯å¢ƒä¼šæç¤ºç¼ºå°‘ AWS CLIã€‚

**å®Œæ•´æ­¥éª¤ï¼š**

#### æ­¥éª¤ 1ï¼šæœ¬åœ°å‡†å¤‡ï¼ˆæœ¬åœ°æœºå™¨ï¼‰

```bash
# ç”Ÿæˆ Verilog
./run_fpga_flow.sh prepare

# æ‰“åŒ…é¡¹ç›®
cd ../..
tar czf fpga-project.tar.gz synthesis/fpga/ generated/
```

#### æ­¥éª¤ 2ï¼šå¯åŠ¨ F1 å®ä¾‹ï¼ˆæœ¬åœ°æœºå™¨ï¼‰

```bash
# å®‰è£… AWS CLIï¼ˆå¦‚æœæœªå®‰è£…ï¼‰
pip install awscli

# é…ç½® AWS å‡­è¯
aws configure

# å¯åŠ¨ f1.2xlarge å®ä¾‹
aws ec2 run-instances \
  --image-id ami-xxxxxxxxx \
  --instance-type f1.2xlarge \
  --key-name your-key-pair \
  --security-group-ids sg-xxxxxxxx

# è·å–å®ä¾‹ IP
INSTANCE_IP=$(aws ec2 describe-instances \
  --filters "Name=tag:Name,Values=FPGA-Dev" \
  --query 'Reservations[0].Instances[0].PublicIpAddress' \
  --output text)

echo "å®ä¾‹ IP: $INSTANCE_IP"
```

#### æ­¥éª¤ 3ï¼šä¸Šä¼ é¡¹ç›®ï¼ˆæœ¬åœ°æœºå™¨ï¼‰

```bash
# ä¸Šä¼ é¡¹ç›®
scp -i ~/.ssh/your-key.pem fpga-project.tar.gz centos@$INSTANCE_IP:~/

# è¿æ¥åˆ°å®ä¾‹
ssh -i ~/.ssh/your-key.pem centos@$INSTANCE_IP
```

#### æ­¥éª¤ 4ï¼šåœ¨ F1 å®ä¾‹ä¸Šè¿è¡Œï¼ˆF1 å®ä¾‹ï¼‰

```bash
# è§£å‹é¡¹ç›®
tar xzf fpga-project.tar.gz
cd synthesis/fpga

# é…ç½® AWS ç¯å¢ƒ
./scripts/setup_aws.sh
source ~/.fpga_config

# è¿è¡Œå®Œæ•´ AWS æµç¨‹
./run_fpga_flow.sh aws
```

**æ‰§è¡Œæ­¥éª¤ï¼š**
1. Vivado ç»¼åˆå’Œå®ç°ï¼ˆ2-4 å°æ—¶ï¼‰
2. åˆ›å»º AFI é•œåƒï¼ˆ30-60 åˆ†é’Ÿï¼‰
3. ç­‰å¾… AFI å¯ç”¨
4. éƒ¨ç½²åˆ° FPGA
5. è¿è¡Œç¡¬ä»¶æµ‹è¯•

**æ—¶é—´ï¼š** 3-5 å°æ—¶ | **æˆæœ¬ï¼š** $150-200

**é¢„æœŸè¾“å‡ºï¼š**
```bash
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  AWS F1 æµç¨‹å®Œæˆï¼                                         â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ä¸‹ä¸€æ­¥:
  1. ç­‰å¾… AFI ç”Ÿæˆå®Œæˆ (30-60 åˆ†é’Ÿ)
  2. æ£€æŸ¥çŠ¶æ€: ./run_fpga_flow.sh status
  3. éƒ¨ç½²æµ‹è¯•: ./run_fpga_flow.sh deploy aws
  4. è¿è¡Œæµ‹è¯•: ./run_fpga_flow.sh test
```

### éªŒè¯æ£€æŸ¥ç‚¹

| é˜¶æ®µ | æ£€æŸ¥å‘½ä»¤ | æˆåŠŸæ ‡å¿— |
|------|---------|---------|
| Verilog ç”Ÿæˆ | `./run_fpga_flow.sh status` | âœ“ Verilog å·²ç”Ÿæˆ (3765 è¡Œ) |
| RTL ä»¿çœŸ | `./run_fpga_flow.sh simulate` | âœ“ ä»¿çœŸæµ‹è¯•é€šè¿‡ |
| Vivado ç»¼åˆ | `ls build/checkpoints/` | å­˜åœ¨ SH_CL_routed.dcp |
| AFI åˆ›å»º | `cat build/afi_info.txt` | æ˜¾ç¤º AFI ID å’Œ AGFI ID |
| FPGA æµ‹è¯• | `./run_fpga_flow.sh test` | æ‰€æœ‰æµ‹è¯•é€šè¿‡ |

## ğŸ“Š è®¾è®¡ä¿¡æ¯

**SoC ç»„æˆï¼š**
- PicoRV32 RISC-V å¤„ç†å™¨ï¼ˆRV32Iï¼‰
- CompactAccel 8x8 çŸ©é˜µåŠ é€Ÿå™¨
- BitNetAccel 16x16 BitNet åŠ é€Ÿå™¨
- UARTã€GPIO å¤–è®¾
- ä¸­æ–­æ§åˆ¶å™¨

**æ€§èƒ½æŒ‡æ ‡ï¼š**
- å·¥ä½œé¢‘ç‡ï¼š100 MHz
- å³°å€¼æ€§èƒ½ï¼š6.4 GOPS
- åŠŸè€—ï¼š< 100 mWï¼ˆASICï¼‰

**èµ„æºä¼°ç®—ï¼ˆFPGAï¼‰ï¼š**
- LUTï¼š~50,000ï¼ˆVU9P çš„ 4%ï¼‰
- FFï¼š~40,000ï¼ˆVU9P çš„ 2%ï¼‰
- BRAMï¼š~20ï¼ˆVU9P çš„ 1%ï¼‰

## ğŸ”§ å‰ç½®æ¡ä»¶å’Œå¹³å°æ”¯æŒ

### æ”¯æŒçš„å¹³å°

| å¹³å° | æœ¬åœ°éªŒè¯ | AWS F1 éªŒè¯ | è¯´æ˜ |
|------|---------|------------|------|
| **macOS** | âœ… å®Œå…¨æ”¯æŒ | âœ… æ”¯æŒ | æ¨èç”¨äºæ—¥å¸¸å¼€å‘ |
| **Linux** | âœ… å®Œå…¨æ”¯æŒ | âœ… æ”¯æŒ | æœåŠ¡å™¨ç¯å¢ƒ |
| **Windows** | âš ï¸ WSL2 | âœ… æ”¯æŒ | éœ€è¦ WSL2 æˆ–è™šæ‹Ÿæœº |

### æœ¬åœ°å¼€å‘ç¯å¢ƒ

**å¿…éœ€ç»„ä»¶ï¼š**
- Java 11+
- sbtï¼ˆScala æ„å»ºå·¥å…·ï¼‰

**å¯é€‰ç»„ä»¶ï¼š**
- Yosysï¼ˆç”¨äºæœ¬åœ°ç»¼åˆï¼Œå¯é€‰ï¼‰
- AWS CLIï¼ˆç”¨äº AWS F1 éƒ¨ç½²ï¼‰

**å®‰è£…å‘½ä»¤ï¼š**

```bash
# macOSï¼ˆæ¨èï¼‰
brew install openjdk@11 sbt
brew install awscli  # å¯é€‰
brew install yosys   # å¯é€‰

# Linux (Ubuntu/Debian)
sudo apt update
sudo apt install openjdk-11-jdk sbt
pip3 install awscli  # å¯é€‰
sudo apt install yosys  # å¯é€‰

# Windows (WSL2)
# å…ˆå®‰è£… WSL2ï¼Œç„¶åæŒ‰ Linux æ­¥éª¤æ“ä½œ
```

**å½“å‰æµ‹è¯•ç¯å¢ƒï¼š**
- âœ… macOS Sonoma (Apple Silicon)
- âœ… Java 11+
- âœ… sbt 1.x
- âœ… AWS CLI 2.31.37
- âš ï¸ Yosys 0.56ï¼ˆä¸æ”¯æŒ SystemVerilog automaticï¼‰

### AWS F1 éªŒè¯ç¯å¢ƒ

**å¿…éœ€ï¼š**
- AWS è´¦æˆ·ï¼ˆæ”¯æŒ F1 å®ä¾‹ï¼‰
- AWS CLI å·²é…ç½®
- Vivado 2021.2+ï¼ˆF1 å®ä¾‹é¢„è£…ï¼‰

**æ¨èå®ä¾‹ï¼š**
- f1.2xlargeï¼ˆå¼€å‘æµ‹è¯•ï¼‰
- f1.4xlargeï¼ˆæ€§èƒ½æµ‹è¯•ï¼‰

## ğŸ“Š å®Œæ•´å¼€å‘æµç¨‹

### æµç¨‹å›¾

```
1. Chisel è®¾è®¡ (chisel/src/)
    â†“
2. ç”Ÿæˆ Verilog (chisel/run.sh generate)
    â†“
3. Verilog è¾“å‡º (chisel/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv)
    â†“
4. FPGA éªŒè¯ (chisel/synthesis/fpga/run_fpga_flow.sh)
    â”œâ”€ æœ¬åœ°ä»¿çœŸ (Verilator)
    â””â”€ AWS F1 ç»¼åˆ (Vivado)
```

### å½“å‰çŠ¶æ€

è¿è¡Œ `./run_fpga_flow.sh status` æŸ¥çœ‹ï¼š

```bash
$ ./run_fpga_flow.sh status

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   RISC-V AI åŠ é€Ÿå™¨ - FPGA éªŒè¯æµç¨‹                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

é¡¹ç›®çŠ¶æ€:

âœ“ Verilog å·²ç”Ÿæˆ (3765 è¡Œ)
â—‹ Vivado ç»¼åˆæœªå®Œæˆ
â—‹ AFI æœªåˆ›å»º
â—‹ æ— æµ‹è¯•ç»“æœ

æ–‡ä»¶ä½ç½®:
  Verilog:  ../../../chisel/generated/simple_edgeaisoc/
  æ„å»º:     build/
  è„šæœ¬:     scripts/
  æ–‡æ¡£:     docs/
```

### Verilog ç”Ÿæˆè¯´æ˜

**ç”Ÿæˆå‘½ä»¤ï¼š**
```bash
cd ../../../chisel
./run.sh generate
```

**ç”Ÿæˆçš„æ–‡ä»¶ï¼š**
- `chisel/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv` (3765 è¡Œ)
- åŒ…å«å®Œæ•´çš„ SoC è®¾è®¡ï¼šPicoRV32 + CompactAccel + BitNetAccel + PicoRV32 æ ¸å¿ƒä»£ç 

**æ³¨æ„ï¼š** 
- FPGA éªŒè¯è„šæœ¬ä¼šè‡ªåŠ¨ä½¿ç”¨å·²ç”Ÿæˆçš„ Verilog æ–‡ä»¶
- å¦‚æœä¿®æ”¹äº† Chisel è®¾è®¡ï¼Œéœ€è¦é‡æ–°è¿è¡Œ `chisel/run.sh generate`
- Verilog æ–‡ä»¶åŒ…å« SystemVerilog ç‰¹æ€§ï¼ˆå¦‚ `automatic` å…³é”®å­—ï¼‰

### å·²å®Œæˆ âœ…

| é¡¹ç›® | çŠ¶æ€ | å¹³å° | è¯´æ˜ |
|------|------|------|------|
| Chisel RTL è®¾è®¡ | âœ… | All | PicoRV32 + CompactAccel + BitNetAccel |
| Verilog ç”Ÿæˆ | âœ… | All | SimpleEdgeAiSoC.sv (3765 è¡Œ) |
| RTL ä»¿çœŸéªŒè¯ | âœ… | All | ChiselTest æµ‹è¯•é€šè¿‡ |
| FPGA é€‚é…å±‚ | âœ… | All | fpga_top.v, clock_gen.v, io_adapter.v |
| çº¦æŸæ–‡ä»¶ | âœ… | All | timing.xdc, pins.xdc, physical.xdc |
| è‡ªåŠ¨åŒ–è„šæœ¬ | âœ… | All | run_fpga_flow.sh (7 ç§æ¨¡å¼) |
| æ–‡æ¡£ | âœ… | All | README + AWS_FPGA_PLAN + SETUP_GUIDE |
| macOS æµ‹è¯• | âœ… | macOS | æœ¬åœ°éªŒè¯å®Œå…¨é€šè¿‡ |
| AWS CLI å®‰è£… | âœ… | macOS | ç‰ˆæœ¬ 2.31.37 |
| æœ¬åœ°æµç¨‹æµ‹è¯• | âœ… | macOS | å‰ 4 æ­¥éªŒè¯é€šè¿‡ |

### å¾…å®Œæˆï¼ˆéœ€è¦ AWS F1 å®ä¾‹ï¼‰â³

| é¡¹ç›® | çŠ¶æ€ | é¢„è®¡æ—¶é—´ | æˆæœ¬ |
|------|------|---------|------|
| Vivado ç»¼åˆ | â³ | 2-4 å°æ—¶ | $3-7 |
| AFI åˆ›å»º | â³ | 30-60 åˆ†é’Ÿ | $1-2 |
| FPGA éƒ¨ç½² | â³ | 5 åˆ†é’Ÿ | $0.1 |
| ç¡¬ä»¶æµ‹è¯• | â³ | 10-20 åˆ†é’Ÿ | $0.3-0.6 |
| **æ€»è®¡** | - | **3-5 å°æ—¶** | **$150-200** |

### éªŒè¯è·¯å¾„

```
æœ¬åœ°å¼€å‘ç¯å¢ƒ âœ…
    â†“
[å·²å®Œæˆ] Verilog ç”Ÿæˆ âœ…
    â†“
[å·²å®Œæˆ] RTL ä»¿çœŸ âœ…
    â†“
[å¾…å®Œæˆ] AWS F1 å®ä¾‹ â³
    â†“
[å¾…å®Œæˆ] Vivado ç»¼åˆ â³
    â†“
[å¾…å®Œæˆ] AFI åˆ›å»º â³
    â†“
[å¾…å®Œæˆ] FPGA éƒ¨ç½² â³
    â†“
[å¾…å®Œæˆ] ç¡¬ä»¶æµ‹è¯• â³
```

## ğŸ“š æ–‡æ¡£

- **README.md**ï¼ˆæœ¬æ–‡ä»¶ï¼‰- å¿«é€Ÿå¼€å§‹å’Œå®Œæ•´æŒ‡å—
- **AWS_FPGA_PLAN.md** - è¯¦ç»†çš„ AWS FPGA éªŒè¯æ–¹æ¡ˆï¼ˆæŠ€æœ¯ç»†èŠ‚ã€æˆæœ¬åˆ†æã€æ—¶é—´è®¡åˆ’ï¼‰
- **docs/SETUP_GUIDE.md** - AWS ç¯å¢ƒæ­å»ºæ­¥éª¤ï¼ˆè´¦æˆ·é…ç½®ã€å®ä¾‹å¯åŠ¨ã€å·¥å…·å®‰è£…ï¼‰
- **../../../docs/RISC-V_AIåŠ é€Ÿå™¨èŠ¯ç‰‡æµç‰‡è¯´æ˜æŠ¥å‘Š.md** - èŠ¯ç‰‡è®¾è®¡å®Œæ•´æŠ¥å‘Š

## ğŸ› å¸¸è§é—®é¢˜

### Q1: æœ¬åœ°è¿è¡Œ `./run_fpga_flow.sh aws` æç¤ºç¼ºå°‘ aws-cli

**é—®é¢˜ï¼š**
```bash
$ ./run_fpga_flow.sh aws
âŒ ç¼ºå°‘ä¾èµ–: aws-cli
```

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# macOS
brew install awscli

# Linux
pip3 install awscli --user

# éªŒè¯å®‰è£…
aws --version
```

**æµ‹è¯•ç»“æœï¼ˆæœ¬åœ°ç¯å¢ƒï¼‰ï¼š**
```bash
$ ./run_fpga_flow.sh aws

[1/7] æ£€æŸ¥ä¾èµ–...
âœ“ æ‰€æœ‰ä¾èµ–å·²å®‰è£…

[2/7] å‡†å¤‡ç¯å¢ƒ...
âœ“ ç›®å½•ç»“æ„åˆ›å»ºå®Œæˆ

[3/7] ç”Ÿæˆ Verilog...
âœ“ Verilog ç”ŸæˆæˆåŠŸ (3765 è¡Œ)

[4/7] è¿è¡Œ RTL ä»¿çœŸ...
âœ“ ä»¿çœŸæµ‹è¯•é€šè¿‡

[5/7] AWS Vivado ç»¼åˆ...
âŒ Vivado æœªå®‰è£…
  è¯·åœ¨ AWS F1 å®ä¾‹ä¸Šè¿è¡Œæ­¤è„šæœ¬
```

**è¯´æ˜ï¼š** æœ¬åœ°ç¯å¢ƒå¯ä»¥å®Œæˆå‰ 4 æ­¥ï¼ˆä¾èµ–æ£€æŸ¥ã€ç¯å¢ƒå‡†å¤‡ã€Verilog ç”Ÿæˆã€RTL ä»¿çœŸï¼‰ï¼Œç¬¬ 5 æ­¥å¼€å§‹éœ€è¦åœ¨ AWS F1 å®ä¾‹ä¸Šè¿è¡Œã€‚

### Q2: Verilog ç”Ÿæˆå¤±è´¥

**é—®é¢˜ï¼š**
```bash
âŒ Verilog ç”Ÿæˆå¤±è´¥
```

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# æ£€æŸ¥ä¾èµ–
java -version  # éœ€è¦ Java 11+
sbt --version  # éœ€è¦ sbt

# é‡æ–°ç”Ÿæˆ
cd ../../../chisel
./run.sh generate
```

### Q3: ä»¿çœŸæµ‹è¯•å¤±è´¥

**é—®é¢˜ï¼š**
```bash
âœ— ä»¿çœŸæµ‹è¯•å¤±è´¥
```

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# æŸ¥çœ‹è¯¦ç»†æ—¥å¿—
cd ../../../chisel
./run.sh soc

# æ£€æŸ¥æµ‹è¯•ç›®å½•
ls -la test_run_dir/SimpleEdgeAiSoC*

# æŸ¥çœ‹æ³¢å½¢æ–‡ä»¶
ls -la test_run_dir/SimpleEdgeAiSoC*/SimpleEdgeAiSoC.vcd
```

### Q4: AWS æƒé™ä¸è¶³

**é—®é¢˜ï¼š**
```bash
UnauthorizedOperation: You are not authorized to perform this operation
```

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# æ£€æŸ¥ AWS é…ç½®
aws configure list
aws sts get-caller-identity

# æ£€æŸ¥ F1 å®ä¾‹é™é¢
aws service-quotas get-service-quota \
  --service-code ec2 \
  --quota-code L-85EED4F7

# å¦‚æœé™é¢ä¸º 0ï¼Œéœ€è¦ç”³è¯·å¢åŠ 
# åœ¨ AWS æ§åˆ¶å° -> Service Quotas -> EC2 -> æœç´¢ "F1"
```

### Q5: æ—¶åºä¸æ”¶æ•›ï¼ˆWNS < 0ï¼‰

**é—®é¢˜ï¼š**
```bash
WNS (Worst Negative Slack): -2.345 ns
```

**è§£å†³æ–¹æ¡ˆï¼š**

ç¼–è¾‘ `constraints/timing.xdc`ï¼Œé™ä½ç›®æ ‡é¢‘ç‡ï¼š
```tcl
# ä» 100 MHz (10.000ns) æ”¹ä¸º 50 MHz (20.000ns)
create_clock -period 20.000 -name sys_clk [get_ports clock]
```

æˆ–è€…ä¼˜åŒ–å…³é”®è·¯å¾„ï¼š
```bash
# æŸ¥çœ‹æ—¶åºæŠ¥å‘Š
cat build/reports/timing_impl.rpt

# æ‰¾åˆ°å…³é”®è·¯å¾„å¹¶ä¼˜åŒ–
```

### Q6: AFI åˆ›å»ºå¤±è´¥

**é—®é¢˜ï¼š**
```bash
AFI çŠ¶æ€: failed
```

**è§£å†³æ–¹æ¡ˆï¼š**
```bash
# æŸ¥çœ‹ AFI æ—¥å¿—
AFI_ID=$(grep "AFI ID" build/afi_info.txt | awk '{print $3}')
S3_BUCKET=$(grep "S3 Bucket" build/afi_info.txt | awk '{print $3}')

# ä¸‹è½½æ—¥å¿—
aws s3 ls s3://$S3_BUCKET/logs/
aws s3 cp s3://$S3_BUCKET/logs/ ./logs/ --recursive

# æŸ¥çœ‹é”™è¯¯ä¿¡æ¯
cat logs/*.log
```

### Q7: å¦‚ä½•æŸ¥çœ‹æ„å»ºæ—¥å¿—

```bash
# Vivado æ—¥å¿—
cat build/vivado.log

# æµ‹è¯•æ—¥å¿—
ls test_results/

# AFI ä¿¡æ¯
cat build/afi_info.txt

# å®æ—¶æŸ¥çœ‹ Vivado è¿›åº¦
tail -f build/vivado.log
```

### Q8: æœ¬åœ° Yosys ç»¼åˆå¤±è´¥ï¼ˆsyntax error, unexpected TOK_AUTOMATICï¼‰

**é—®é¢˜ï¼š**
```bash
ERROR: syntax error, unexpected TOK_AUTOMATIC
```

**åŸå› ï¼š** Chisel ç”Ÿæˆçš„ SystemVerilog ä½¿ç”¨äº† `automatic` å…³é”®å­—ï¼ŒYosys çš„æ ‡å‡† Verilog å‰ç«¯ä¸æ”¯æŒã€‚

**è§£å†³æ–¹æ¡ˆï¼š**

**æ–¹æ¡ˆ 1ï¼šè·³è¿‡æœ¬åœ°ç»¼åˆï¼ˆæ¨èï¼‰**
```bash
# åªåš RTL éªŒè¯ï¼Œè·³è¿‡ç»¼åˆ
./run_fpga_flow.sh prepare
./run_fpga_flow.sh simulate
```

æœ¬åœ°ç»¼åˆæ˜¯å¯é€‰çš„ï¼Œä¸»è¦ç”¨äºå¿«é€Ÿæ£€æŸ¥ã€‚çœŸæ­£çš„ FPGA ç»¼åˆåº”è¯¥åœ¨ AWS F1 ä¸Šä½¿ç”¨ Vivado å®Œæˆã€‚

**æ–¹æ¡ˆ 2ï¼šä½¿ç”¨ Yosys slang æ’ä»¶**
```bash
# å®‰è£… slang æ’ä»¶ï¼ˆéœ€è¦ä»æºç ç¼–è¯‘ï¼‰
# å‚è€ƒï¼šhttps://github.com/YosysHQ/yosys-slang

# æˆ–è€…ä½¿ç”¨ oss-cad-suiteï¼ˆåŒ…å« slangï¼‰
# https://github.com/YosysHQ/oss-cad-suite-build
```

**æ–¹æ¡ˆ 3ï¼šç›´æ¥ä½¿ç”¨ AWS F1**
```bash
# åœ¨ AWS F1 å®ä¾‹ä¸Šä½¿ç”¨ Vivado ç»¼åˆ
# Vivado å®Œå…¨æ”¯æŒ SystemVerilog
./run_fpga_flow.sh aws
```

**è¯´æ˜ï¼š** æœ¬åœ° Yosys ç»¼åˆå¤±è´¥ä¸å½±å“æ•´ä½“æµç¨‹ï¼ŒRTL ä»¿çœŸå·²ç»éªŒè¯äº†åŠŸèƒ½æ­£ç¡®æ€§ã€‚

## ğŸ’¡ ä½¿ç”¨åœºæ™¯å’Œæœ€ä½³å®è·µ

### ä½¿ç”¨åœºæ™¯é€‰æ‹©

| åœºæ™¯ | æ¨èæ–¹æ¡ˆ | å‘½ä»¤ | æ—¶é—´ | æˆæœ¬ |
|------|---------|------|------|------|
| ğŸ”§ æ—¥å¸¸å¼€å‘ | æœ¬åœ°éªŒè¯ | `./run_fpga_flow.sh full local` | 10-20 åˆ†é’Ÿ | å…è´¹ |
| ğŸ§ª åŠŸèƒ½æµ‹è¯• | æœ¬åœ°éªŒè¯ | `./run_fpga_flow.sh simulate` | 2-5 åˆ†é’Ÿ | å…è´¹ |
| ğŸ“ ä»£ç ä¿®æ”¹åéªŒè¯ | æœ¬åœ°éªŒè¯ | `./run_fpga_flow.sh prepare && ./run_fpga_flow.sh simulate` | 5 åˆ†é’Ÿ | å…è´¹ |
| ğŸ¯ æœ€ç»ˆéªŒè¯ | AWS F1 | `./run_fpga_flow.sh aws` | 3-5 å°æ—¶ | $150-200 |
| ğŸ“Š æ€§èƒ½æµ‹è¯• | AWS F1 | åœ¨ F1 ä¸Šè¿è¡Œæµ‹è¯• | 10-20 åˆ†é’Ÿ | $0.3-0.6 |
| ğŸ“ å­¦ä¹ å®éªŒ | æœ¬åœ°éªŒè¯ | `./run_fpga_flow.sh full local` | 10-20 åˆ†é’Ÿ | å…è´¹ |
| ğŸš€ äº§å“æ¼”ç¤º | AWS F1 | æå‰å‡†å¤‡å¥½ AFI | 5 åˆ†é’Ÿ | $0.1 |

### å¼€å‘æµç¨‹å»ºè®®

```
ç¬¬ 1 é˜¶æ®µï¼šæœ¬åœ°å¼€å‘ï¼ˆ1-2 å‘¨ï¼‰
â”œâ”€ è®¾è®¡ä¿®æ”¹
â”œâ”€ æœ¬åœ°éªŒè¯ï¼ˆ./run_fpga_flow.sh full localï¼‰
â”œâ”€ åŠŸèƒ½æµ‹è¯•
â””â”€ è¿­ä»£ä¼˜åŒ–

ç¬¬ 2 é˜¶æ®µï¼šAWS éªŒè¯ï¼ˆ1 å¤©ï¼‰
â”œâ”€ å¯åŠ¨ F1 å®ä¾‹
â”œâ”€ è¿è¡Œå®Œæ•´æµç¨‹ï¼ˆ./run_fpga_flow.sh awsï¼‰
â”œâ”€ ç­‰å¾… AFI ç”Ÿæˆ
â””â”€ ç¡¬ä»¶æµ‹è¯•

ç¬¬ 3 é˜¶æ®µï¼šæ€§èƒ½ä¼˜åŒ–ï¼ˆå¯é€‰ï¼‰
â”œâ”€ åˆ†ææµ‹è¯•ç»“æœ
â”œâ”€ æœ¬åœ°ä¿®æ”¹ä¼˜åŒ–
â””â”€ å†æ¬¡ AWS éªŒè¯
```

### æˆæœ¬ä¼˜åŒ–å»ºè®®

1. **æœ¬åœ°ä¼˜å…ˆ**ï¼šå°½é‡åœ¨æœ¬åœ°å®Œæˆæ‰€æœ‰åŠŸèƒ½éªŒè¯
2. **æ‰¹é‡éªŒè¯**ï¼šç§¯ç´¯å¤šä¸ªä¿®æ”¹åï¼Œä¸€æ¬¡æ€§åœ¨ AWS ä¸ŠéªŒè¯
3. **ä½¿ç”¨ Spot å®ä¾‹**ï¼šå¯èŠ‚çœ 70% æˆæœ¬
4. **åŠæ—¶åœæ­¢å®ä¾‹**ï¼šéªŒè¯å®Œæˆåç«‹å³åœæ­¢å®ä¾‹
5. **å¤ç”¨ AFI**ï¼šåŒä¸€è®¾è®¡çš„ AFI å¯ä»¥é‡å¤ä½¿ç”¨

### æ—¶é—´ç®¡ç†å»ºè®®

1. **å¹¶è¡Œå·¥ä½œ**ï¼šVivado ç»¼åˆæ—¶ï¼ˆ2-4 å°æ—¶ï¼‰ï¼Œå¯ä»¥åšå…¶ä»–å·¥ä½œ
2. **æå‰è§„åˆ’**ï¼šAFI åˆ›å»ºéœ€è¦ 30-60 åˆ†é’Ÿï¼Œæå‰å¯åŠ¨
3. **åˆ†é˜¶æ®µéªŒè¯**ï¼šä¸è¦ç­‰åˆ°æœ€åæ‰åš AWS éªŒè¯
4. **è‡ªåŠ¨åŒ–**ï¼šä½¿ç”¨è„šæœ¬è‡ªåŠ¨åŒ–é‡å¤æ€§å·¥ä½œ

### ç‰ˆæœ¬æ§åˆ¶å»ºè®®

```bash
# æ¯æ¬¡ AWS éªŒè¯å‰æ‰“ tag
git tag -a v1.0-fpga-verify -m "FPGA verification v1.0"
git push origin v1.0-fpga-verify

# è®°å½• AFI ID
echo "v1.0: afi-xxxxxxxxx" >> afi_versions.txt
```

## ğŸ“ è·å–å¸®åŠ©

**æ–‡æ¡£ï¼š**
- å¿«é€Ÿé—®é¢˜ï¼šæœ¬ README
- è¯¦ç»†æ–¹æ¡ˆï¼šAWS_FPGA_PLAN.md
- ç¯å¢ƒæ­å»ºï¼šdocs/SETUP_GUIDE.md

**å‘½ä»¤ï¼š**
```bash
./run_fpga_flow.sh help    # æŸ¥çœ‹å¸®åŠ©
./run_fpga_flow.sh status  # æŸ¥çœ‹çŠ¶æ€
```

**å¤–éƒ¨èµ„æºï¼š**
- AWS F1ï¼šhttps://docs.aws.amazon.com/ec2/latest/userguide/fpga.html
- AWS FPGA GitHubï¼šhttps://github.com/aws/aws-fpga
- Chiselï¼šhttps://www.chisel-lang.org/

## ğŸ“‹ å¿«é€Ÿå‚è€ƒ

### å‘½ä»¤é€ŸæŸ¥è¡¨

| å‘½ä»¤ | åŠŸèƒ½ | æ—¶é—´ | ç¯å¢ƒ |
|------|------|------|------|
| `./run_fpga_flow.sh help` | æ˜¾ç¤ºå¸®åŠ© | 1s | æœ¬åœ° |
| `./run_fpga_flow.sh status` | æŸ¥çœ‹çŠ¶æ€ | 1s | æœ¬åœ° |
| `./run_fpga_flow.sh prepare` | ç”Ÿæˆ Verilog | 2-5 åˆ†é’Ÿ | æœ¬åœ° |
| `./run_fpga_flow.sh simulate` | è¿è¡Œä»¿çœŸ | 2-5 åˆ†é’Ÿ | æœ¬åœ° |
| `./run_fpga_flow.sh synthesize local` | æœ¬åœ°ç»¼åˆ | 5-10 åˆ†é’Ÿ | æœ¬åœ° |
| `./run_fpga_flow.sh full local` | æœ¬åœ°å®Œæ•´æµç¨‹ | 10-20 åˆ†é’Ÿ | æœ¬åœ° |
| `./run_fpga_flow.sh clean` | æ¸…ç†æ–‡ä»¶ | 1s | æœ¬åœ° |
| `./run_fpga_flow.sh aws` | AWS å®Œæ•´æµç¨‹ | 3-5 å°æ—¶ | F1 å®ä¾‹ |
| `./run_fpga_flow.sh deploy aws` | éƒ¨ç½² AFI | 1 åˆ†é’Ÿ | F1 å®ä¾‹ |
| `./run_fpga_flow.sh test` | è¿è¡Œæµ‹è¯• | 10-20 åˆ†é’Ÿ | F1 å®ä¾‹ |

### æ–‡ä»¶ä½ç½®é€ŸæŸ¥

| æ–‡ä»¶ç±»å‹ | ä½ç½® |
|---------|------|
| ç”Ÿæˆçš„ Verilog | `../../../chisel/generated/simple_edgeaisoc/` |
| æ„å»ºè¾“å‡º | `build/` |
| æµ‹è¯•ç»“æœ | `test_results/` |
| Vivado æ—¥å¿— | `build/vivado.log` |
| AFI ä¿¡æ¯ | `build/afi_info.txt` |
| æ—¶åºæŠ¥å‘Š | `build/reports/timing_impl.rpt` |
| èµ„æºæŠ¥å‘Š | `build/reports/utilization_impl.rpt` |

### å…³é”®æŒ‡æ ‡é€ŸæŸ¥

| æŒ‡æ ‡ | ç›®æ ‡å€¼ | æ£€æŸ¥æ–¹æ³• |
|------|--------|---------|
| Verilog è¡Œæ•° | 3765 | `wc -l ../../../chisel/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv` |
| å·¥ä½œé¢‘ç‡ | 100 MHz | `grep "WNS" build/reports/timing_impl.rpt` |
| LUT ä½¿ç”¨ | ~50,000 (4%) | `grep "Slice LUTs" build/reports/utilization_impl.rpt` |
| BRAM ä½¿ç”¨ | ~20 (1%) | `grep "Block RAM" build/reports/utilization_impl.rpt` |
| å³°å€¼æ€§èƒ½ | 6.4 GOPS | è¿è¡Œæ€§èƒ½æµ‹è¯• |

### æ•…éšœæ’æŸ¥é€ŸæŸ¥

| é—®é¢˜ | å¿«é€Ÿæ£€æŸ¥ | è§£å†³æ–¹æ¡ˆ |
|------|---------|---------|
| Verilog æœªç”Ÿæˆ | `ls ../../../chisel/generated/` | `./run_fpga_flow.sh prepare` |
| ä»¿çœŸå¤±è´¥ | `ls ../../../chisel/test_run_dir/` | æŸ¥çœ‹æµ‹è¯•æ—¥å¿— |
| AWS CLI ç¼ºå¤± | `aws --version` | `pip install awscli` |
| æ—¶åºä¸æ”¶æ•› | `grep WNS build/reports/timing_impl.rpt` | é™ä½é¢‘ç‡æˆ–ä¼˜åŒ– |
| AFI åˆ›å»ºå¤±è´¥ | `cat build/afi_info.txt` | æŸ¥çœ‹ S3 æ—¥å¿— |

---

**ç‰ˆæœ¬**ï¼š1.0  
**æ›´æ–°æ—¶é—´**ï¼š2025å¹´11æœˆ16æ—¥  
**ç»´æŠ¤è€…**ï¼šredoop å›¢é˜Ÿ  
**æ–‡æ¡£çŠ¶æ€**ï¼šâœ… å·²å®Œæˆå¹¶æµ‹è¯•
