// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pad_for_conv2_HH_
#define _pad_for_conv2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pad_for_conv2 : public sc_module {
    // Port declarations 42
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > in_image_V_address0;
    sc_out< sc_logic > in_image_V_ce0;
    sc_in< sc_lv<25> > in_image_V_q0;
    sc_out< sc_lv<6> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<25> > out_image_0_V_d0;
    sc_out< sc_lv<6> > out_image_0_V_address1;
    sc_out< sc_logic > out_image_0_V_ce1;
    sc_out< sc_logic > out_image_0_V_we1;
    sc_out< sc_lv<25> > out_image_0_V_d1;
    sc_out< sc_lv<6> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<25> > out_image_1_V_d0;
    sc_out< sc_lv<6> > out_image_1_V_address1;
    sc_out< sc_logic > out_image_1_V_ce1;
    sc_out< sc_logic > out_image_1_V_we1;
    sc_out< sc_lv<25> > out_image_1_V_d1;
    sc_out< sc_lv<6> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<25> > out_image_2_V_d0;
    sc_out< sc_lv<6> > out_image_2_V_address1;
    sc_out< sc_logic > out_image_2_V_ce1;
    sc_out< sc_logic > out_image_2_V_we1;
    sc_out< sc_lv<25> > out_image_2_V_d1;
    sc_out< sc_lv<6> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<25> > out_image_3_V_d0;
    sc_out< sc_lv<6> > out_image_3_V_address1;
    sc_out< sc_logic > out_image_3_V_ce1;
    sc_out< sc_logic > out_image_3_V_we1;
    sc_out< sc_lv<25> > out_image_3_V_d1;


    // Module declarations
    pad_for_conv2(sc_module_name name);
    SC_HAS_PROCESS(pad_for_conv2);

    ~pad_for_conv2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > i_3_fu_282_p2;
    sc_signal< sc_lv<5> > i_3_reg_461;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > arrayNo3_cast_fu_308_p4;
    sc_signal< sc_lv<3> > arrayNo3_cast_reg_466;
    sc_signal< sc_lv<1> > tmp_fu_276_p2;
    sc_signal< sc_lv<6> > out_image_0_V_addr_2_reg_470;
    sc_signal< sc_lv<6> > out_image_3_V_addr_2_reg_475;
    sc_signal< sc_lv<4> > i_4_fu_362_p2;
    sc_signal< sc_lv<4> > i_4_reg_483;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > tmp_36_fu_396_p2;
    sc_signal< sc_lv<9> > tmp_36_reg_488;
    sc_signal< sc_lv<1> > tmp_16_fu_356_p2;
    sc_signal< sc_lv<2> > tmp_37_reg_493;
    sc_signal< sc_lv<2> > newIndex_trunc_fu_412_p2;
    sc_signal< sc_lv<2> > newIndex_trunc_reg_497;
    sc_signal< sc_lv<4> > j_4_fu_424_p2;
    sc_signal< sc_lv<4> > j_4_reg_505;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_18_fu_418_p2;
    sc_signal< sc_lv<6> > out_image_0_V_addr_3_reg_516;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<6> > out_image_1_V_addr_2_reg_521;
    sc_signal< sc_lv<6> > out_image_2_V_addr_2_reg_526;
    sc_signal< sc_lv<6> > out_image_3_V_addr_3_reg_531;
    sc_signal< sc_lv<25> > in_image_V_load_reg_536;
    sc_signal< sc_lv<5> > i_reg_243;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i_1_reg_254;
    sc_signal< sc_lv<4> > j_reg_265;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > tmp_s_fu_288_p1;
    sc_signal< sc_lv<64> > tmp_32_cast_fu_303_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_330_p1;
    sc_signal< sc_lv<64> > tmp_33_fu_344_p3;
    sc_signal< sc_lv<64> > tmp_44_cast_fu_439_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_450_p1;
    sc_signal< sc_lv<5> > tmp_29_fu_293_p2;
    sc_signal< sc_lv<6> > tmp_32_cast1_fu_299_p1;
    sc_signal< sc_lv<2> > tmp_8_fu_318_p1;
    sc_signal< sc_lv<6> > tmp_30_fu_322_p3;
    sc_signal< sc_lv<6> > tmp_32_fu_338_p2;
    sc_signal< sc_lv<8> > tmp_34_fu_372_p3;
    sc_signal< sc_lv<5> > tmp_35_fu_384_p3;
    sc_signal< sc_lv<9> > p_shl_cast_fu_380_p1;
    sc_signal< sc_lv<9> > p_shl1_cast_fu_392_p1;
    sc_signal< sc_lv<2> > tmp_9_fu_368_p1;
    sc_signal< sc_lv<9> > tmp_20_cast_fu_430_p1;
    sc_signal< sc_lv<9> > tmp_40_fu_434_p2;
    sc_signal< sc_lv<6> > tmp_38_fu_444_p3;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<58> ap_const_lv58_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo3_cast_fu_308_p4();
    void thread_i_3_fu_282_p2();
    void thread_i_4_fu_362_p2();
    void thread_in_image_V_address0();
    void thread_in_image_V_ce0();
    void thread_j_4_fu_424_p2();
    void thread_newIndex_trunc_fu_412_p2();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_address1();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_ce1();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_d1();
    void thread_out_image_0_V_we0();
    void thread_out_image_0_V_we1();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_address1();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_ce1();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_d1();
    void thread_out_image_1_V_we0();
    void thread_out_image_1_V_we1();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_address1();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_ce1();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_d1();
    void thread_out_image_2_V_we0();
    void thread_out_image_2_V_we1();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_address1();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_ce1();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_d1();
    void thread_out_image_3_V_we0();
    void thread_out_image_3_V_we1();
    void thread_p_shl1_cast_fu_392_p1();
    void thread_p_shl_cast_fu_380_p1();
    void thread_tmp_16_fu_356_p2();
    void thread_tmp_18_fu_418_p2();
    void thread_tmp_20_cast_fu_430_p1();
    void thread_tmp_29_fu_293_p2();
    void thread_tmp_30_fu_322_p3();
    void thread_tmp_31_fu_330_p1();
    void thread_tmp_32_cast1_fu_299_p1();
    void thread_tmp_32_cast_fu_303_p1();
    void thread_tmp_32_fu_338_p2();
    void thread_tmp_33_fu_344_p3();
    void thread_tmp_34_fu_372_p3();
    void thread_tmp_35_fu_384_p3();
    void thread_tmp_36_fu_396_p2();
    void thread_tmp_38_fu_444_p3();
    void thread_tmp_39_fu_450_p1();
    void thread_tmp_40_fu_434_p2();
    void thread_tmp_44_cast_fu_439_p1();
    void thread_tmp_8_fu_318_p1();
    void thread_tmp_9_fu_368_p1();
    void thread_tmp_fu_276_p2();
    void thread_tmp_s_fu_288_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
