#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 16:43:28 2022
# Process ID: 14353
# Current directory: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1
# Command line: vivado -log ComBlock_comblock_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ComBlock_comblock_0_0.tcl
# Log file: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1/ComBlock_comblock_0_0.vds
# Journal file: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1/vivado.jou
# Running On: hp6g4-inf-21.ictp.it, OS: Linux, CPU Frequency: 3853.363 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source ComBlock_comblock_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/smr3765/labs/lab_ComBlock/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top ComBlock_comblock_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14424
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/scratch/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.953 ; gain = 0.000 ; free physical = 1257 ; free virtual = 13173
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ComBlock_comblock_0_0' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_comblock_0_0/synth/ComBlock_comblock_0_0.vhd:140]
	Parameter REGS_IN_ENA bound to: 1 - type: bool 
	Parameter REGS_IN_DWIDTH bound to: 8 - type: integer 
	Parameter REGS_IN_DEPTH bound to: 2 - type: integer 
	Parameter REGS_OUT_ENA bound to: 1 - type: bool 
	Parameter REGS_OUT_DWIDTH bound to: 8 - type: integer 
	Parameter REGS_OUT_DEPTH bound to: 2 - type: integer 
	Parameter DRAM_IO_ENA bound to: 1 - type: bool 
	Parameter DRAM_IO_DWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_AWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_ENA bound to: 1 - type: bool 
	Parameter FIFO_IN_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_IN_AEOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_ENA bound to: 0 - type: bool 
	Parameter FIFO_OUT_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_OUT_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_OUT_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_AEOFFSET bound to: 1 - type: integer 
	Parameter C_AXIF_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXIF_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AXIF_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AXIF_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AXIF_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AXIF_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_comblock' declared at '/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:17' bound to instance 'U0' of component 'axi_comblock' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_comblock_0_0/synth/ComBlock_comblock_0_0.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_comblock' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
WARNING: [Synth 8-506] null port 'axif_awid' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:139]
WARNING: [Synth 8-506] null port 'axif_awuser' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:149]
WARNING: [Synth 8-506] null port 'axif_wuser' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:155]
WARNING: [Synth 8-506] null port 'axif_bid' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:158]
WARNING: [Synth 8-506] null port 'axif_buser' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:160]
WARNING: [Synth 8-506] null port 'axif_arid' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:163]
WARNING: [Synth 8-506] null port 'axif_aruser' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:173]
WARNING: [Synth 8-506] null port 'axif_rid' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:176]
WARNING: [Synth 8-506] null port 'axif_ruser' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:180]
INFO: [Synth 8-638] synthesizing module 'AXIL' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axil.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'AXIL' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axil.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'AXIF' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:173]
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:45]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:72]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:91]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:100]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:105]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:114]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:142]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:153]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:163]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:180]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:187]
INFO: [Synth 8-256] done synthesizing module 'AXIF' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axif.vhdl:173]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:256]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:266]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:272]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:275]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:277]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:280]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:290]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:293]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:297]
INFO: [Synth 8-638] synthesizing module 'ComBlock' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:125]
INFO: [Synth 8-638] synthesizing module 'tdpram' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'tdpram' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'FIFO' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/fifo.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'tdpram__parameterized0' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'tdpram__parameterized0' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'GraySync' [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/graysync.vhdl:29]
INFO: [Synth 8-256] done synthesizing module 'GraySync' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/graysync.vhdl:29]
INFO: [Synth 8-226] default block is never used [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/fifo.vhdl:120]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/fifo.vhdl:58]
WARNING: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:365]
INFO: [Synth 8-256] done synthesizing module 'ComBlock' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:125]
INFO: [Synth 8-256] done synthesizing module 'axi_comblock' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
INFO: [Synth 8-256] done synthesizing module 'ComBlock_comblock_0_0' (0#1) [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_comblock_0_0/synth/ComBlock_comblock_0_0.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element fifo_out_clear_reg was removed.  [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:360]
WARNING: [Synth 8-6014] Unused sequential element fifo_out_over_r_reg was removed.  [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:382]
WARNING: [Synth 8-3848] Net fifo_out_data_o in module/entity ComBlock does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:100]
WARNING: [Synth 8-3848] Net fifo_out_valid_o in module/entity ComBlock does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:101]
WARNING: [Synth 8-3848] Net fifo_out_empty_o in module/entity ComBlock does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:102]
WARNING: [Synth 8-3848] Net fifo_out_aempty_o in module/entity ComBlock does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:103]
WARNING: [Synth 8-3848] Net fifo_out_underflow_o in module/entity ComBlock does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ipshared/2cb9/hdl/comblock.vhdl:104]
WARNING: [Synth 8-3848] Net axif_buser in module/entity ComBlock_comblock_0_0 does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_comblock_0_0/synth/ComBlock_comblock_0_0.vhd:267]
WARNING: [Synth 8-3848] Net axif_ruser in module/entity ComBlock_comblock_0_0 does not have driver. [/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_comblock_0_0/synth/ComBlock_comblock_0_0.vhd:287]
WARNING: [Synth 8-7129] Port addr1_i[15] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr1_i[14] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr1_i[13] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr1_i[12] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr1_i[11] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr1_i[10] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[15] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[14] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[13] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[12] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[11] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2_i[10] in module tdpram is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_data_o[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_valid_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_empty_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_aempty_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_underflow_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_clk_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_clear_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_out_re_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[31] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[30] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[29] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[28] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[27] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[26] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[25] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[24] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[23] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[22] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[21] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[20] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[19] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[18] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[17] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[16] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWREGION[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARSIZE[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLOCK in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARCACHE[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[1] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARQOS[0] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[3] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[2] in module AXIF is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARREGION[1] in module AXIF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.953 ; gain = 0.000 ; free physical = 135 ; free virtual = 11779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.953 ; gain = 0.000 ; free physical = 167 ; free virtual = 11478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.953 ; gain = 0.000 ; free physical = 161 ; free virtual = 11472
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.953 ; gain = 0.000 ; free physical = 130 ; free virtual = 10474
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.984 ; gain = 0.000 ; free physical = 5061 ; free virtual = 13583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:01 . Memory (MB): peak = 2782.984 ; gain = 0.000 ; free physical = 5085 ; free virtual = 13622
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5291 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5291 ; free virtual = 13859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5293 ; free virtual = 13861
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "tdpram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "tdpram__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5204 ; free virtual = 13803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 22    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 20    
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design ComBlock_comblock_0_0 has port axif_rdata[16] driven by constant 0
INFO: [Synth 8-3971] The signal "ComBlock_comblock_0_0/U0/comblock_i/dram_g.dram_i/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5034 ; free virtual = 13659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ComBlock_comblock_0_0 | U0/comblock_i/dram_g.dram_i/ram_reg                | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|ComBlock_comblock_0_0 | U0/comblock_i/fifo_in_g.fifo_in_i/i_memory/ram_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 4256 ; free virtual = 12904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 4251 ; free virtual = 12899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ComBlock_comblock_0_0 | U0/comblock_i/dram_g.dram_i/ram_reg                | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|ComBlock_comblock_0_0 | U0/comblock_i/fifo_in_g.fifo_in_i/i_memory/ram_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/comblock_i/dram_g.dram_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/comblock_i/dram_g.dram_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/comblock_i/fifo_in_g.fifo_in_i/i_memory/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 4235 ; free virtual = 12883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3993 ; free virtual = 12803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3993 ; free virtual = 12803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3979 ; free virtual = 12790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3977 ; free virtual = 12788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3938 ; free virtual = 12757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3937 ; free virtual = 12757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |     4|
|3     |LUT2     |    71|
|4     |LUT3     |    26|
|5     |LUT4     |    56|
|6     |LUT5     |    70|
|7     |LUT6     |    50|
|8     |RAMB18E1 |     2|
|10    |FDRE     |   188|
|11    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3937 ; free virtual = 12757
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2782.984 ; gain = 0.000 ; free physical = 3981 ; free virtual = 12801
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 3980 ; free virtual = 12800
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.984 ; gain = 0.000 ; free physical = 3954 ; free virtual = 12775
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.984 ; gain = 0.000 ; free physical = 4770 ; free virtual = 13622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 57dbfe01
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2782.984 ; gain = 64.031 ; free physical = 5077 ; free virtual = 13927
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1/ComBlock_comblock_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ComBlock_comblock_0_0, cache-ID = fca54a4ab83f897e
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1/ComBlock_comblock_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ComBlock_comblock_0_0_utilization_synth.rpt -pb ComBlock_comblock_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 16:44:21 2022...
