Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: AddressGeneratorModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AddressGeneratorModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AddressGeneratorModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : AddressGeneratorModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Usman\VLSI-CEP\AddressGeneratorModule.v" into library work
Parsing module <AddressGeneratorModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <AddressGeneratorModule>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AddressGeneratorModule>.
    Related source file is "E:\Usman\VLSI-CEP\AddressGeneratorModule.v".
    Found 9-bit register for signal <readAddress>.
    Found 11-bit register for signal <writeAddress>.
    Found 12-bit adder for signal <n0025> created at line 41.
    Found 9-bit adder for signal <readAddress[8]_GND_1_o_add_13_OUT> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <AddressGeneratorModule> synthesized.

Synthesizing Unit <mod_12u_11u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_2_o_b[10]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_2_o_b[10]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_2_o_b[10]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_2_o_b[10]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_2_o_b[10]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_2_o_b[10]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_2_o_b[10]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <GND_2_o_b[10]_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <GND_2_o_b[10]_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <GND_2_o_b[10]_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <GND_2_o_b[10]_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[10]_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_2_o_add_25_OUT> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 145 Multiplexer(s).
Unit <mod_12u_11u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 12-bit adder                                          : 3
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 2
 11-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 13
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
# Multiplexers                                         : 145
 1-bit 2-to-1 multiplexer                              : 144
 11-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AddressGeneratorModule>.
The following registers are absorbed into counter <readAddress>: 1 register on signal <readAddress>.
Unit <AddressGeneratorModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 1
 12-bit adder                                          : 13
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 13
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
# Multiplexers                                         : 145
 1-bit 2-to-1 multiplexer                              : 144
 11-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AddressGeneratorModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AddressGeneratorModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AddressGeneratorModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 60
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 8
#      LUT2                        : 2
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT5                        : 7
#      LUT6                        : 15
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 20
#      FDR                         : 20
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  126800     0%  
 Number of Slice LUTs:                   41  out of  63400     0%  
    Number used as Logic:                41  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     41
   Number with an unused Flip Flop:      21  out of     41    51%  
   Number with an unused LUT:             0  out of     41     0%  
   Number of fully used LUT-FF pairs:    20  out of     41    48%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
readClk                            | BUFGP                  | 9     |
writeClk                           | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.300ns (Maximum Frequency: 434.802MHz)
   Minimum input arrival time before clock: 0.676ns
   Maximum output required time after clock: 0.705ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'readClk'
  Clock period: 1.650ns (frequency: 606.244MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               1.650ns (Levels of Logic = 10)
  Source:            readAddress_0 (FF)
  Destination:       readAddress_8 (FF)
  Source Clock:      readClk rising
  Destination Clock: readClk rising

  Data Path: readAddress_0 to readAddress_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  readAddress_0 (readAddress_0)
     INV:I->O              1   0.113   0.000  Mcount_readAddress_lut<0>_INV_0 (Mcount_readAddress_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcount_readAddress_cy<0> (Mcount_readAddress_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<1> (Mcount_readAddress_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<2> (Mcount_readAddress_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<3> (Mcount_readAddress_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<4> (Mcount_readAddress_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<5> (Mcount_readAddress_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_readAddress_cy<6> (Mcount_readAddress_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_readAddress_cy<7> (Mcount_readAddress_cy<7>)
     XORCY:CI->O           1   0.370   0.000  Mcount_readAddress_xor<8> (Result<8>)
     FDR:D                     0.008          readAddress_8
    ----------------------------------------
    Total                      1.650ns (1.366ns logic, 0.283ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'writeClk'
  Clock period: 2.300ns (frequency: 434.802MHz)
  Total number of paths / destination ports: 320 / 11
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 3)
  Source:            writeAddress_1 (FF)
  Destination:       writeAddress_7 (FF)
  Source Clock:      writeClk rising
  Destination Clock: writeClk rising

  Data Path: writeAddress_1 to writeAddress_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.361   0.749  writeAddress_1 (writeAddress_1)
     LUT6:I0->O            1   0.097   0.379  writeAddress_7_glue_set_SW0_G (N42)
     LUT3:I1->O            1   0.097   0.511  writeAddress_7_glue_set_SW01 (N10)
     LUT6:I3->O            1   0.097   0.000  writeAddress_7_glue_set (writeAddress_7_glue_set)
     FDR:D                     0.008          writeAddress_7
    ----------------------------------------
    Total                      2.300ns (0.660ns logic, 1.640ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'readClk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.666ns (Levels of Logic = 1)
  Source:            resetRd (PAD)
  Destination:       readAddress_0 (FF)
  Destination Clock: readClk rising

  Data Path: resetRd to readAddress_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.316  resetRd_IBUF (resetRd_IBUF)
     FDR:R                     0.349          readAddress_0
    ----------------------------------------
    Total                      0.666ns (0.350ns logic, 0.316ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'writeClk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.676ns (Levels of Logic = 1)
  Source:            resetWr (PAD)
  Destination:       writeAddress_0 (FF)
  Destination Clock: writeClk rising

  Data Path: resetWr to writeAddress_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.325  resetWr_IBUF (resetWr_IBUF)
     FDR:R                     0.349          writeAddress_0
    ----------------------------------------
    Total                      0.676ns (0.350ns logic, 0.325ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'writeClk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            writeAddress_3 (FF)
  Destination:       writeAddress<3> (PAD)
  Source Clock:      writeClk rising

  Data Path: writeAddress_3 to writeAddress<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.361   0.344  writeAddress_3 (writeAddress_3)
     OBUF:I->O                 0.000          writeAddress_3_OBUF (writeAddress<3>)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'readClk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            readAddress_8 (FF)
  Destination:       readAddress<8> (PAD)
  Source Clock:      readClk rising

  Data Path: readAddress_8 to readAddress<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  readAddress_8 (readAddress_8)
     OBUF:I->O                 0.000          readAddress_8_OBUF (readAddress<8>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock readClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
readClk        |    1.650|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock writeClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
writeClk       |    2.300|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.91 secs
 
--> 

Total memory usage is 432080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

