Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Apr 28 13:40:39 2020
| Host         : CELSIUS running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
| Design       : design_2_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 35898 |     0 |    274080 | 13.10 |
|   LUT as Logic             | 33075 |     0 |    274080 | 12.07 |
|   LUT as Memory            |  2823 |     0 |    144000 |  1.96 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  2791 |     0 |           |       |
| CLB Registers              | 38433 |     0 |    548160 |  7.01 |
|   Register as Flip Flop    | 38431 |     0 |    548160 |  7.01 |
|   Register as Latch        |     2 |     0 |    548160 | <0.01 |
| CARRY8                     |   433 |     0 |     34260 |  1.26 |
| F7 Muxes                   |   608 |     0 |    137040 |  0.44 |
| F8 Muxes                   |   254 |     0 |     68520 |  0.37 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 185   |          Yes |           - |        Reset |
| 195   |          Yes |         Set |            - |
| 38013 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  6817 |     0 |     34260 | 19.90 |
|   CLBL                                    |  3268 |     0 |           |       |
|   CLBM                                    |  3549 |     0 |           |       |
| LUT as Logic                              | 33075 |     0 |    274080 | 12.07 |
|   using O5 output only                    |   234 |       |           |       |
|   using O6 output only                    | 24252 |       |           |       |
|   using O5 and O6                         |  8589 |       |           |       |
| LUT as Memory                             |  2823 |     0 |    144000 |  1.96 |
|   LUT as Distributed RAM                  |    32 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
|   LUT as Shift Register                   |  2791 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   267 |       |           |       |
|     using O5 and O6                       |  2524 |       |           |       |
| LUT Flip Flop Pairs                       | 23514 |     0 |    274080 |  8.58 |
|   fully used LUT-FF pairs                 |  1884 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 21477 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 20025 |       |           |       |
| Unique Control Sets                       |   669 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 59.5 |     0 |       912 |  6.52 |
|   RAMB36/FIFO*    |   57 |     0 |       912 |  6.25 |
|     RAMB36E2 only |   57 |       |           |       |
|   RAMB18          |    5 |     0 |      1824 |  0.27 |
|     RAMB18E2 only |    5 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       404 |  1.73 |
|   BUFGCE             |    6 |     0 |       116 |  5.17 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 38013 |            Register |
| LUT6     | 20638 |                 CLB |
| LUT3     | 14502 |                 CLB |
| SRL16E   |  3562 |                 CLB |
| LUT4     |  3353 |                 CLB |
| LUT5     |  1983 |                 CLB |
| SRLC32E  |  1747 |                 CLB |
| LUT2     |   920 |                 CLB |
| MUXF7    |   608 |                 CLB |
| CARRY8   |   433 |                 CLB |
| LUT1     |   268 |                 CLB |
| MUXF8    |   254 |                 CLB |
| FDSE     |   195 |            Register |
| FDCE     |   183 |            Register |
| RAMB36E2 |    57 |           Block Ram |
| RAMD32   |    56 |                 CLB |
| FDPE     |    40 |            Register |
| RAMS32   |     8 |                 CLB |
| SRLC16E  |     6 |                 CLB |
| BUFGCE   |     6 |               Clock |
| RAMB18E2 |     5 |           Block Ram |
| LDCE     |     2 |            Register |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| u_ila_0_CV                   |    1 |
| design_2_zynq_ultra_ps_e_0_0 |    1 |
| design_2_rst_ps8_0_99M_0     |    1 |
| design_2_ila_0_1             |    1 |
| design_2_ila_0_0             |    1 |
| design_2_blk_mem_gen_0_0     |    1 |
| design_2_axi_bram_ctrl_0_0   |    1 |
| design_2_MemorEDF_0_0        |    1 |
| dbg_hub_CV                   |    1 |
+------------------------------+------+


