{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575508124354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575508124355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 20:08:44 2019 " "Processing started: Wed Dec  4 20:08:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575508124355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508124355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508124356 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575508124405 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575508124405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575508124510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575508124510 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cic.qsys " "Elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508129019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Loading isc_micarray/cic.qsys " "2019.12.04.20:08:50 Progress: Loading isc_micarray/cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Reading input file " "2019.12.04.20:08:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\] " "2019.12.04.20:08:50 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Parameterizing module cic_ii_0 " "2019.12.04.20:08:50 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Building connections " "2019.12.04.20:08:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Parameterizing connections " "2019.12.04.20:08:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:50 Progress: Validating " "2019.12.04.20:08:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508130947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.04.20:08:51 Progress: Done reading input file " "2019.12.04.20:08:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508131259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Generating cic \"cic\" for QUARTUS_SYNTH " "Cic: Generating cic \"cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508131808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508131897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Done \"cic\" with 2 modules, 30 files " "Cic: Done \"cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508131898 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cic.qsys " "Finished elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508132556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrator " "Found entity 1: integrator" {  } { { "cic_core/integrator.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/downsampler.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "cic_core/downsampler.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "cic_core/comb.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_package (SystemVerilog) " "Found design unit 1: cic_package (SystemVerilog)" {  } { { "cic_core/cic_package.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_i " "Found entity 1: cic_i" {  } { { "cic_core/cic_i.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_d " "Found entity 1: cic_d" {  } { { "cic_core/cic_d.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file beamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamformer " "Found entity 1: beamformer" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/cic/submodules/alt_cic_dec_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/cic/submodules/alt_cic_int_simo.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508132982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508132982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/cic/submodules/alt_cic_int_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133522 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133607 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133691 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133776 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133858 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133942 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508133942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508133942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134028 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134110 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134110 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134197 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134198 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134199 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134200 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134200 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134281 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/cic/submodules/counter_module.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/cic/submodules/hyper_pipeline_interface.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_vert beamformer.v(76) " "Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for \"raw_idx_vert\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_hori beamformer.v(77) " "Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for \"raw_idx_hori\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575508134595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_in_error pdm_to_pcm.v(76) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(76): object \"cic_in_error\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_in_valid pdm_to_pcm.v(77) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(77): object \"cic_in_valid\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_out_ready pdm_to_pcm.v(78) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(78): object \"cic_out_ready\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_channel_counter pdm_to_pcm.v(92) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(92): object \"cic_channel_counter\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(172) " "Verilog HDL assignment warning at pdm_to_pcm.v(172): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(198) " "Verilog HDL assignment warning at pdm_to_pcm.v(198): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 15 pdm_to_pcm.v(254) " "Verilog HDL assignment warning at pdm_to_pcm.v(254): truncated value with size 19 to match size of target (15)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508134597 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575508134795 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575508134795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cvi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cvi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cvi1 " "Found entity 1: dcfifo_cvi1" {  } { { "db/dcfifo_cvi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cvi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated " "Elaborating entity \"dcfifo_cvi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h26 " "Found entity 1: a_graycounter_h26" {  } { { "db/a_graycounter_h26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_h26:rdptr_g1p " "Elaborating entity \"a_graycounter_h26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_h26:rdptr_g1p\"" {  } { { "db/dcfifo_cvi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dgb " "Found entity 1: a_graycounter_dgb" {  } { { "db/a_graycounter_dgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p " "Elaborating entity \"a_graycounter_dgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p\"" {  } { { "db/dcfifo_cvi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ji51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ji51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ji51 " "Found entity 1: altsyncram_ji51" {  } { { "db/altsyncram_ji51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ji51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|altsyncram_ji51:fifo_ram " "Elaborating entity \"altsyncram_ji51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|altsyncram_ji51:fifo_ram\"" {  } { { "db/dcfifo_cvi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_r9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_r9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_r9l " "Found entity 1: alt_synch_pipe_r9l" {  } { { "db/alt_synch_pipe_r9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_r9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_r9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\"" {  } { { "db/dcfifo_cvi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cv8 " "Found entity 1: dffpipe_cv8" {  } { { "db/dffpipe_cv8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_cv8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cv8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\|dffpipe_cv8:dffpipe6 " "Elaborating entity \"dffpipe_cv8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\|dffpipe_cv8:dffpipe6\"" {  } { { "db/alt_synch_pipe_r9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_s9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_s9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_s9l " "Found entity 1: alt_synch_pipe_s9l" {  } { { "db/alt_synch_pipe_s9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_s9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_s9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\"" {  } { { "db/dcfifo_cvi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dv8 " "Found entity 1: dffpipe_dv8" {  } { { "db/dffpipe_dv8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_dv8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dv8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\|dffpipe_dv8:dffpipe9 " "Elaborating entity \"dffpipe_dv8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\|dffpipe_dv8:dffpipe9\"" {  } { { "db/alt_synch_pipe_s9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575508134949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508134949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_cvi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_d cic_d:module_gen\[0\].cic_filter_i " "Elaborating entity \"cic_d\" for hierarchy \"cic_d:module_gen\[0\].cic_filter_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].cic_filter_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 cic_package.sv(90) " "Verilog HDL assignment warning at cic_package.sv(90): truncated value with size 64 to match size of target (32)" {  } { { "cic_core/cic_package.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508134952 "|pdm_to_pcm|cic_d:cic_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrator cic_d:module_gen\[0\].cic_filter_i\|integrator:int_stage\[0\].int_inst " "Elaborating entity \"integrator\" for hierarchy \"cic_d:module_gen\[0\].cic_filter_i\|integrator:int_stage\[0\].int_inst\"" {  } { { "cic_core/cic_d.sv" "int_stage\[0\].int_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsampler cic_d:module_gen\[0\].cic_filter_i\|downsampler:u1 " "Elaborating entity \"downsampler\" for hierarchy \"cic_d:module_gen\[0\].cic_filter_i\|downsampler:u1\"" {  } { { "cic_core/cic_d.sv" "u1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 downsampler.sv(23) " "Verilog HDL assignment warning at downsampler.sv(23): truncated value with size 32 to match size of target (7)" {  } { { "cic_core/downsampler.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508134954 "|pdm_to_pcm|cic_d:cic_filter|downsampler:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb cic_d:module_gen\[0\].cic_filter_i\|comb:comb_stage\[0\].comb_inst " "Elaborating entity \"comb\" for hierarchy \"cic_d:module_gen\[0\].cic_filter_i\|comb:comb_stage\[0\].comb_inst\"" {  } { { "cic_core/cic_d.sv" "comb_stage\[0\].comb_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508134954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508136224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.v(45) " "Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575508136225 "|pdm_to_pcm|spi_slave:spislv"}
{ "Warning" "WSGN_OCP_OFF" "it has been explicitly disabled for this design " "Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design" {  } {  } 0 12193 "Intel FPGA IP Evaluation Mode feature will not be used - %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508137144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575508137591 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575508138374 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575508138375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575508138606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575508138606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575508138787 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575508138787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2483 " "Implemented 2483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575508138787 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575508138787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2332 " "Implemented 2332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575508138787 ""} { "Info" "ICUT_CUT_TM_RAMS" "135 " "Implemented 135 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575508138787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575508138787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1113 " "Peak virtual memory: 1113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575508138803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 20:08:58 2019 " "Processing ended: Wed Dec  4 20:08:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575508138803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575508138803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575508138803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508138803 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 19 s " "Quartus Prime Flow was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575508138915 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575508139385 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575508139385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575508139396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575508139396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 20:08:59 2019 " "Processing started: Wed Dec  4 20:08:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575508139396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575508139396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575508139396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575508139417 ""}
{ "Info" "0" "" "Project  = pdm_to_pcm" {  } {  } 0 0 "Project  = pdm_to_pcm" 0 0 "Fitter" 0 0 1575508139417 ""}
{ "Info" "0" "" "Revision = pdm_to_pcm" {  } {  } 0 0 "Revision = pdm_to_pcm" 0 0 "Fitter" 0 0 1575508139417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575508139493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575508139493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdm_to_pcm 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pdm_to_pcm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575508139515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575508139550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575508139550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575508139659 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575508139663 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1575508139729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575508139731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575508139731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575508139731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575508139731 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575508139731 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575508139738 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575508139738 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575508139738 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575508139738 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575508139738 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575508139738 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575508139739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575508139781 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cvi1 " "Entity dcfifo_cvi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dv8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dv8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575508140353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cv8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cv8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575508140353 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575508140353 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575508140353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575508140368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575508140369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575508140391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575508140391 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575508140392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575508140664 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575508140664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pdm_clk_gen  " "Automatically promoted node pdm_clk_gen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575508140664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk_gen~0 " "Destination node pdm_clk_gen~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575508140664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk~output " "Destination node pdm_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575508140664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575508140664 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575508140664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_wrclk  " "Automatically promoted node fifo_wrclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575508140664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accum_clk~output " "Destination node accum_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 7809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575508140664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575508140664 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575508140664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_rdclk  " "Automatically promoted node fifo_rdclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575508140664 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575508140664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575508141083 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575508141088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575508141088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575508141094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575508141102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575508141110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575508141110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575508141114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575508141235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575508141239 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575508141239 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575508141342 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575508141347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575508141846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575508142225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575508142250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575508145123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575508145123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575508145706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575508147018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575508147018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575508149392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575508149392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575508149394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575508149595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575508149622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575508150093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575508150095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575508150706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575508151314 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVCMOS 48 " "Pin mosi uses I/O standard 3.3-V LVCMOS at 48" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { mosi } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ssel 3.3-V LVCMOS 29 " "Pin ssel uses I/O standard 3.3-V LVCMOS at 29" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ssel } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ssel" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sck 3.3-V LVCMOS 57 " "Pin sck uses I/O standard 3.3-V LVCMOS at 57" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { sck } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sck" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[2\] 3.3-V LVCMOS 102 " "Pin pdm\[2\] uses I/O standard 3.3-V LVCMOS at 102" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[2] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[2\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[1\] 3.3-V LVCMOS 112 " "Pin pdm\[1\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[1] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[1\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[0\] 3.3-V LVCMOS 118 " "Pin pdm\[0\] uses I/O standard 3.3-V LVCMOS at 118" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[0] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[0\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[3\] 3.3-V LVCMOS 100 " "Pin pdm\[3\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[3] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[3\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[6\] 3.3-V LVCMOS 96 " "Pin pdm\[6\] uses I/O standard 3.3-V LVCMOS at 96" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[6] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[6\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[5\] 3.3-V LVCMOS 92 " "Pin pdm\[5\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[5] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[5\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[4\] 3.3-V LVCMOS 98 " "Pin pdm\[4\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[4] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[4\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[7\] 3.3-V LVCMOS 91 " "Pin pdm\[7\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[7] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[7\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[8\] 3.3-V LVCMOS 90 " "Pin pdm\[8\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[8] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[8\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575508151457 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575508151457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg " "Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575508151599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1930 " "Peak virtual memory: 1930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575508152081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 20:09:12 2019 " "Processing ended: Wed Dec  4 20:09:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575508152081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575508152081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575508152081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575508152081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus Prime Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575508152183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575508152733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575508152733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 20:09:12 2019 " "Processing started: Wed Dec  4 20:09:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575508152733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575508152733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575508152733 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575508152778 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1575508152778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575508152891 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575508153221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575508153234 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/isc_micarray/cic.sopcinfo " "The file, /home/tejas/intelFPGA_lite/19.1/quartus/linux64/isc_micarray/cic.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1575508153241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575508153428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 20:09:13 2019 " "Processing ended: Wed Dec  4 20:09:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575508153428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575508153428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575508153428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575508153428 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 29 s " "Quartus Prime Flow was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575508153553 ""}
