<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.36.0 (20140111.2315)
 -->
<!-- Title: G Pages: 1 -->
<svg width="743pt" height="642pt"
 viewBox="0.00 0.00 743.00 642.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 638)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-638 739,-638 739,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 715,-8 715,-8 721,-8 727,-14 727,-20 727,-20 727,-614 727,-614 727,-620 721,-626 715,-626 715,-626 20,-626 20,-626 14,-626 8,-620 8,-614 8,-614 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="367.5" y="-610.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="367.5" y="-595.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 707,-16 707,-16 713,-16 719,-22 719,-28 719,-28 719,-568 719,-568 719,-574 713,-580 707,-580 707,-580 28,-580 28,-580 22,-580 16,-574 16,-568 16,-568 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="367.5" y="-564.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="367.5" y="-549.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M374,-356C374,-356 498,-356 498,-356 504,-356 510,-362 510,-368 510,-368 510,-436 510,-436 510,-442 504,-448 498,-448 498,-448 374,-448 374,-448 368,-448 362,-442 362,-436 362,-436 362,-368 362,-368 362,-362 368,-356 374,-356"/>
<text text-anchor="middle" x="436" y="-432.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="436" y="-417.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-164C36,-164 149,-164 149,-164 155,-164 161,-170 161,-176 161,-176 161,-244 161,-244 161,-250 155,-256 149,-256 149,-256 36,-256 36,-256 30,-256 24,-250 24,-244 24,-244 24,-176 24,-176 24,-170 30,-164 36,-164"/>
<text text-anchor="middle" x="92.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M193,-24C193,-24 697,-24 697,-24 703,-24 709,-30 709,-36 709,-36 709,-336 709,-336 709,-342 703,-348 697,-348 697,-348 193,-348 193,-348 187,-348 181,-342 181,-336 181,-336 181,-36 181,-36 181,-30 187,-24 193,-24"/>
<text text-anchor="middle" x="445" y="-332.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="445" y="-317.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust16"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M201,-32C201,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-112 381,-112 381,-118 375,-124 369,-124 369,-124 201,-124 201,-124 195,-124 189,-118 189,-112 189,-112 189,-44 189,-44 189,-38 195,-32 201,-32"/>
<text text-anchor="middle" x="285" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="285" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust20"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M568,-156C568,-156 689,-156 689,-156 695,-156 701,-162 701,-168 701,-168 701,-290 701,-290 701,-296 695,-302 689,-302 689,-302 568,-302 568,-302 562,-302 556,-296 556,-290 556,-290 556,-168 556,-168 556,-162 562,-156 568,-156"/>
<text text-anchor="middle" x="628.5" y="-286.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="628.5" y="-271.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M576,-164C576,-164 681,-164 681,-164 687,-164 693,-170 693,-176 693,-176 693,-244 693,-244 693,-250 687,-256 681,-256 681,-256 576,-256 576,-256 570,-256 564,-250 564,-244 564,-244 564,-176 564,-176 564,-170 570,-164 576,-164"/>
<text text-anchor="middle" x="628.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="628.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust26"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M415,-156C415,-156 536,-156 536,-156 542,-156 548,-162 548,-168 548,-168 548,-290 548,-290 548,-296 542,-302 536,-302 536,-302 415,-302 415,-302 409,-302 403,-296 403,-290 403,-290 403,-168 403,-168 403,-162 409,-156 415,-156"/>
<text text-anchor="middle" x="475.5" y="-286.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="475.5" y="-271.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M423,-164C423,-164 528,-164 528,-164 534,-164 540,-170 540,-176 540,-176 540,-244 540,-244 540,-250 534,-256 528,-256 528,-256 423,-256 423,-256 417,-256 411,-250 411,-244 411,-244 411,-176 411,-176 411,-170 417,-164 423,-164"/>
<text text-anchor="middle" x="475.5" y="-240.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="475.5" y="-225.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M461,-32C461,-32 629,-32 629,-32 635,-32 641,-38 641,-44 641,-44 641,-112 641,-112 641,-118 635,-124 629,-124 629,-124 461,-124 461,-124 455,-124 449,-118 449,-112 449,-112 449,-44 449,-44 449,-38 455,-32 461,-32"/>
<text text-anchor="middle" x="545" y="-108.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="545" y="-93.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M439.5,-497C439.5,-497 510.5,-497 510.5,-497 516.5,-497 522.5,-503 522.5,-509 522.5,-509 522.5,-521 522.5,-521 522.5,-527 516.5,-533 510.5,-533 510.5,-533 439.5,-533 439.5,-533 433.5,-533 427.5,-527 427.5,-521 427.5,-521 427.5,-509 427.5,-509 427.5,-503 433.5,-497 439.5,-497"/>
<text text-anchor="middle" x="475" y="-511.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M460,-365C460,-365 490,-365 490,-365 496,-365 502,-371 502,-377 502,-377 502,-389 502,-389 502,-395 496,-401 490,-401 490,-401 460,-401 460,-401 454,-401 448,-395 448,-389 448,-389 448,-377 448,-377 448,-371 454,-365 460,-365"/>
<text text-anchor="middle" x="475" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M475,-496.737C475,-474.981 475,-437.322 475,-411.564"/>
<polygon fill="black" stroke="black" points="478.5,-411.334 475,-401.334 471.5,-411.334 478.5,-411.334"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M382,-365C382,-365 418,-365 418,-365 424,-365 430,-371 430,-377 430,-377 430,-389 430,-389 430,-395 424,-401 418,-401 418,-401 382,-401 382,-401 376,-401 370,-395 370,-389 370,-389 370,-377 370,-377 370,-371 376,-365 382,-365"/>
<text text-anchor="middle" x="400" y="-379.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M109,-173C109,-173 139,-173 139,-173 145,-173 151,-179 151,-185 151,-185 151,-197 151,-197 151,-203 145,-209 139,-209 139,-209 109,-209 109,-209 103,-209 97,-203 97,-197 97,-197 97,-185 97,-185 97,-179 103,-173 109,-173"/>
<text text-anchor="middle" x="124" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M369.7,-381.649C313.175,-380.363 194.677,-374.491 165,-348 128.461,-315.383 122.712,-254.515 122.736,-219.225"/>
<polygon fill="black" stroke="black" points="126.237,-219.21 122.902,-209.154 119.238,-219.095 126.237,-219.21"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M209,-41C209,-41 269,-41 269,-41 275,-41 281,-47 281,-53 281,-53 281,-65 281,-65 281,-71 275,-77 269,-77 269,-77 209,-77 209,-77 203,-77 197,-71 197,-65 197,-65 197,-53 197,-53 197,-47 203,-41 209,-41"/>
<text text-anchor="middle" x="239" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M446.254,-359.544C443.562,-358.146 440.793,-356.931 438,-356 424.237,-351.415 187.1,-358.414 177,-348 162.148,-332.686 170.967,-176.462 177,-156 186.034,-125.361 208.227,-95.29 223.455,-77.1909"/>
<polygon fill="black" stroke="black" points="444.662,-362.671 455.031,-364.845 448.281,-356.679 444.662,-362.671"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node9" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M584,-173C584,-173 614,-173 614,-173 620,-173 626,-179 626,-185 626,-185 626,-197 626,-197 626,-203 620,-209 614,-209 614,-209 584,-209 584,-209 578,-209 572,-203 572,-197 572,-197 572,-185 572,-185 572,-179 578,-173 584,-173"/>
<text text-anchor="middle" x="599" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M511.601,-370.262C523.249,-365.013 535.342,-357.753 544,-348 580.412,-306.98 593.107,-240.331 597.206,-209.131"/>
<polygon fill="black" stroke="black" points="509.923,-367.168 502.007,-374.21 512.587,-373.642 509.923,-367.168"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node10" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M460,-173C460,-173 490,-173 490,-173 496,-173 502,-179 502,-185 502,-185 502,-197 502,-197 502,-203 496,-209 490,-209 490,-209 460,-209 460,-209 454,-209 448,-203 448,-197 448,-197 448,-185 448,-185 448,-179 454,-173 460,-173"/>
<text text-anchor="middle" x="475" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M475,-354.742C475,-314.925 475,-242.015 475,-209.021"/>
<polygon fill="black" stroke="black" points="471.5,-354.804 475,-364.804 478.5,-354.804 471.5,-354.804"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M561,-41C561,-41 621,-41 621,-41 627,-41 633,-47 633,-53 633,-53 633,-65 633,-65 633,-71 627,-77 621,-77 621,-77 561,-77 561,-77 555,-77 549,-71 549,-65 549,-65 549,-53 549,-53 549,-47 555,-41 561,-41"/>
<text text-anchor="middle" x="591" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M512.217,-381.904C569.12,-380.877 673.628,-375.224 697,-348 752.585,-283.254 731.595,-234.006 697,-156 681.599,-121.275 646.745,-93.7664 621.191,-77.2523"/>
<polygon fill="black" stroke="black" points="512.126,-378.405 502.177,-382.046 512.225,-385.404 512.126,-378.405"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M201.5,-173C201.5,-173 268.5,-173 268.5,-173 274.5,-173 280.5,-179 280.5,-185 280.5,-185 280.5,-197 280.5,-197 280.5,-203 274.5,-209 268.5,-209 268.5,-209 201.5,-209 201.5,-209 195.5,-209 189.5,-203 189.5,-197 189.5,-197 189.5,-185 189.5,-185 189.5,-179 195.5,-173 201.5,-173"/>
<text text-anchor="middle" x="235" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M310.5,-41C310.5,-41 361.5,-41 361.5,-41 367.5,-41 373.5,-47 373.5,-53 373.5,-53 373.5,-65 373.5,-65 373.5,-71 367.5,-77 361.5,-77 361.5,-77 310.5,-77 310.5,-77 304.5,-77 298.5,-71 298.5,-65 298.5,-65 298.5,-53 298.5,-53 298.5,-47 304.5,-41 310.5,-41"/>
<text text-anchor="middle" x="336" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M249.462,-172.829C260.483,-159.624 275.936,-140.847 289,-124 298.789,-111.377 309.345,-97.0686 317.969,-85.1872"/>
<polygon fill="black" stroke="black" points="320.848,-87.1786 323.868,-77.0233 315.174,-83.0786 320.848,-87.1786"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M311,-173C311,-173 383,-173 383,-173 389,-173 395,-179 395,-185 395,-185 395,-197 395,-197 395,-203 389,-209 383,-209 383,-209 311,-209 311,-209 305,-209 299,-203 299,-197 299,-197 299,-185 299,-185 299,-179 305,-173 311,-173"/>
<text text-anchor="middle" x="347" y="-187.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M468.5,-41C468.5,-41 519.5,-41 519.5,-41 525.5,-41 531.5,-47 531.5,-53 531.5,-53 531.5,-65 531.5,-65 531.5,-71 525.5,-77 519.5,-77 519.5,-77 468.5,-77 468.5,-77 462.5,-77 456.5,-71 456.5,-65 456.5,-65 456.5,-53 456.5,-53 456.5,-47 462.5,-41 468.5,-41"/>
<text text-anchor="middle" x="494" y="-55.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M366.52,-172.737C392.22,-150.009 437.543,-109.928 466.649,-84.1879"/>
<polygon fill="black" stroke="black" points="469.226,-86.5809 474.399,-77.3344 464.589,-81.3372 469.226,-86.5809"/>
</g>
</g>
</svg>
