Analysis & Synthesis report for lab6
Mon Apr 03 16:24:32 2017
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab6|riscv:processor|bitops_unit:bitops_unit_block|PS
 12. State Machine - |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|PS
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 22. Source assignments for auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Source assignments for byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0|altsyncram_ns32:auto_generated
 27. Source assignments for riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated
 28. Source assignments for riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0|altsyncram_pql1:auto_generated
 29. Parameter Settings for User Entity Instance: auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo
 30. Parameter Settings for User Entity Instance: auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo
 31. Parameter Settings for User Entity Instance: riscv:processor|branch_table:bt_block
 32. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:input_fifo
 33. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:load_attributes
 34. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:wb_fifo
 35. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo
 36. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo
 37. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0
 38. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0
 39. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:rnw0
 40. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0
 41. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0
 42. Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo
 43. Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block
 44. Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|fifo_interface:wb_fifo
 45. Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|mul:multiplier
 46. Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo
 47. Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|fifo_interface:input_fifo
 48. Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|fifo_interface:wb_fifo
 49. Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo
 50. Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|quickdiv:div
 51. Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo
 52. Parameter Settings for User Entity Instance: byte_en_BRAM:inst_data_ram
 53. Parameter Settings for User Entity Instance: byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block
 54. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 55. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Parameter Settings for Inferred Entity Instance: byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0
 59. Parameter Settings for Inferred Entity Instance: riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0
 60. Parameter Settings for Inferred Entity Instance: riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0
 61. Parameter Settings for Inferred Entity Instance: riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0
 62. scfifo Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 66. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 67. Port Connectivity Checks: "riscv:processor|csr_unit:csr_unit_block"
 68. Port Connectivity Checks: "riscv:processor|load_store_unit:load_store_unit_block"
 69. Port Connectivity Checks: "riscv:processor|fetch:fetch_block"
 70. Port Connectivity Checks: "riscv:processor"
 71. Port Connectivity Checks: "auto_gen_jtag_uart_0:jtag_uart_0"
 72. SignalTap II Logic Analyzer Settings
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Connections to In-System Debugging Instance "auto_signaltap_0"
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 03 16:24:32 2017       ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; lab6                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,881                                      ;
;     Total combinational functions  ; 7,663                                       ;
;     Dedicated logic registers      ; 7,390                                       ;
; Total registers                    ; 7390                                        ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 903,168                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab6               ; lab6               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; hw/auto_gen/synthesis/submodules/altera_reset_controller.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/bgolamco/Desktop/lab6/hw/auto_gen/synthesis/submodules/altera_reset_controller.v         ; auto_gen    ;
; hw/auto_gen/synthesis/submodules/altera_reset_synchronizer.v       ; yes             ; User Verilog HDL File                                 ; C:/Users/bgolamco/Desktop/lab6/hw/auto_gen/synthesis/submodules/altera_reset_synchronizer.v       ; auto_gen    ;
; hw/auto_gen/synthesis/submodules/auto_gen_jtag_uart_0.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/bgolamco/Desktop/lab6/hw/auto_gen/synthesis/submodules/auto_gen_jtag_uart_0.v            ; auto_gen    ;
; hw/auto_gen/synthesis/submodules/auto_gen_altpll_0.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/bgolamco/Desktop/lab6/hw/auto_gen/synthesis/submodules/auto_gen_altpll_0.v               ; auto_gen    ;
; hw/xilinx_byte_enable_ram.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/xilinx_byte_enable_ram.sv                                       ;             ;
; hw/write_back.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/write_back.sv                                                   ;             ;
; hw/riscv_types.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/riscv_types.sv                                                  ;             ;
; hw/riscv_config.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/riscv_config.sv                                                 ;             ;
; hw/riscv.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/riscv.sv                                                        ;             ;
; hw/register_file.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/register_file.sv                                                ;             ;
; hw/quickdiv.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/quickdiv.sv                                                     ;             ;
; hw/normdiv.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/normdiv.sv                                                      ;             ;
; hw/non_muxed_on_output_buffer.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/non_muxed_on_output_buffer.sv                                   ;             ;
; hw/non_muxed_on_input_buffer.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/non_muxed_on_input_buffer.sv                                    ;             ;
; hw/mul_unit.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/mul_unit.sv                                                     ;             ;
; hw/mul.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/mul.sv                                                          ;             ;
; hw/msb.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/msb.sv                                                          ;             ;
; hw/load_store_unit.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/load_store_unit.sv                                              ;             ;
; hw/lab6.sv                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/lab6.sv                                                         ;             ;
; hw/interfaces.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/interfaces.sv                                                   ;             ;
; hw/instruction_queue.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/instruction_queue.sv                                            ;             ;
; hw/instruction_buffer.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/instruction_buffer.sv                                           ;             ;
; hw/id_generator.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/id_generator.sv                                                 ;             ;
; hw/ibram.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/ibram.sv                                                        ;             ;
; hw/fetch.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/fetch.sv                                                        ;             ;
; hw/div_unit.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/div_unit.sv                                                     ;             ;
; hw/decode.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/decode.sv                                                       ;             ;
; hw/dbram.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/dbram.sv                                                        ;             ;
; hw/csr_unit.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/csr_unit.sv                                                     ;             ;
; hw/byte_en_BRAM.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/byte_en_BRAM.sv                                                 ;             ;
; hw/branch_unit.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/branch_unit.sv                                                  ;             ;
; hw/branch_table.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/branch_table.sv                                                 ;             ;
; hw/bitops_unit.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/bgolamco/Desktop/lab6/hw/bitops_unit.vhd                                                 ;             ;
; hw/barrel_shifter.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/barrel_shifter.sv                                               ;             ;
; hw/avalon_master.vhd                                               ; yes             ; User VHDL File                                        ; C:/Users/bgolamco/Desktop/lab6/hw/avalon_master.vhd                                               ;             ;
; hw/alu_unit.sv                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/alu_unit.sv                                                     ;             ;
; hw/altera_byte_enable_ram.sv                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/bgolamco/Desktop/lab6/hw/altera_byte_enable_ram.sv                                       ;             ;
; flipflop.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/bgolamco/Desktop/lab6/flipflop.vhd                                                       ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                     ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/scfifo_jr21.tdf                                                 ;             ;
; db/a_dpfifo_q131.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/a_dpfifo_q131.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_do7.tdf                                                    ;             ;
; db/dpram_nl21.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/dpram_nl21.tdf                                                  ;             ;
; db/altsyncram_r1m1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/altsyncram_r1m1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;             ;
; altera_sld_agent_endpoint.vhd                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                      ;             ;
; altera_fabric_endpoint.vhd                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_o424.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/altsyncram_o424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_eii.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_eii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/bgolamco/Desktop/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; db/altsyncram_ns32.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/altsyncram_ns32.tdf                                             ;             ;
; db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/bgolamco/Desktop/lab6/db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif               ;             ;
; db/altsyncram_sql1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/altsyncram_sql1.tdf                                             ;             ;
; db/lab6.ram1_branch_table_159b169a.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/bgolamco/Desktop/lab6/db/lab6.ram1_branch_table_159b169a.hdl.mif                         ;             ;
; db/altsyncram_pql1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/altsyncram_pql1.tdf                                             ;             ;
; db/lab6.ram0_branch_table_159b169a.hdl.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/bgolamco/Desktop/lab6/db/lab6.ram0_branch_table_159b169a.hdl.mif                         ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                       ;             ;
; db/mult_86t.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/bgolamco/Desktop/lab6/db/mult_86t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 12,881         ;
;                                             ;                ;
; Total combinational functions               ; 7663           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 4672           ;
;     -- 3 input functions                    ; 2244           ;
;     -- <=2 input functions                  ; 747            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 6933           ;
;     -- arithmetic mode                      ; 730            ;
;                                             ;                ;
; Total registers                             ; 7390           ;
;     -- Dedicated logic registers            ; 7390           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 5              ;
; Total memory bits                           ; 903168         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 8              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 6276           ;
; Total fan-out                               ; 58142          ;
; Average fan-out                             ; 3.76           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab6                                                                                                   ; 7663 (1)          ; 7390 (0)     ; 903168      ; 8            ; 0       ; 4         ; 5    ; 0            ; |lab6                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |altera_reset_controller:rst_controller|                                                             ; 1 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                ; auto_gen     ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; auto_gen     ;
;    |auto_gen_jtag_uart_0:jtag_uart_0|                                                                   ; 154 (50)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                      ; auto_gen     ;
;       |alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|                                        ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                             ; work         ;
;       |auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                      ; auto_gen     ;
;          |scfifo:rfifo|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; work         ;
;             |scfifo_jr21:auto_generated|                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                         ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                      |cntr_do7:count_usedw|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; work         ;
;                   |dpram_nl21:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                      ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                          ; work         ;
;       |auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                      ; auto_gen     ;
;          |scfifo:wfifo|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; work         ;
;             |scfifo_jr21:auto_generated|                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                         ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                      |cntr_do7:count_usedw|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; work         ;
;                   |dpram_nl21:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                      ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                          ; work         ;
;    |byte_en_BRAM:inst_data_ram|                                                                         ; 6 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|byte_en_BRAM:inst_data_ram                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altera_byte_enable_ram:ram_block|                                                                ; 6 (6)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:ram_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_ns32:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0|altsyncram_ns32:auto_generated                                                                                                                                                                                                                       ; work         ;
;    |riscv:processor|                                                                                    ; 6018 (0)          ; 3373 (0)     ; 52224       ; 8            ; 0       ; 4         ; 0    ; 0            ; |lab6|riscv:processor                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |alu_unit:alu_unit_block|                                                                         ; 399 (235)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|alu_unit:alu_unit_block                                                                                                                                                                                                                                                                                               ; work         ;
;          |barrel_shifter:shifter|                                                                       ; 164 (164)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter                                                                                                                                                                                                                                                                        ; work         ;
;       |bitops_unit:bitops_unit_block|                                                                   ; 840 (840)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|bitops_unit:bitops_unit_block                                                                                                                                                                                                                                                                                         ; work         ;
;       |branch_table:bt_block|                                                                           ; 87 (87)           ; 1 (1)        ; 52224       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_table:bt_block                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altsyncram:branch_table_addr_ram_rtl_0|                                                       ; 0 (0)             ; 0 (0)        ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_sql1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:branch_table_tag_ram_rtl_0|                                                        ; 0 (0)             ; 0 (0)        ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_pql1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0|altsyncram_pql1:auto_generated                                                                                                                                                                                                                            ; work         ;
;       |branch_unit:branch_unit_block|                                                                   ; 173 (173)         ; 127 (127)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|branch_unit:branch_unit_block                                                                                                                                                                                                                                                                                         ; work         ;
;       |csr_unit:csr_unit_block|                                                                         ; 538 (538)         ; 443 (443)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|csr_unit:csr_unit_block                                                                                                                                                                                                                                                                                               ; work         ;
;       |decode:decode_block|                                                                             ; 281 (281)         ; 204 (204)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|decode:decode_block                                                                                                                                                                                                                                                                                                   ; work         ;
;       |div_unit:div_unit_block|                                                                         ; 919 (357)         ; 318 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block                                                                                                                                                                                                                                                                                               ; work         ;
;          |non_muxed_on_input_buffer:div_input_fifo|                                                     ; 15 (15)           ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo                                                                                                                                                                                                                                                      ; work         ;
;          |non_muxed_on_output_buffer:output_fifo|                                                       ; 45 (45)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo                                                                                                                                                                                                                                                        ; work         ;
;          |quickdiv:div|                                                                                 ; 502 (378)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div                                                                                                                                                                                                                                                                                  ; work         ;
;             |msb:msb_b|                                                                                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|msb:msb_b                                                                                                                                                                                                                                                                        ; work         ;
;             |msb:msb_r|                                                                                 ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|msb:msb_r                                                                                                                                                                                                                                                                        ; work         ;
;       |fetch:fetch_block|                                                                               ; 136 (135)         ; 65 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|fetch:fetch_block                                                                                                                                                                                                                                                                                                     ; work         ;
;          |ibram:i_bram|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|fetch:fetch_block|ibram:i_bram                                                                                                                                                                                                                                                                                        ; work         ;
;       |id_generator:id_gen_block|                                                                       ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|id_generator:id_gen_block                                                                                                                                                                                                                                                                                             ; work         ;
;       |instruction_buffer:inst_buffer|                                                                  ; 156 (156)         ; 270 (270)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|instruction_buffer:inst_buffer                                                                                                                                                                                                                                                                                        ; work         ;
;       |instruction_queue:inst_queue|                                                                    ; 3 (3)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|instruction_queue:inst_queue                                                                                                                                                                                                                                                                                          ; work         ;
;       |load_store_unit:load_store_unit_block|                                                           ; 450 (224)         ; 502 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block                                                                                                                                                                                                                                                                                 ; work         ;
;          |avalon_master:avalon_bus|                                                                     ; 15 (14)           ; 95 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus                                                                                                                                                                                                                                                        ; work         ;
;             |flipflop:address_in0|                                                                      ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0                                                                                                                                                                                                                                   ; work         ;
;             |flipflop:be0|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0                                                                                                                                                                                                                                           ; work         ;
;             |flipflop:data_in0|                                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0                                                                                                                                                                                                                                      ; work         ;
;             |flipflop:data_out0|                                                                        ; 1 (1)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0                                                                                                                                                                                                                                     ; work         ;
;             |flipflop:rnw0|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:rnw0                                                                                                                                                                                                                                          ; work         ;
;          |dbram:d_bram|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|dbram:d_bram                                                                                                                                                                                                                                                                    ; work         ;
;          |non_muxed_on_input_buffer:ls_input_fifo|                                                      ; 154 (154)         ; 287 (287)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo                                                                                                                                                                                                                                         ; work         ;
;          |non_muxed_on_output_buffer:attributes_fifo|                                                   ; 13 (13)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo                                                                                                                                                                                                                                      ; work         ;
;          |non_muxed_on_output_buffer:output_fifo|                                                       ; 43 (43)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo                                                                                                                                                                                                                                          ; work         ;
;       |mul_unit:mul_unit_block|                                                                         ; 217 (38)          ; 343 (3)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |lab6|riscv:processor|mul_unit:mul_unit_block                                                                                                                                                                                                                                                                                               ; work         ;
;          |mul:multiplier|                                                                               ; 94 (48)           ; 203 (203)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |lab6|riscv:processor|mul_unit:mul_unit_block|mul:multiplier                                                                                                                                                                                                                                                                                ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |lab6|riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0                                                                                                                                                                                                                                                                 ; work         ;
;                |mult_86t:auto_generated|                                                                ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |lab6|riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                                                                                                                                                         ; work         ;
;          |non_muxed_on_output_buffer:output_fifo|                                                       ; 85 (85)           ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo                                                                                                                                                                                                                                                        ; work         ;
;       |register_file:register_file_block|                                                               ; 1635 (1635)       ; 1054 (1054)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|register_file:register_file_block                                                                                                                                                                                                                                                                                     ; work         ;
;       |write_back:write_back_mux|                                                                       ; 179 (179)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|riscv:processor|write_back:write_back_mux                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 167 (1)           ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 166 (0)           ; 104 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 166 (1)           ; 104 (6)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 165 (0)           ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                          ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 165 (124)         ; 98 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                             ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                     ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1316 (2)          ; 3797 (574)   ; 587776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1314 (0)          ; 3223 (0)     ; 587776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1314 (88)         ; 3223 (1230)  ; 587776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 587776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_o424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 587776      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o424:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 674 (1)           ; 1451 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 574 (0)           ; 1435 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 861 (861)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 574 (0)           ; 574 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 99 (99)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 378 (13)          ; 359 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_eii:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 287 (287)         ; 287 (287)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                 ;
; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0|altsyncram_ns32:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif ;
; riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; db/lab6.ram1_branch_table_159b169a.hdl.mif           ;
; riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0|altsyncram_pql1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 22           ; 1024         ; 22           ; 22528  ; db/lab6.ram0_branch_table_159b169a.hdl.mif           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o424:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 2048         ; 287          ; 2048         ; 287          ; 587776 ; None                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                            ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                    ; IP Include File  ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |lab6|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; altera_avalon_jtag_uart ; 15.0    ; N/A          ; N/A          ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0                                                                                                                                                             ; hw/auto_gen.qsys ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |lab6|altera_reset_controller:rst_controller                                                                                                                                                       ; hw/auto_gen.qsys ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |lab6|riscv:processor|bitops_unit:bitops_unit_block|PS ;
+------------------+---------+------------------+---------+--------------+
; Name             ; PS.done ; PS.bitoperations ; PS.hold ; PS.rdy       ;
+------------------+---------+------------------+---------+--------------+
; PS.rdy           ; 0       ; 0                ; 0       ; 0            ;
; PS.hold          ; 0       ; 0                ; 1       ; 1            ;
; PS.bitoperations ; 0       ; 1                ; 0       ; 1            ;
; PS.done          ; 1       ; 0                ; 0       ; 1            ;
+------------------+---------+------------------+---------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |lab6|riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|PS ;
+------------+------------+------------+-----------+------------------------------------------------------+
; Name       ; PS.dataack ; PS.dataout ; PS.datain ; PS.rdy                                               ;
+------------+------------+------------+-----------+------------------------------------------------------+
; PS.rdy     ; 0          ; 0          ; 0         ; 0                                                    ;
; PS.datain  ; 0          ; 0          ; 1         ; 1                                                    ;
; PS.dataout ; 0          ; 1          ; 0         ; 1                                                    ;
; PS.dataack ; 1          ; 0          ; 0         ; 1                                                    ;
+------------+------------+------------+-----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                      ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rvalid                         ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|write_valid                    ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|write_stalled                  ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|read_req                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[7]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|write                          ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|jupdate                        ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|read                           ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[3]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[4]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[5]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[6]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[0]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[1]                       ; yes                                                              ; yes                                        ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rdata[2]                       ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                ; Latch Enable Signal                                                                       ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; riscv:processor|bitops_unit:bitops_unit_block|early_done                                  ; riscv:processor|bitops_unit:bitops_unit_block|early_done                                  ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[0]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[10]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[11]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[12]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[13]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[14]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[15]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[16]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[17]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[18]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[19]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[1]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[20]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[21]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[22]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[23]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[24]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[25]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[26]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[27]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[28]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[29]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[2]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[30]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[3]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[4]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[5]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[6]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[7]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[8]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[9]                                       ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                      ; yes                    ;
; riscv:processor|bitops_unit:bitops_unit_block|ready                                       ; riscv:processor|bitops_unit:bitops_unit_block|ready                                       ; yes                    ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avread     ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|PS.dataack ; yes                    ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avwrite    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|PS.dataack ; yes                    ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid ; yes                    ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready      ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready      ; yes                    ;
; Number of user-specified and inferred latches = 38                                        ;                                                                                           ;                        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; riscv:processor|csr_unit:csr_unit_block|mstatus.uie                                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mideleg[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.usip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.usie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.hsie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.utie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.htie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.ueie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.heie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mie_reg.zeros[12..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.hsip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.msip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.utip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.htip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.mtip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.ueip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.seip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.heip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.meip                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mip.zeros[12..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mideleg[1..31]                                                         ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.hie                                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.upie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.hpie                                                           ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.hpp[0,1]                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.fs[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.xs[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.zero_bits2[20..23]                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.vm[0..2,4]                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.zero_bits1[29,30]                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mstatus.sd                                                             ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|fetch:fetch_block|if_pc[0,1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|fetch:fetch_block|stage2_prediction                                                            ; Lost fanout                                                                                                                ;
; riscv:processor|fetch:fetch_block|stage1_prediction                                                            ; Lost fanout                                                                                                                ;
; riscv:processor|branch_table:bt_block|if_entry.prediction                                                      ; Lost fanout                                                                                                                ;
; riscv:processor|csr_unit:csr_unit_block|mtvec[1]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mtvec[0]                                                               ;
; riscv:processor|decode:decode_block|alu_inputs.fn3[0]                                                          ; Merged with riscv:processor|decode:decode_block|alu_inputs.sltu                                                            ;
; riscv:processor|csr_unit:csr_unit_block|mtime[32]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[32]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[0]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[0]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[42]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[42]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[10]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[10]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[43]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[43]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[11]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[11]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[44]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[44]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[12]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[12]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[45]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[45]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[13]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[13]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[46]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[46]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[14]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[14]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[47]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[47]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[15]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[15]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[16]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[16]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[17]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[17]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[18]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[18]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[19]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[19]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[33]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[33]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[1]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[1]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[20]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[20]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[21]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[21]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[22]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[22]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[23]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[23]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[24]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[24]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[25]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[25]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[26]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[26]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[27]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[27]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[28]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[28]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[29]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[29]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[34]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[34]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[2]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[2]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[30]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[30]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[31]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[31]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[35]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[35]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[3]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[3]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[36]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[36]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[4]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[4]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[37]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[37]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[5]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[5]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[38]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[38]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[6]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[6]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[39]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[39]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[7]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[7]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[40]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[40]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[8]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[8]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtime[41]                                                              ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[41]                                                             ;
; riscv:processor|csr_unit:csr_unit_block|mtime[9]                                                               ; Merged with riscv:processor|csr_unit:csr_unit_block|mcycle[9]                                                              ;
; riscv:processor|csr_unit:csr_unit_block|mtvec[0]                                                               ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|branch_unit:branch_unit_block|bt.ex_pc[2]                                                      ; Merged with riscv:processor|branch_unit:branch_unit_block|bt.njump_pc[2]                                                   ;
; riscv:processor|register_file:register_file_block|in_use_by[0][0]                                              ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|csr_unit:csr_unit_block|privilege_level[0]                                                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; riscv:processor|branch_unit:branch_unit_block|fn3_ex[1]                                                        ; Lost fanout                                                                                                                ;
; riscv:processor|branch_unit:branch_unit_block|jump_ex                                                          ; Merged with riscv:processor|branch_unit:branch_unit_block|bcomp_ex                                                         ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[11,23..31] ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|fetch:fetch_block|stage2_phys_address[0,1]                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~137                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~70                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~3                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~204                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~71                                                    ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~138                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~4                                                     ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|instruction_buffer:inst_buffer|shift_reg~205                                                   ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|csr_unit:csr_unit_block|mepc[0,1]                                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo|write_index[0]    ; Merged with riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo|read_index[0] ;
; riscv:processor|register_file:register_file_block|register~0                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~10                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~11                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~12                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~13                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~14                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~15                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~16                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~17                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~18                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~19                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~1                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~20                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~21                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~22                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~23                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~24                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~25                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~26                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~27                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~28                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~29                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~2                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~30                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~31                                                  ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~3                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~4                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~5                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~6                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~7                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~8                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|register_file:register_file_block|register~9                                                   ; Stuck at GND due to stuck port clock_enable                                                                                ;
; riscv:processor|csr_unit:csr_unit_block|privilege_level[1]                                                     ; Stuck at VCC due to stuck port data_in                                                                                     ;
; riscv:processor|branch_unit:branch_unit_block|bt.njump_pc[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                     ;
; riscv:processor|branch_unit:branch_unit_block|rd_ex[0,1]                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; Total Number of Removed Registers = 230                                                                        ;                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                        ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------+
; riscv:processor|fetch:fetch_block|if_pc[0]          ; Stuck at GND              ; riscv:processor|fetch:fetch_block|stage2_phys_address[0],     ;
;                                                     ; due to stuck port data_in ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~70,  ;
;                                                     ;                           ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~3,   ;
;                                                     ;                           ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~204  ;
; riscv:processor|fetch:fetch_block|if_pc[1]          ; Stuck at GND              ; riscv:processor|fetch:fetch_block|stage2_phys_address[1],     ;
;                                                     ; due to stuck port data_in ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~138, ;
;                                                     ;                           ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~4,   ;
;                                                     ;                           ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~205  ;
; riscv:processor|fetch:fetch_block|stage2_prediction ; Lost Fanouts              ; riscv:processor|fetch:fetch_block|stage1_prediction,          ;
;                                                     ;                           ; riscv:processor|branch_table:bt_block|if_entry.prediction     ;
+-----------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7390  ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 157   ;
; Number of registers using Asynchronous Clear ; 1549  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4155  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; 447     ;
; auto_gen_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                          ; 34      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; 1       ;
; auto_gen_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                   ; 3       ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                           ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; 1       ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                       ; 11      ;
; auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                 ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                                 ; Megafunction                                                          ; Type ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|data_out_a[0..31] ; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|ram_rtl_0 ; RAM  ;
; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|data_out_b[0..31] ; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|ram_rtl_0 ; RAM  ;
; riscv:processor|branch_table:bt_block|predicted_pc[2..31]                     ; riscv:processor|branch_table:bt_block|branch_table_addr_ram_rtl_0     ; RAM  ;
; riscv:processor|branch_table:bt_block|if_entry.tag[0..19]                     ; riscv:processor|branch_table:bt_block|branch_table_tag_ram_rtl_0      ; RAM  ;
; riscv:processor|branch_table:bt_block|if_entry.valid                          ; riscv:processor|branch_table:bt_block|branch_table_tag_ram_rtl_0      ; RAM  ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab6|riscv:processor|write_back:write_back_mux|rd_addr_r[4]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|count[0]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo|write_index[1]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo|read_index[0]                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab6|riscv:processor|decode:decode_block|alu_inputs.in2[0]                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |lab6|riscv:processor|decode:decode_block|alu_inputs.in2[19]                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |lab6|riscv:processor|decode:decode_block|alu_inputs.in1[30]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|sptbr.ppn[15]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|medeleg[10]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mepc[1]                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mepc[10]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mscratch[12]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mcause[0]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mbadaddr[19]                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|sepc[31]                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|sscratch[31]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|scause[1]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|sbadaddr[16]                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mtvec[4]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mie_reg.msie                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mip.ssip                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|mul_unit:mul_unit_block|inflight_count[1]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo|count[0]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6|riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo|count[0]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo|count[0]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6|riscv:processor|instruction_buffer:inst_buffer|count[0]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|count[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo|count[0]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|instruction_buffer:inst_buffer|write_index[1]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|read_index[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|instruction_buffer:inst_buffer|read_index[1]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mie_reg.stie                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|R[0]                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|running                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mstatus.mxr                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mstatus.spp                                                         ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |lab6|riscv:processor|fetch:fetch_block|if_pc[13]                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab6|riscv:processor|csr_unit:csr_unit_block|mstatus.mpp[0]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab6|auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|Mux32                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[15]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|write_back:write_back_mux|unit_id[1]                                                        ;
; 4:1                ; 70 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux17         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|id_generator:id_gen_block|id_gen.issue_id[0]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab6|riscv:processor|decode:decode_block|data_in                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter|ShiftRight0                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|ShiftLeft1                                             ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 8:1                ; 26 bits   ; 130 LEs       ; 52 LEs               ; 78 LEs                 ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|Mux31                                                         ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|bitops_unit:bitops_unit_block|temp_CLZ                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[17]                                  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |lab6|riscv:processor|write_back:write_back_mux|Mux8                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter|ShiftRight0                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|ShiftLeft1                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|csr_unit:csr_unit_block|Selector17                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|fetch:fetch_block|next_pc                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|Mux49                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter|ShiftRight0                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|ShiftLeft1                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter|ShiftRight0                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |lab6|riscv:processor|div_unit:div_unit_block|quickdiv:div|ShiftLeft1                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[27]                                  ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |lab6|riscv:processor|alu_unit:alu_unit_block|Mux54                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|load_store_unit:load_store_unit_block|Mux74                                                 ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |lab6|riscv:processor|div_unit:div_unit_block|Mux25                                                               ;
; 28:1               ; 11 bits   ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |lab6|riscv:processor|csr_unit:csr_unit_block|Selector43                                                          ;
; 28:1               ; 3 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |lab6|riscv:processor|csr_unit:csr_unit_block|Selector46                                                          ;
; 31:1               ; 6 bits    ; 120 LEs       ; 114 LEs              ; 6 LEs                  ; No         ; |lab6|riscv:processor|csr_unit:csr_unit_block|Selector55                                                          ;
; 31:1               ; 2 bits    ; 40 LEs        ; 38 LEs               ; 2 LEs                  ; No         ; |lab6|riscv:processor|csr_unit:csr_unit_block|Selector58                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0|altsyncram_ns32:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0|altsyncram_pql1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|branch_table:bt_block ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                            ;
; BTAG_W         ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:input_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 108   ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:load_attributes ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 7     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:wb_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 108   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH     ; 4     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 7     ; Signed Integer                                                                                                       ;
; FIFO_DEPTH     ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:rnw0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH     ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; MUL_CYCLES     ; 2     ; Signed Integer                                              ;
; FIFO_DEPTH     ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|fifo_interface:wb_fifo ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|mul:multiplier ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; CYCLES         ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                     ;
; FIFO_DEPTH     ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|fifo_interface:input_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 69    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|fifo_interface:wb_fifo ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 69    ; Signed Integer                                                                                       ;
; FIFO_DEPTH     ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|quickdiv:div ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                     ;
; FIFO_DEPTH     ; 2     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: byte_en_BRAM:inst_data_ram             ;
+------------------+-------------------------------------------------+----------------+
; Parameter Name   ; Value                                           ; Type           ;
+------------------+-------------------------------------------------+----------------+
; LINES            ; 8192                                            ; Signed Integer ;
; preload_file     ; C:/Users/bgolamco/Desktop/lab6/sw/final.raminit ; String         ;
; USE_PRELOAD_FILE ; 1                                               ; Signed Integer ;
+------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block ;
+------------------+-------------------------------------------------+-------------------------------------+
; Parameter Name   ; Value                                           ; Type                                ;
+------------------+-------------------------------------------------+-------------------------------------+
; LINES            ; 8192                                            ; Signed Integer                      ;
; preload_file     ; C:/Users/bgolamco/Desktop/lab6/sw/final.raminit ; String                              ;
; USE_PRELOAD_FILE ; 1                                               ; Signed Integer                      ;
+------------------+-------------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 886                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                  ;
+------------------------------------+------------------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ; Untyped                               ;
; WIDTH_A                            ; 32                                                   ; Untyped                               ;
; WIDTHAD_A                          ; 13                                                   ; Untyped                               ;
; NUMWORDS_A                         ; 8192                                                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                               ;
; WIDTH_B                            ; 32                                                   ; Untyped                               ;
; WIDTHAD_B                          ; 13                                                   ; Untyped                               ;
; NUMWORDS_B                         ; 8192                                                 ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK0                                               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                                               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK0                                               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                                                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 4                                                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                               ;
; INIT_FILE                          ; db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ns32                                      ; Untyped                               ;
+------------------------------------+------------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0 ;
+------------------------------------+--------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                        ;
+------------------------------------+--------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                     ;
; WIDTH_A                            ; 32                                         ; Untyped                                     ;
; WIDTHAD_A                          ; 10                                         ; Untyped                                     ;
; NUMWORDS_A                         ; 1024                                       ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                     ;
; WIDTH_B                            ; 32                                         ; Untyped                                     ;
; WIDTHAD_B                          ; 10                                         ; Untyped                                     ;
; NUMWORDS_B                         ; 1024                                       ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                     ;
; INIT_FILE                          ; db/lab6.ram1_branch_table_159b169a.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_sql1                            ; Untyped                                     ;
+------------------------------------+--------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                       ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                                    ;
; WIDTH_A                            ; 22                                         ; Untyped                                    ;
; WIDTHAD_A                          ; 10                                         ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                                       ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                    ;
; WIDTH_B                            ; 22                                         ; Untyped                                    ;
; WIDTHAD_B                          ; 10                                         ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                    ;
; INIT_FILE                          ; db/lab6.ram0_branch_table_159b169a.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_pql1                            ; Untyped                                    ;
+------------------------------------+--------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                ;
; Entity Instance                           ; byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                         ;
; Entity Instance                           ; riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 22                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 22                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                     ;
; Entity Instance                       ; riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv:processor|csr_unit:csr_unit_block"                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; tlb_on                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; asid                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; return_from_exception ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv:processor|load_store_unit:load_store_unit_block" ;
+-------------------+-------+----------+--------------------------------------------+
; Port              ; Type  ; Severity ; Details                                    ;
+-------------------+-------+----------+--------------------------------------------+
; dcache_on         ; Input ; Info     ; Stuck at VCC                               ;
; clear_reservation ; Input ; Info     ; Stuck at GND                               ;
; sc_complete       ; Input ; Info     ; Stuck at GND                               ;
; sc_success        ; Input ; Info     ; Stuck at GND                               ;
+-------------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "riscv:processor|fetch:fetch_block" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; icache_on ; Input ; Info     ; Stuck at VCC                   ;
; exception ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv:processor"                                                                                                                                             ;
+---------------------+---------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type    ; Severity ; Details                                                                                                                                      ;
+---------------------+---------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m_axi               ; Unknown ; Warning  ;                                                                                                                                              ;
; from_cpu_addr_push  ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; from_cpu_addr_data  ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_cpu_addr_full    ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; from_cpu_data_push  ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; from_cpu_data_data  ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_cpu_data_full    ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; from_cpu_data_pop   ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_cpu_data_data    ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; to_cpu_data_valid   ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; from_cpu_inv_pop    ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_cpu_inv_data     ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; to_cpu_inv_valid    ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; from_cpu_con_pop    ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_cpu_con_data     ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; to_cpu_con_valid    ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; interrupt           ; Input   ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; illegal_instruction ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; unaligned_addr      ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; instruction_issued  ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; if2_pc_debug        ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dec_pc_debug        ; Output  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+---------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "auto_gen_jtag_uart_0:jtag_uart_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 287                 ; 287              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 319                         ;
; cycloneiii_ff         ; 3489                        ;
;     CLR               ; 40                          ;
;     ENA               ; 2709                        ;
;     ENA CLR           ; 168                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 54                          ;
;     SCLR              ; 138                         ;
;     SCLR SLD          ; 3                           ;
;     SLD               ; 8                           ;
;     plain             ; 337                         ;
; cycloneiii_lcell_comb ; 6180                        ;
;     arith             ; 635                         ;
;         2 data inputs ; 245                         ;
;         3 data inputs ; 390                         ;
;     normal            ; 5545                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 1408                        ;
;         4 data inputs ; 3814                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 99                          ;
;                       ;                             ;
; Max LUT depth         ; 38.00                       ;
; Average LUT depth     ; 11.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                      ; Details ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                               ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|accepted                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|write_back:write_back_mux|accepted[6]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|accepted                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|write_back:write_back_mux|accepted[6]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|early_done                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|early_done                                                                                                                                               ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|early_done                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|early_done                                                                                                                                               ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[0]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[0]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[1]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[1]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[2]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.fn3[2]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~269                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~269                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~271                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~271                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~273                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|fn3_dec[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|instruction_buffer:inst_buffer|shift_reg~273                                                                                                                                           ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|new_request                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_ex.new_request                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|new_request                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_ex.new_request                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|new_request_dec                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_ex.new_request_dec                                                                                                                                             ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|new_request_dec                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_ex.new_request_dec                                                                                                                                             ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[0]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[0]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[10]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[10]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[11]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[11]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[12]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[12]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[13]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[13]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[14]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[14]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[15]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[15]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[16]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[16]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[17]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[17]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[18]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[18]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[19]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[19]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[1]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[1]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[20]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[20]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[20]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[20]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[21]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[21]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[21]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[21]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[22]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[22]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[22]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[22]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[23]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[23]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[23]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[23]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[24]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[24]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[24]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[24]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[25]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[25]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[25]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[25]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[26]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[26]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[26]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[26]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[27]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[27]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[27]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[27]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[28]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[28]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[28]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[28]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[29]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[29]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[29]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[29]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[2]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[2]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[30]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[30]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[30]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[30]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[31]                                                                                                                                                   ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[3]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[3]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[4]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[4]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[5]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[5]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[6]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[6]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[7]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[7]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[8]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[8]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[9]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rd[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|rd[9]                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|ready                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|ready                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|ready                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|bitops_unit:bitops_unit_block|ready                                                                                                                                                    ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[0]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[0]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[0]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[10]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[10]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[10]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[10]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[11]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[11]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[11]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[11]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[12]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[12]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[12]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[12]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[13]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[13]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[13]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[13]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[14]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[14]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[14]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[14]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[15]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[15]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[15]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[15]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[16]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[16]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[16]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[16]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[17]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[17]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[17]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[17]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[18]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[18]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[18]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[18]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[19]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[19]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[19]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[19]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[1]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[1]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[1]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[20]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[20]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[20]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[20]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[21]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[21]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[21]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[21]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[22]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[22]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[22]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[22]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[23]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[23]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[23]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[23]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[24]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[24]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[24]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[24]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[25]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[25]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[25]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[25]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[26]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[26]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[26]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[26]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[27]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[27]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[27]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[27]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[28]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[28]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[28]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[28]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[29]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[29]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[29]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[29]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[2]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[2]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[2]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[30]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[30]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[30]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[30]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[31]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[31]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[31]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[31]                                                                                                                                                 ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[3]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[3]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[3]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[3]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[4]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[4]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[4]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[4]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[5]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[5]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[5]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[5]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[6]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[6]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[6]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[6]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[7]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[7]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[7]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[7]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[8]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[8]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[8]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[8]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[9]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[9]                                                                                                                                                  ; N/A     ;
; riscv:processor|bitops_unit:bitops_unit_block|rs1[9]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|decode:decode_block|bit_inputs.rs1[9]                                                                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[0]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[0]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[10]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[10]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[11]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[11]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[12]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[12]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[13]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[13]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[14]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[14]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[15]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[15]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[16]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[16]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[17]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[17]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[18]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[18]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[19]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[19]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[1]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[1]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[20]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[20]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[21]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[21]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[22]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[22]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[23]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[23]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[24]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[24]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[25]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[25]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[26]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[26]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[27]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[27]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[28]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[28]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[29]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[29]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[2]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[2]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[30]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[30]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[31]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[31]                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[3]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[3]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[4]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[4]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[5]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[5]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[6]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[6]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[7]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[7]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[8]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[8]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[9]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0|Q[9]                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux31~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux31~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux21~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux21~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux20~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux20~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux19~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux19~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux18~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux18~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux17~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux17~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux16~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux16~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux15~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux15~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux14~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux14~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux13~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux13~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux12~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux12~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux30~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux30~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux11~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux11~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux10~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux10~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux9~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux9~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux8~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux8~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux7~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux7~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux6~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux6~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux5~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux5~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux4~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux4~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux3~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux3~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux2~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux2~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux29~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux29~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux1~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux1~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux0~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux0~1                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux28~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux28~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux27~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux27~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux26~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux26~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux25~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux25~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux24~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux24~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux23~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux23~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux22~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|addr_in[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux22~1                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avread             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avread                                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avread             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avread                                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avwrite            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avwrite                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avwrite            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|avwrite                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[0]~1                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[0]~1                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[1]~3                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[1]~3                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[2]~5                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[2]~5                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[3]~7                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|be[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.be[3]~7                                                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[0]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[0]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[1]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[1]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[2]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[2]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[3]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|byteenable[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0|Q[3]                                                                                                       ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|clk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|clk                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_ack           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|ack~0                                                                                                                                            ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_ack           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|ack~0                                                                                                                                            ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[0]~4                                                                                                                            ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[0]~4                                                                                                                            ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[10]~7                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[10]~7                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[11]~10                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[11]~10                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[12]~13                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[12]~13                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[13]~16                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[13]~16                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[14]~19                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[14]~19                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[15]~22                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[15]~22                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[16]~25                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[16]~25                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[17]~28                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[17]~28                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[18]~30                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[18]~30                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[19]~32                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[19]~32                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[17]~26                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[17]~26                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[20]~34                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[20]~34                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[21]~36                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[21]~36                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[22]~38                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[22]~38                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[23]~40                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[23]~40                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[24]~46                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[24]~46                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[25]~50                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[25]~50                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[26]~54                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[26]~54                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[27]~58                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[27]~58                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[28]~62                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[28]~62                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[29]~66                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[29]~66                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[10]~6                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[10]~6                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[30]~70                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[30]~70                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[31]~74                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[31]~74                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[11]~9                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[11]~9                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[12]~12                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[12]~12                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[13]~15                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[13]~15                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[14]~18                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[14]~18                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[15]~21                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[15]~21                                                                                                                          ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[8]~76                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[8]~76                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[9]~78                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_in[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|d_inputs.data_in[9]~78                                                                                                                           ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[0]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[0]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[10]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[10]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[12]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[12]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[13]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[13]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[14]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[14]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[15]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[15]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[16]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[16]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[17]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[17]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[18]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[18]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[19]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[19]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[1]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[1]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[20]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[20]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[21]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[21]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[22]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[22]                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[2]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[2]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[3]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[3]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[4]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[4]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[5]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[5]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[6]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[6]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[7]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[7]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[8]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[8]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[9]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_out0|Q[9]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid                                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|data_valid                                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|new_request        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|new_request~0                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|new_request        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|new_request~0                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[0]~0                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[0]~0                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full~_wirecell ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full~_wirecell ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                             ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                             ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~0                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~0                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~5                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~5                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~8                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~8                                                                                                                                                                ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~11                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~11                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[1]~1                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[1]~1                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~14                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~14                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~17                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~17                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~20                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|Add1~20                                                                                                                                                               ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[2]~2                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[2]~2                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[3]~3                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[3]~3                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[4]~4                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[4]~4                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[5]~5                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[5]~5                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[6]~6                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[6]~6                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[7]~7                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[7]~7                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[8]~8                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[8]~8                                                                                                                                                      ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[9]                                                                                                                                                        ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdata[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_readdata[9]                                                                                                                                                        ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdatavalid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|readdatavalid      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready                                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|ready                                                                                                                   ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|rnw                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux105~1                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|rnw                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo|Mux105~1                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|rst                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|rst                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|waitrequest        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_waitrequest~_wirecell                                                                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|waitrequest        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; auto_gen_jtag_uart_0:jtag_uart_0|av_waitrequest~_wirecell                                                                                                                                              ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[0]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[0]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[10]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[10]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[11]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[11]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[12]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[12]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[13]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[13]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[14]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[14]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[15]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[15]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[16]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[16]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[17]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[17]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[18]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[18]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[19]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[19]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[1]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[1]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[20]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[20]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[21]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[21]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[22]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[22]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[23]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[23]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[24]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[24]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[25]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[25]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[26]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[26]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[27]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[27]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[28]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[28]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[29]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[29]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[2]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[2]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[30]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[30]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[31]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[31]                                                                                                 ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[3]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[3]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[4]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[4]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[5]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[5]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[6]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[6]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[7]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[7]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[8]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[8]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[9]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writedata[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:data_in0|Q[9]                                                                                                  ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writeresponsevalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|writeresponsevalid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                    ; N/A     ;
+---------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Mon Apr 03 16:23:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file hw/auto_gen/synthesis/auto_gen.v
    Info (12023): Found entity 1: auto_gen
Info (12021): Found 1 design units, including 1 entities, in source file hw/auto_gen/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file hw/auto_gen/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 5 design units, including 5 entities, in source file hw/auto_gen/synthesis/submodules/auto_gen_jtag_uart_0.v
    Info (12023): Found entity 1: auto_gen_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: auto_gen_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: auto_gen_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: auto_gen_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: auto_gen_jtag_uart_0
Info (12021): Found 4 design units, including 4 entities, in source file hw/auto_gen/synthesis/submodules/auto_gen_altpll_0.v
    Info (12023): Found entity 1: auto_gen_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: auto_gen_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: auto_gen_altpll_0_altpll_m342
    Info (12023): Found entity 4: auto_gen_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file hw/xilinx_byte_enable_ram.sv
    Info (12023): Found entity 1: xilinx_byte_enable_ram
Info (12021): Found 1 design units, including 1 entities, in source file hw/write_back.sv
    Info (12023): Found entity 1: write_back
Info (12021): Found 1 design units, including 0 entities, in source file hw/riscv_types.sv
    Info (12022): Found design unit 1: riscv_types (SystemVerilog)
Info (12021): Found 1 design units, including 0 entities, in source file hw/riscv_config.sv
    Info (12022): Found design unit 1: riscv_config (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file hw/riscv.sv
    Info (12023): Found entity 1: riscv
Info (12021): Found 1 design units, including 1 entities, in source file hw/register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file hw/quickdiv.sv
    Info (12023): Found entity 1: quickdiv
Info (12021): Found 1 design units, including 1 entities, in source file hw/one_hot_to_integer.sv
    Info (12023): Found entity 1: one_hot_to_integer
Info (12021): Found 1 design units, including 1 entities, in source file hw/normdiv.sv
    Info (12023): Found entity 1: normdiv
Info (12021): Found 1 design units, including 1 entities, in source file hw/non_muxed_on_output_buffer.sv
    Info (12023): Found entity 1: non_muxed_on_output_buffer
Info (12021): Found 1 design units, including 1 entities, in source file hw/non_muxed_on_input_buffer.sv
    Info (12023): Found entity 1: non_muxed_on_input_buffer
Info (12021): Found 1 design units, including 1 entities, in source file hw/mul_unit.sv
    Info (12023): Found entity 1: mul_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/mul.sv
    Info (12023): Found entity 1: mul
Info (12021): Found 1 design units, including 1 entities, in source file hw/msb.sv
    Info (12023): Found entity 1: msb
Info (12021): Found 1 design units, including 1 entities, in source file hw/load_store_unit.sv
    Info (12023): Found entity 1: load_store_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/lab6.sv
    Info (12023): Found entity 1: lab6
Info (12021): Found 21 design units, including 21 entities, in source file hw/interfaces.sv
    Info (12023): Found entity 1: bram_interface
    Info (12023): Found entity 2: branch_table_interface
    Info (12023): Found entity 3: func_unit_ex_interface
    Info (12023): Found entity 4: unit_writeback_interface
    Info (12023): Found entity 5: csr_exception_interface
    Info (12023): Found entity 6: csr_inputs_interface
    Info (12023): Found entity 7: register_file_decode_interface
    Info (12023): Found entity 8: register_file_writeback_interface
    Info (12023): Found entity 9: exception_wb_interface_wb
    Info (12023): Found entity 10: instruction_queue_interface
    Info (12023): Found entity 11: id_generator_interface
    Info (12023): Found entity 12: instruction_buffer_interface
    Info (12023): Found entity 13: fifo_interface
    Info (12023): Found entity 14: axi_interface
    Info (12023): Found entity 15: avalon_interface
    Info (12023): Found entity 16: l1_arbiter_request_interface
    Info (12023): Found entity 17: l1_arbiter_return_interface
    Info (12023): Found entity 18: mmu_interface
    Info (12023): Found entity 19: tlb_interface
    Info (12023): Found entity 20: ls_sub_unit_interface
    Info (12023): Found entity 21: fetch_sub_unit_interface
Info (12021): Found 1 design units, including 1 entities, in source file hw/instruction_queue.sv
    Info (12023): Found entity 1: instruction_queue
Info (12021): Found 1 design units, including 1 entities, in source file hw/instruction_buffer.sv
    Info (12023): Found entity 1: instruction_buffer
Info (12021): Found 1 design units, including 1 entities, in source file hw/id_generator.sv
    Info (12023): Found entity 1: id_generator
Info (12021): Found 1 design units, including 1 entities, in source file hw/ibram.sv
    Info (12023): Found entity 1: ibram
Info (12021): Found 1 design units, including 1 entities, in source file hw/fetch.sv
    Info (12023): Found entity 1: fetch
Info (12021): Found 1 design units, including 1 entities, in source file hw/div_unit.sv
    Info (12023): Found entity 1: div_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/decode.sv
    Info (12023): Found entity 1: decode
Info (12021): Found 1 design units, including 1 entities, in source file hw/dbram.sv
    Info (12023): Found entity 1: dbram
Info (12021): Found 1 design units, including 1 entities, in source file hw/cycler.sv
    Info (12023): Found entity 1: cycler
Info (12021): Found 1 design units, including 1 entities, in source file hw/csr_unit.sv
    Info (12023): Found entity 1: csr_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/byte_en_bram.sv
    Info (12023): Found entity 1: byte_en_BRAM
Info (12021): Found 1 design units, including 1 entities, in source file hw/branch_unit.sv
    Info (12023): Found entity 1: branch_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/branch_table.sv
    Info (12023): Found entity 1: branch_table
Info (12021): Found 2 design units, including 1 entities, in source file hw/bitops_unit.vhd
    Info (12022): Found design unit 1: bitops_unit-Behavioral
    Info (12023): Found entity 1: bitops_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/barrel_shifter.sv
    Info (12023): Found entity 1: barrel_shifter
Info (12021): Found 1 design units, including 1 entities, in source file hw/axi_master.sv
    Info (12023): Found entity 1: axi_master
Info (12021): Found 2 design units, including 1 entities, in source file hw/avalon_master.vhd
    Info (12022): Found design unit 1: avalon_master-Behavioral
    Info (12023): Found entity 1: avalon_master
Info (12021): Found 1 design units, including 1 entities, in source file hw/alu_unit.sv
    Info (12023): Found entity 1: alu_unit
Info (12021): Found 1 design units, including 1 entities, in source file hw/altera_byte_enable_ram.sv
    Info (12023): Found entity 1: altera_byte_enable_ram
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-behaviour
    Info (12023): Found entity 1: flipflop
Info (12021): Found 2 design units, including 1 entities, in source file readyflipflop.vhd
    Info (12022): Found design unit 1: readyflipflop-behaviour
    Info (12023): Found entity 1: readyflipflop
Info (12127): Elaborating entity "lab6" for the top level hierarchy
Info (12128): Elaborating entity "avalon_interface" for hierarchy "avalon_interface:m_avalon"
Warning (12158): Entity "avalon_interface" contains only dangling pins
Info (12128): Elaborating entity "bram_interface" for hierarchy "bram_interface:instruction_bram"
Warning (12158): Entity "bram_interface" contains only dangling pins
Info (12128): Elaborating entity "auto_gen_jtag_uart_0" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "auto_gen_jtag_uart_0_scfifo_w" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_w:the_auto_gen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "auto_gen_jtag_uart_0_scfifo_r" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|auto_gen_jtag_uart_0_scfifo_r:the_auto_gen_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "auto_gen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:auto_gen_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "riscv" for hierarchy "riscv:processor"
Warning (10030): Net "sc_complete" at riscv.sv(56) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sc_success" at riscv.sv(57) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "return_from_exception" at riscv.sv(96) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "from_cpu_addr_data" at riscv.sv(18) has no driver
Warning (10034): Output port "from_cpu_data_data" at riscv.sv(22) has no driver
Warning (10034): Output port "from_cpu_addr_push" at riscv.sv(17) has no driver
Warning (10034): Output port "from_cpu_data_push" at riscv.sv(21) has no driver
Warning (10034): Output port "from_cpu_data_pop" at riscv.sv(26) has no driver
Warning (10034): Output port "from_cpu_inv_pop" at riscv.sv(30) has no driver
Warning (10034): Output port "from_cpu_con_pop" at riscv.sv(34) has no driver
Warning (10034): Output port "unaligned_addr" at riscv.sv(45) has no driver
Info (12128): Elaborating entity "l1_arbiter_request_interface" for hierarchy "riscv:processor|l1_arbiter_request_interface:l1_request[0]"
Warning (12158): Entity "l1_arbiter_request_interface" contains only dangling pins
Info (12128): Elaborating entity "l1_arbiter_return_interface" for hierarchy "riscv:processor|l1_arbiter_return_interface:l1_response[0]"
Warning (12158): Entity "l1_arbiter_return_interface" contains only dangling pins
Info (12128): Elaborating entity "branch_table_interface" for hierarchy "riscv:processor|branch_table_interface:bt"
Warning (12158): Entity "branch_table_interface" contains only dangling pins
Info (12128): Elaborating entity "register_file_decode_interface" for hierarchy "riscv:processor|register_file_decode_interface:rf_decode"
Warning (12158): Entity "register_file_decode_interface" contains only dangling pins
Info (12128): Elaborating entity "csr_inputs_interface" for hierarchy "riscv:processor|csr_inputs_interface:csr_inputs"
Warning (12158): Entity "csr_inputs_interface" contains only dangling pins
Info (12128): Elaborating entity "func_unit_ex_interface" for hierarchy "riscv:processor|func_unit_ex_interface:branch_ex"
Warning (12158): Entity "func_unit_ex_interface" contains only dangling pins
Info (12128): Elaborating entity "instruction_buffer_interface" for hierarchy "riscv:processor|instruction_buffer_interface:ib"
Warning (12158): Entity "instruction_buffer_interface" contains only dangling pins
Info (12128): Elaborating entity "instruction_queue_interface" for hierarchy "riscv:processor|instruction_queue_interface:iq"
Warning (12158): Entity "instruction_queue_interface" contains only dangling pins
Info (12128): Elaborating entity "id_generator_interface" for hierarchy "riscv:processor|id_generator_interface:id_gen"
Warning (12158): Entity "id_generator_interface" contains only dangling pins
Info (12128): Elaborating entity "unit_writeback_interface" for hierarchy "riscv:processor|unit_writeback_interface:unit_wb[0]"
Warning (12158): Entity "unit_writeback_interface" contains only dangling pins
Info (12128): Elaborating entity "register_file_writeback_interface" for hierarchy "riscv:processor|register_file_writeback_interface:rf_wb"
Warning (12158): Entity "register_file_writeback_interface" contains only dangling pins
Info (12128): Elaborating entity "csr_exception_interface" for hierarchy "riscv:processor|csr_exception_interface:csr_exception"
Warning (12158): Entity "csr_exception_interface" contains only dangling pins
Info (12128): Elaborating entity "tlb_interface" for hierarchy "riscv:processor|tlb_interface:itlb"
Warning (12158): Entity "tlb_interface" contains only dangling pins
Info (12128): Elaborating entity "mmu_interface" for hierarchy "riscv:processor|mmu_interface:immu"
Warning (12158): Entity "mmu_interface" contains only dangling pins
Info (12128): Elaborating entity "branch_table" for hierarchy "riscv:processor|branch_table:bt_block"
Info (12128): Elaborating entity "fetch" for hierarchy "riscv:processor|fetch:fetch_block"
Warning (10036): Verilog HDL or VHDL warning at fetch.sv(33): object "bram_access" assigned a value but never read
Warning (10034): Output port "tlb.new_request" at fetch.sv(14) has no driver
Warning (10034): Output port "l1_request.addr" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.data" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.be" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.rnw" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.size" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.amo" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.is_amo" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_request.request" at fetch.sv(17) has no driver
Warning (10034): Output port "l1_response.inv_ack" at fetch.sv(18) has no driver
Info (12128): Elaborating entity "fetch_sub_unit_interface" for hierarchy "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[0]"
Warning (12158): Entity "fetch_sub_unit_interface" contains only dangling pins
Info (12128): Elaborating entity "ibram" for hierarchy "riscv:processor|fetch:fetch_block|ibram:i_bram"
Warning (10036): Verilog HDL or VHDL warning at ibram.sv(13): object "stage2_adv" assigned a value but never read
Info (12128): Elaborating entity "instruction_buffer" for hierarchy "riscv:processor|instruction_buffer:inst_buffer"
Warning (10036): Verilog HDL or VHDL warning at instruction_buffer.sv(22): object "write_index_p2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at instruction_buffer.sv(47): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at instruction_buffer.sv(48): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at instruction_buffer.sv(50): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at instruction_buffer.sv(57): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at instruction_buffer.sv(59): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "decode" for hierarchy "riscv:processor|decode:decode_block"
Warning (10036): Verilog HDL or VHDL warning at decode.sv(47): object "shamt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.sv(67): object "sys_op" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at decode.sv(149): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(151): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(153): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(155): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(157): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(159): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(161): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at decode.sv(342): truncated value with size 3 to match size of target (2)
Warning (10034): Output port "alu_inputs.using_pc" at decode.sv(19) has no driver
Warning (10034): Output port "csr_inputs.system_op" at decode.sv(22) has no driver
Warning (10034): Output port "csr_inputs.zero_operand" at decode.sv(22) has no driver
Info (12128): Elaborating entity "register_file" for hierarchy "riscv:processor|register_file:register_file_block"
Warning (10034): Output port "rf_decode.rd_conflict" at register_file.sv(11) has no driver
Info (12128): Elaborating entity "id_generator" for hierarchy "riscv:processor|id_generator:id_gen_block"
Warning (10230): Verilog HDL assignment warning at id_generator.sv(33): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "instruction_queue" for hierarchy "riscv:processor|instruction_queue:inst_queue"
Info (12128): Elaborating entity "branch_unit" for hierarchy "riscv:processor|branch_unit:branch_unit_block"
Warning (10958): SystemVerilog warning at branch_unit.sv(39): unique or priority keyword makes case statement complete
Info (12128): Elaborating entity "alu_unit" for hierarchy "riscv:processor|alu_unit:alu_unit_block"
Warning (10958): SystemVerilog warning at alu_unit.sv(41): unique or priority keyword makes case statement complete
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "riscv:processor|alu_unit:alu_unit_block|barrel_shifter:shifter"
Info (12128): Elaborating entity "load_store_unit" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block"
Warning (10036): Verilog HDL or VHDL warning at load_store_unit.sv(60): object "unaligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at load_store_unit.sv(74): object "is_amo" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at load_store_unit.sv(75): object "amo_op" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at load_store_unit.sv(141): all case item expressions in this case statement are onehot
Warning (10958): SystemVerilog warning at load_store_unit.sv(170): unique or priority keyword makes case statement complete
Warning (10958): SystemVerilog warning at load_store_unit.sv(180): unique or priority keyword makes case statement complete
Warning (10230): Verilog HDL assignment warning at load_store_unit.sv(210): truncated value with size 32 to match size of target (2)
Warning (10958): SystemVerilog warning at load_store_unit.sv(269): unique or priority keyword makes case statement complete
Warning (10030): Net "unit_data_array[2]" at load_store_unit.sv(65) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "l1_request.addr" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.data" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.be" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.rnw" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.size" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.amo" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.is_amo" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_request.request" at load_store_unit.sv(15) has no driver
Warning (10034): Output port "l1_response.inv_ack" at load_store_unit.sv(16) has no driver
Warning (10034): Output port "m_axi.araddr" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arvalid" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arlen" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arsize" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arburst" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arcache" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.arid" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awaddr" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.rready" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awvalid" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awlen" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awsize" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awburst" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awcache" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.awid" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.wdata" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.wvalid" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.wstrb" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.wlast" at load_store_unit.sv(20) has no driver
Warning (10034): Output port "m_axi.bready" at load_store_unit.sv(20) has no driver
Info (12128): Elaborating entity "ls_sub_unit_interface" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[0]"
Warning (12158): Entity "ls_sub_unit_interface" contains only dangling pins
Info (12128): Elaborating entity "fifo_interface" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:input_fifo"
Warning (12158): Entity "fifo_interface" contains only dangling pins
Info (12128): Elaborating entity "fifo_interface" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:load_attributes"
Warning (12158): Entity "fifo_interface" contains only dangling pins
Info (12128): Elaborating entity "fifo_interface" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|fifo_interface:wb_fifo"
Warning (12158): Entity "fifo_interface" contains only dangling pins
Info (12128): Elaborating entity "non_muxed_on_input_buffer" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_input_buffer:ls_input_fifo"
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(26): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(28): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(36): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(38): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "non_muxed_on_output_buffer" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo"
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(35): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(37): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(91): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(93): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "fifo.empty" at non_muxed_on_output_buffer.sv(18) has no driver
Info (12128): Elaborating entity "dbram" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|dbram:d_bram"
Info (12128): Elaborating entity "avalon_master" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus"
Warning (10492): VHDL Process Statement warning at avalon_master.vhd(93): signal "avrnwd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at avalon_master.vhd(117): inferring latch(es) for signal or variable "ready", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at avalon_master.vhd(117): inferring latch(es) for signal or variable "avread", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at avalon_master.vhd(117): inferring latch(es) for signal or variable "avwrite", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at avalon_master.vhd(117): inferring latch(es) for signal or variable "data_valid", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_valid" at avalon_master.vhd(117)
Info (10041): Inferred latch for "avwrite" at avalon_master.vhd(117)
Info (10041): Inferred latch for "avread" at avalon_master.vhd(117)
Info (10041): Inferred latch for "ready" at avalon_master.vhd(117)
Info (12128): Elaborating entity "flipflop" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:address_in0"
Info (12128): Elaborating entity "flipflop" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:rnw0"
Info (12128): Elaborating entity "flipflop" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|avalon_master:avalon_bus|flipflop:be0"
Info (12128): Elaborating entity "non_muxed_on_output_buffer" for hierarchy "riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo"
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(35): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(37): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(91): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(93): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "fifo.empty" at non_muxed_on_output_buffer.sv(18) has no driver
Info (12128): Elaborating entity "csr_unit" for hierarchy "riscv:processor|csr_unit:csr_unit_block"
Warning (10858): Verilog HDL warning at csr_unit.sv(172): object stvec used but never assigned
Warning (10036): Verilog HDL or VHDL warning at csr_unit.sv(181): object "user_write" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at csr_unit.sv(216): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at csr_unit.sv(217): truncated value with size 2 to match size of target (1)
Warning (10027): Verilog HDL or VHDL warning at the csr_unit.sv(285): index expression is not wide enough to address all of the elements in the array
Warning (10958): SystemVerilog warning at csr_unit.sv(304): unique or priority keyword makes case statement complete
Warning (10958): SystemVerilog warning at csr_unit.sv(334): unique or priority keyword makes case statement complete
Warning (10958): SystemVerilog warning at csr_unit.sv(321): unique or priority keyword makes case statement complete
Warning (10030): Net "stvec" at csr_unit.sv(172) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "csr_exception.csr_pc" at csr_unit.sv(16) has no driver
Info (12128): Elaborating entity "mul_unit" for hierarchy "riscv:processor|mul_unit:mul_unit_block"
Warning (10230): Verilog HDL assignment warning at mul_unit.sv(35): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at mul_unit.sv(37): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "mul" for hierarchy "riscv:processor|mul_unit:mul_unit_block|mul:multiplier"
Info (12128): Elaborating entity "non_muxed_on_output_buffer" for hierarchy "riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo"
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(34): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(35): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(37): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(91): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_output_buffer.sv(93): truncated value with size 32 to match size of target (3)
Warning (10034): Output port "fifo.empty" at non_muxed_on_output_buffer.sv(18) has no driver
Info (12128): Elaborating entity "div_unit" for hierarchy "riscv:processor|div_unit:div_unit_block"
Info (12128): Elaborating entity "fifo_interface" for hierarchy "riscv:processor|div_unit:div_unit_block|fifo_interface:input_fifo"
Warning (12158): Entity "fifo_interface" contains only dangling pins
Info (12128): Elaborating entity "non_muxed_on_input_buffer" for hierarchy "riscv:processor|div_unit:div_unit_block|non_muxed_on_input_buffer:div_input_fifo"
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(36): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at non_muxed_on_input_buffer.sv(38): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "quickdiv" for hierarchy "riscv:processor|div_unit:div_unit_block|quickdiv:div"
Info (12128): Elaborating entity "msb" for hierarchy "riscv:processor|div_unit:div_unit_block|quickdiv:div|msb:msb_r"
Warning (10230): Verilog HDL assignment warning at msb.sv(26): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at msb.sv(30): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at msb.sv(31): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at msb.sv(32): truncated value with size 33 to match size of target (5)
Info (12128): Elaborating entity "bitops_unit" for hierarchy "riscv:processor|bitops_unit:bitops_unit_block"
Warning (10631): VHDL Process Statement warning at bitops_unit.vhd(69): inferring latch(es) for signal or variable "ready", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bitops_unit.vhd(69): inferring latch(es) for signal or variable "early_done", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at bitops_unit.vhd(69): inferring latch(es) for signal or variable "rd", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rd[0]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[1]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[2]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[3]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[4]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[5]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[6]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[7]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[8]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[9]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[10]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[11]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[12]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[13]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[14]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[15]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[16]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[17]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[18]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[19]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[20]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[21]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[22]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[23]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[24]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[25]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[26]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[27]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[28]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[29]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[30]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "rd[31]" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "early_done" at bitops_unit.vhd(69)
Info (10041): Inferred latch for "ready" at bitops_unit.vhd(69)
Info (12128): Elaborating entity "write_back" for hierarchy "riscv:processor|write_back:write_back_mux"
Warning (10036): Verilog HDL or VHDL warning at write_back.sv(17): object "done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at write_back.sv(30): object "iq_index_r" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at write_back.sv(61): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at write_back.sv(73): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "byte_en_BRAM" for hierarchy "byte_en_BRAM:inst_data_ram"
Info (12128): Elaborating entity "altera_byte_enable_ram" for hierarchy "byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o424.tdf
    Info (12023): Found entity 1: altsyncram_o424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eii.tdf
    Info (12023): Found entity 1: cntr_eii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.04.03.16:23:58 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12161): Node "avalon_interface:m_avalon|avalon_interface.writeresponsevalid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "avalon_interface:m_avalon|avalon_interface.readdatavalid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[0]|l1_arbiter_request_interface.ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.size[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.size[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.size[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.rnw" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.request" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.is_amo" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.be[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.be[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.be[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.be[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.amo[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.amo[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.amo[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.amo[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.amo[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.addr[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[1]|l1_arbiter_request_interface.ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[2]|l1_arbiter_request_interface.ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.size[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.size[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.size[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.rnw" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.request" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.is_amo" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.be[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.be[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.be[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.be[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.amo[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.amo[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.amo[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.amo[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.amo[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.addr[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_request_interface:l1_request[3]|l1_arbiter_request_interface.ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.inv_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[0]|l1_arbiter_return_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.inv_ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[1]|l1_arbiter_return_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.inv_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[2]|l1_arbiter_return_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.inv_ack" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|l1_arbiter_return_interface:l1_response[3]|l1_arbiter_return_interface.data[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|unit_writeback_interface:unit_wb[6]|unit_writeback_interface.done" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.pc[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.code[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.code[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.code[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.code[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|csr_exception_interface:csr_exception|csr_exception_interface.addr[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|tlb_interface:itlb|tlb_interface.flush_complete" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|tlb_interface:itlb|tlb_interface.flush" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|tlb_interface:dtlb|tlb_interface.flush_complete" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|tlb_interface:dtlb|tlb_interface.flush" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.write_entry" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.virtual_address[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.rnw" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_request" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.new_phys_addr[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:immu|mmu_interface.execute" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.write_entry" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.virtual_address[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.rnw" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_request" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.new_phys_addr[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|mmu_interface:dmmu|mmu_interface.execute" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.ready" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|fetch:fetch_block|fetch_sub_unit_interface:fetch_sub[1]|fetch_sub_unit_interface.data_out[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[2]|ls_sub_unit_interface.ready" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "riscv:processor|load_store_unit:load_store_unit_block|ls_sub_unit_interface:ls_sub[2]|ls_sub_unit_interface.data_valid" is stuck at GND because node is in wire loop and does not have a source
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "riscv:processor|instruction_buffer:inst_buffer|shift_reg" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:attributes_fifo|shift_reg" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "riscv:processor|register_file:register_file_block|register" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "riscv:processor|div_unit:div_unit_block|non_muxed_on_output_buffer:output_fifo|shift_reg" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "riscv:processor|mul_unit:mul_unit_block|non_muxed_on_output_buffer:output_fifo|shift_reg" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "riscv:processor|load_store_unit:load_store_unit_block|non_muxed_on_output_buffer:output_fifo|shift_reg" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter WIDTH_BYTEENA_B set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter BYTEENA_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv:processor|branch_table:bt_block|branch_table_addr_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab6.ram1_branch_table_159b169a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv:processor|branch_table:bt_block|branch_table_tag_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab6.ram0_branch_table_159b169a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "riscv:processor|mul_unit:mul_unit_block|mul:multiplier|Mult0"
Info (12130): Elaborated megafunction instantiation "byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "byte_en_BRAM:inst_data_ram|altera_byte_enable_ram:ram_block|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab6.ram0_altera_byte_enable_ram_e9213f81.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ns32.tdf
    Info (12023): Found entity 1: altsyncram_ns32
Info (12130): Elaborated megafunction instantiation "riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0"
Info (12133): Instantiated megafunction "riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab6.ram1_branch_table_159b169a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sql1.tdf
    Info (12023): Found entity 1: altsyncram_sql1
Info (12130): Elaborated megafunction instantiation "riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0"
Info (12133): Instantiated megafunction "riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab6.ram0_branch_table_159b169a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pql1.tdf
    Info (12023): Found entity 1: altsyncram_pql1
Info (12130): Elaborated megafunction instantiation "riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "riscv:processor|mul_unit:mul_unit_block|mul:multiplier|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "riscv:processor|branch_table:bt_block|altsyncram:branch_table_tag_ram_rtl_0|altsyncram_pql1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "riscv:processor|branch_table:bt_block|altsyncram:branch_table_addr_ram_rtl_0|altsyncram_sql1:auto_generated|ram_block1a1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 204 buffer(s)
    Info (13019): Ignored 204 SOFT buffer(s)
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Warning (13012): Latch riscv:processor|bitops_unit:bitops_unit_block|rd[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv:processor|decode:decode_block|bit_inputs.fn3[2]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "auto_gen" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME auto_gen HAS_SOPCINFO 1 GENERATION_ID 1489626560" -entity auto_gen -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
Warning (20013): Ignored assignments for entity "auto_gen_altpll_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity auto_gen_altpll_0 -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity auto_gen_altpll_0 -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity auto_gen_altpll_0 -qip hw/auto_gen/synthesis/auto_gen.qip -library auto_gen was ignored
Info (144001): Generated suppressed messages file C:/Users/bgolamco/Desktop/lab6/output_files/lab6.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 607 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 13890 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 13486 logic cells
    Info (21064): Implemented 386 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 889 warnings
    Info: Peak virtual memory: 861 megabytes
    Info: Processing ended: Mon Apr 03 16:24:33 2017
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bgolamco/Desktop/lab6/output_files/lab6.map.smsg.


