-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
-- Date        : Thu Oct 24 13:49:01 2013
-- Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
-- Command     : write_vhdl -force -mode funcsim
--               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_funcsim.vhdl
-- Design      : ten_gig_eth_mac_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_mac_ipxgmac_gen is
  port (
    reset : in STD_LOGIC;
    tx_axis_aresetn : in STD_LOGIC;
    tx_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_axis_tvalid : in STD_LOGIC;
    tx_axis_tlast : in STD_LOGIC;
    tx_axis_tuser : in STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tready : out STD_LOGIC;
    tx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_ts_axis_tvalid : out STD_LOGIC;
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pause_req : in STD_LOGIC;
    rx_axis_aresetn : in STD_LOGIC;
    rx_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_axis_tvalid : out STD_LOGIC;
    rx_axis_tuser : out STD_LOGIC;
    rx_axis_tlast : out STD_LOGIC;
    rx_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_ts_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx_ts_axis_tvalid : out STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    bus2ip_clk : in STD_LOGIC;
    bus2ip_reset : in STD_LOGIC;
    bus2ip_rnw : in STD_LOGIC;
    bus2ip_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    bus2ip_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_cs : in STD_LOGIC;
    ip2bus_rdack : out STD_LOGIC;
    ip2bus_wrack : out STD_LOGIC;
    ip2bus_error : out STD_LOGIC;
    xgmacint : out STD_LOGIC;
    mdc_out : out STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    tx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 1 downto 0 );
    systemtimer_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    systemtimer_ns_field : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_clk0 : in STD_LOGIC;
    tx_dcm_lock : in STD_LOGIC;
    xgmii_txd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_clk0 : in STD_LOGIC;
    rx_dcm_lock : in STD_LOGIC;
    xgmii_rxd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphy_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rxphy_ns_field : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute c_family : string;
  attribute c_family of ten_gig_eth_mac_ipxgmac_gen : entity is "virtex7";
  attribute c_has_stats : string;
  attribute c_has_stats of ten_gig_eth_mac_ipxgmac_gen : entity is "false";
  attribute c_has_management : string;
  attribute c_has_management of ten_gig_eth_mac_ipxgmac_gen : entity is "false";
  attribute c_has_wan_support : string;
  attribute c_has_wan_support of ten_gig_eth_mac_ipxgmac_gen : entity is "false";
  attribute c_1588 : integer;
  attribute c_1588 of ten_gig_eth_mac_ipxgmac_gen : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ten_gig_eth_mac_ipxgmac_gen : entity is "yes";
end ten_gig_eth_mac_ipxgmac_gen;

architecture STRUCTURE of ten_gig_eth_mac_ipxgmac_gen is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal good_frame_to_tx : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[0]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[1]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[2]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[3]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[3]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[6]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[7]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[8]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_axi_tx_state[9]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[11]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[11]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[11]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[11]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[13]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[14]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_100\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_101\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_102\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_103\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_104\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_105\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_106\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_107\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_108\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_109\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_110\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_111\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_112\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_113\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_114\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_115\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_116\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_117\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_118\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_119\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_120\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_121\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_122\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_123\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_124\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_42\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_43\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_44\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_45\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_46\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_47\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_48\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_49\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_50\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_51\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_52\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_53\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_54\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_55\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_56\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_57\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_58\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_59\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_60\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_61\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_62\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_63\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_64\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_65\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_66\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_67\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_68\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_69\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_70\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_71\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_72\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_73\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_74\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_75\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_76\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_77\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_78\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_79\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_80\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_81\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_82\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_83\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_84\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_85\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_86\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_87\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_88\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_89\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_90\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_91\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_92\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_93\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_94\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_95\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_96\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_97\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_98\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[15]_i_99\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[5]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[5]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_state[9]_i_2\ : STD_LOGIC;
  signal \n_0_G_ASYNC.tx_dic_i_1\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[3]_i_2\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[5]_i_1\ : STD_LOGIC;
  signal \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\ : STD_LOGIC;
  signal n_0_add_control_enable_i_1 : STD_LOGIC;
  signal n_0_add_match_lower_i_10 : STD_LOGIC;
  signal n_0_add_match_lower_i_3 : STD_LOGIC;
  signal n_0_add_match_lower_i_4 : STD_LOGIC;
  signal n_0_add_match_lower_i_5 : STD_LOGIC;
  signal n_0_add_match_lower_i_6 : STD_LOGIC;
  signal n_0_add_match_lower_i_7 : STD_LOGIC;
  signal n_0_add_match_lower_i_8 : STD_LOGIC;
  signal n_0_add_match_lower_i_9 : STD_LOGIC;
  signal n_0_add_match_lower_reg_i_2 : STD_LOGIC;
  signal n_0_add_match_upper_i_10 : STD_LOGIC;
  signal n_0_add_match_upper_i_3 : STD_LOGIC;
  signal n_0_add_match_upper_i_4 : STD_LOGIC;
  signal n_0_add_match_upper_i_5 : STD_LOGIC;
  signal n_0_add_match_upper_i_6 : STD_LOGIC;
  signal n_0_add_match_upper_i_7 : STD_LOGIC;
  signal n_0_add_match_upper_i_8 : STD_LOGIC;
  signal n_0_add_match_upper_i_9 : STD_LOGIC;
  signal n_0_add_match_upper_reg_i_2 : STD_LOGIC;
  signal n_0_axi_eof_reg_i_2 : STD_LOGIC;
  signal n_0_axi_eof_reg_i_3 : STD_LOGIC;
  signal n_0_axi_eof_reg_i_4 : STD_LOGIC;
  signal n_0_bad_crc_i_2 : STD_LOGIC;
  signal n_0_bad_frame_i_2 : STD_LOGIC;
  signal n_0_bad_opcode_int_i_1 : STD_LOGIC;
  signal n_0_bad_opcode_int_i_2 : STD_LOGIC;
  signal n_0_bad_opcode_int_i_3 : STD_LOGIC;
  signal n_0_bad_opcode_int_i_4 : STD_LOGIC;
  signal n_0_bad_opcode_int_i_5 : STD_LOGIC;
  signal n_0_block_other_underruns_i_2 : STD_LOGIC;
  signal n_0_broad_add_match_i_10 : STD_LOGIC;
  signal n_0_broad_add_match_i_2 : STD_LOGIC;
  signal n_0_broad_add_match_i_3 : STD_LOGIC;
  signal n_0_broad_add_match_i_4 : STD_LOGIC;
  signal n_0_broad_add_match_i_5 : STD_LOGIC;
  signal n_0_broad_add_match_i_6 : STD_LOGIC;
  signal n_0_broad_add_match_i_7 : STD_LOGIC;
  signal n_0_broad_add_match_i_8 : STD_LOGIC;
  signal n_0_broad_add_match_i_9 : STD_LOGIC;
  signal n_0_broadcast_i_1 : STD_LOGIC;
  signal n_0_broadcast_match_i_1 : STD_LOGIC;
  signal \n_0_byte_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_byte_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_byte_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_byte_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_byte_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_byte_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_byte_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_byte_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_byte_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_byte_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_byte_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_byte_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_byte_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_byte_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_byte_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_byte_en_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_byte_en_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_byte_en_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_byte_en_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_c_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_c_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][0]_srl10_i_2\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][1]_srl10_i_2\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][1]_srl10_i_3\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][2]_srl10_i_2\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][2]_srl10_i_4\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][3]_srl10_i_3\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][4]_srl10_i_3\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][5]_srl10_i_3\ : STD_LOGIC;
  signal \n_0_c_pipeline_reg[8][6]_srl10_i_3\ : STD_LOGIC;
  signal n_0_calculating_i_1 : STD_LOGIC;
  signal \n_0_col_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_col_cnt[6]_i_1\ : STD_LOGIC;
  signal n_0_control_enable_i_1 : STD_LOGIC;
  signal n_0_control_enable_i_2 : STD_LOGIC;
  signal n_0_control_enable_i_3 : STD_LOGIC;
  signal n_0_control_enable_i_4 : STD_LOGIC;
  signal n_0_control_len_error_i_1 : STD_LOGIC;
  signal \n_0_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_count[0]_i_10\ : STD_LOGIC;
  signal \n_0_count[0]_i_11\ : STD_LOGIC;
  signal \n_0_count[0]_i_12\ : STD_LOGIC;
  signal \n_0_count[0]_i_13\ : STD_LOGIC;
  signal \n_0_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_count[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_count[4]_i_6\ : STD_LOGIC;
  signal \n_0_count[4]_i_7\ : STD_LOGIC;
  signal \n_0_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_count[5]_i_2\ : STD_LOGIC;
  signal \n_0_count[5]_i_3\ : STD_LOGIC;
  signal \n_0_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_count[6]_i_2\ : STD_LOGIC;
  signal \n_0_count[7]_i_1\ : STD_LOGIC;
  signal \n_0_count[7]_i_10\ : STD_LOGIC;
  signal \n_0_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_count[7]_i_5\ : STD_LOGIC;
  signal \n_0_count[7]_i_6\ : STD_LOGIC;
  signal \n_0_count[7]_i_7\ : STD_LOGIC;
  signal \n_0_count[7]_i_8\ : STD_LOGIC;
  signal \n_0_count[7]_i_9\ : STD_LOGIC;
  signal \n_0_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_count_reg[4]_i_2\ : STD_LOGIC;
  signal n_0_count_set_i_1 : STD_LOGIC;
  signal n_0_count_set_int_i_1 : STD_LOGIC;
  signal n_0_count_set_int_i_2 : STD_LOGIC;
  signal n_0_count_set_int_i_3 : STD_LOGIC;
  signal n_0_count_set_int_i_4 : STD_LOGIC;
  signal n_0_count_set_int_i_5 : STD_LOGIC;
  signal n_0_count_set_int_i_6 : STD_LOGIC;
  signal \n_0_counter[11]_i_2\ : STD_LOGIC;
  signal \n_0_counter[11]_i_3\ : STD_LOGIC;
  signal \n_0_counter[11]_i_4\ : STD_LOGIC;
  signal \n_0_counter[11]_i_5\ : STD_LOGIC;
  signal \n_0_counter[15]_i_2\ : STD_LOGIC;
  signal \n_0_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_counter[3]_i_3\ : STD_LOGIC;
  signal \n_0_counter[3]_i_4\ : STD_LOGIC;
  signal \n_0_counter[3]_i_5\ : STD_LOGIC;
  signal \n_0_counter[3]_i_6\ : STD_LOGIC;
  signal \n_0_counter[7]_i_2\ : STD_LOGIC;
  signal \n_0_counter[7]_i_3\ : STD_LOGIC;
  signal \n_0_counter[7]_i_4\ : STD_LOGIC;
  signal \n_0_counter[7]_i_5\ : STD_LOGIC;
  signal \n_0_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_counter_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_ctrl[1]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_ctrl[2]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[0]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[1]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[2]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[3]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[4]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[5]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[6]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[7]_i_1\ : STD_LOGIC;
  signal \n_0_crc_bytes_valid[7]_i_2\ : STD_LOGIC;
  signal \n_0_crc_data[15]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[23]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[31]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[39]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[47]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[55]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[63]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_crc_data_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_crc_dv_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_crc_dv_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_crc_dv_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_crc_dv_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_crc_dv_reg[3]_i_1\ : STD_LOGIC;
  signal n_0_crc_insert_d1_i_2 : STD_LOGIC;
  signal n_0_crc_insert_d_i_2 : STD_LOGIC;
  signal n_0_crc_insert_out_i_1 : STD_LOGIC;
  signal \n_0_crc_invalid[1]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[1]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[1]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[1]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_6\ : STD_LOGIC;
  signal \n_0_crc_invalid[2]_i_7\ : STD_LOGIC;
  signal \n_0_crc_invalid[3]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[3]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[3]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[3]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_6\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_7\ : STD_LOGIC;
  signal \n_0_crc_invalid[4]_i_8\ : STD_LOGIC;
  signal \n_0_crc_invalid[5]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[5]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[5]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[6]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[6]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[6]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[6]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[6]_i_6\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_2\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_3\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_4\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_5\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_6\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_7\ : STD_LOGIC;
  signal \n_0_crc_invalid[7]_i_8\ : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_2 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_3 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_4 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_5 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_6 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_7 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_8 : STD_LOGIC;
  signal n_0_crc_invalid_early_0_i_9 : STD_LOGIC;
  signal \n_0_crc_pos_d1[2]_i_2\ : STD_LOGIC;
  signal \n_0_crc_pos_d1[2]_i_3\ : STD_LOGIC;
  signal \n_0_crc_pos_d[0]_i_2\ : STD_LOGIC;
  signal \n_0_crc_pos_d[0]_i_3\ : STD_LOGIC;
  signal \n_0_crc_pos_d[0]_i_4\ : STD_LOGIC;
  signal \n_0_crc_pos_d[1]_i_2\ : STD_LOGIC;
  signal \n_0_crc_pos_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_crc_pos_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_crc_pos_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_crc_pos_out[2]_i_2\ : STD_LOGIC;
  signal n_0_crc_select_i_1 : STD_LOGIC;
  signal n_0_custom_preamble_en_qualify_i_1 : STD_LOGIC;
  signal \n_0_d_d1[32]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[32]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[32]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[33]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[33]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[33]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[34]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[34]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[34]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[35]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[35]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[35]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[36]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[36]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[36]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[37]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[37]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[37]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[38]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[38]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[38]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[39]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[39]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[39]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[40]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[40]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[40]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[41]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[41]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[41]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[42]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[42]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[42]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[43]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[43]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[43]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[44]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[44]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[44]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[45]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[45]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[45]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[46]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[46]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[46]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[47]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[47]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[47]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[48]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[48]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[48]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[49]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[49]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[49]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[50]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[50]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[50]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[51]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[51]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[51]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[52]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[52]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[52]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[53]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[53]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[53]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[54]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[54]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[54]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[55]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[55]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[55]_i_3\ : STD_LOGIC;
  signal \n_0_d_d1[56]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[56]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[57]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[57]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[58]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[58]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[59]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[59]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[60]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[60]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[61]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[61]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[62]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[62]_i_2\ : STD_LOGIC;
  signal \n_0_d_d1[63]_i_1\ : STD_LOGIC;
  signal \n_0_d_d1[63]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[0]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[10]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[11]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[12]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[13]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[14]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[15]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[16]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[17]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[18]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[19]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[1]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[20]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[21]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[22]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[23]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[24]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[25]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[26]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[27]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[28]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[29]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[2]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[30]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[31]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[32]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[33]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[34]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[35]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[36]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[37]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[38]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[39]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[3]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[40]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[41]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[42]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[43]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[44]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[45]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[46]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[47]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[48]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[49]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[4]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[50]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[51]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[52]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[53]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[54]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[55]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[56]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[57]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[58]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[59]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[5]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[60]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[61]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[62]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[63]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[63]_i_3\ : STD_LOGIC;
  signal \n_0_d_in_d1[63]_i_4\ : STD_LOGIC;
  signal \n_0_d_in_d1[6]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[7]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[8]_i_2\ : STD_LOGIC;
  signal \n_0_d_in_d1[9]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[32]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[32]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[32]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[33]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[33]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[33]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[34]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[34]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[34]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[35]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[35]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[35]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[36]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[36]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[36]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[37]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[37]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[37]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[38]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[38]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[38]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[39]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[39]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[39]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[40]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[40]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[41]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[41]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[42]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[42]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[43]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[43]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[44]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[44]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[45]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[45]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[46]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[46]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[47]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[47]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[48]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[48]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[48]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[48]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[49]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[49]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[49]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[50]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[50]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[50]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[51]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[51]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[51]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[52]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[52]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[52]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[53]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[53]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[53]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[54]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[54]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[54]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[55]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[55]_i_4\ : STD_LOGIC;
  signal \n_0_d_out[55]_i_5\ : STD_LOGIC;
  signal \n_0_d_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[56]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[57]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[58]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[59]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[60]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[61]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[62]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[63]_i_2\ : STD_LOGIC;
  signal \n_0_d_out[63]_i_3\ : STD_LOGIC;
  signal \n_0_d_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_d_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[0]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[10]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[11]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[11]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[11]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[12]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[12]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[12]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[13]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[13]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[13]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[14]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[14]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[14]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[14]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[14]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_10\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_11\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_12\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[15]_i_9\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[16]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_10\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[17]_i_9\ : STD_LOGIC;
  signal \n_0_d_out_int[18]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[18]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[18]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[18]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[18]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[19]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[19]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[1]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[20]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[20]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[21]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[21]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[21]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[21]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[22]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[22]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_10\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_11\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[23]_i_9\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[24]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[25]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[25]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[25]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[25]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[25]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[26]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[26]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[26]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[26]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[26]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[27]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[27]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[28]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[28]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[29]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[29]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_10\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_11\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[2]_i_9\ : STD_LOGIC;
  signal \n_0_d_out_int[30]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[30]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[31]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[32]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[32]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[32]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[32]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[33]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[33]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[33]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[33]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[33]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[34]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[35]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[35]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[36]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[36]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[37]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[37]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[38]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[38]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[39]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[3]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[40]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[40]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[40]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[40]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[40]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[41]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[42]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[42]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[42]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[42]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[42]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[43]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[43]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[43]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[43]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[44]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[44]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[45]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[45]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[46]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[46]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[47]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[48]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[49]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[4]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[50]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[51]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[51]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[52]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[52]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[53]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[53]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[54]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[54]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[55]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[56]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[57]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[57]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[57]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[57]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[58]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[58]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[58]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[58]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[59]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[59]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[5]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[5]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[60]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[60]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[61]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[61]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[62]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[62]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[63]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[63]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[63]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[63]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[6]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[6]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_10\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_8\ : STD_LOGIC;
  signal \n_0_d_out_int[7]_i_9\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[8]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_1\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_2\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_3\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_4\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_5\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_6\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_7\ : STD_LOGIC;
  signal \n_0_d_out_int[9]_i_8\ : STD_LOGIC;
  signal \n_0_data_avail_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_data_avail_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[1]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[2]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[3]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[4]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[5]_i_1\ : STD_LOGIC;
  signal \n_0_data_bytes_ctrl[6]_i_1\ : STD_LOGIC;
  signal \n_0_data_valid[7]_i_2\ : STD_LOGIC;
  signal \n_0_decode/data_valid[0]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[1]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[2]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[3]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[4]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[5]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[6]_i_1\ : STD_LOGIC;
  signal \n_0_decode/data_valid[7]_i_1\ : STD_LOGIC;
  signal \n_0_decode/exceed_18bytes_i_1\ : STD_LOGIC;
  signal \n_0_decode/exceed_length_type_i_1\ : STD_LOGIC;
  signal \n_0_decode/exceed_min_length_i_1\ : STD_LOGIC;
  signal \n_0_decode/number_of_bytes[3]_i_1\ : STD_LOGIC;
  signal \n_0_decode/stats_length[0]_i_1\ : STD_LOGIC;
  signal \n_0_decode/stats_length[1]_i_1\ : STD_LOGIC;
  signal \n_0_decode/stats_length[2]_i_1\ : STD_LOGIC;
  signal \n_0_decode/stop_wrap_around_i_1\ : STD_LOGIC;
  signal \n_0_decode/terminate_control[2]_i_1\ : STD_LOGIC;
  signal n_0_deferring_q_i_1 : STD_LOGIC;
  signal n_0_deferring_q_i_2 : STD_LOGIC;
  signal n_0_deferring_q_i_3 : STD_LOGIC;
  signal n_0_deferring_q_i_4 : STD_LOGIC;
  signal n_0_deferring_q_i_5 : STD_LOGIC;
  signal \n_0_dest_add[0]_i_2\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_type_lower[0]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_type_lower[1]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_type_upper[0]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/seq_type_upper[1]_i_1\ : STD_LOGIC;
  signal \n_0_detect_link_fail/sm_active_i_1\ : STD_LOGIC;
  signal n_0_end_of_padding_i_2 : STD_LOGIC;
  signal n_0_end_of_padding_i_3 : STD_LOGIC;
  signal \n_0_error_code_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_error_code_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_error_code_reg[7]_i_3\ : STD_LOGIC;
  signal n_0_error_reg_i_1 : STD_LOGIC;
  signal \n_0_error_reg_i_1__0\ : STD_LOGIC;
  signal n_0_error_reg_i_2 : STD_LOGIC;
  signal \n_0_error_reg_i_2__0\ : STD_LOGIC;
  signal n_0_error_reg_i_3 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_1 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_10 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_11 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_12 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_13 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_14 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_15 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_16 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_17 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_18 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_19 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_20 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_21 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_22 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_23 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_24 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_25 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_26 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_27 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_28 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_29 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_3 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_30 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_31 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_32 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_4 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_6 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_7 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_8 : STD_LOGIC;
  signal n_0_exceed_normal_frame_i_9 : STD_LOGIC;
  signal n_0_exceed_normal_frame_reg_i_5 : STD_LOGIC;
  signal n_0_exceed_vlan_frame_i_1 : STD_LOGIC;
  signal n_0_exceed_vlan_frame_i_2 : STD_LOGIC;
  signal n_0_exceed_vlan_frame_i_3 : STD_LOGIC;
  signal n_0_fcs_error_i_1 : STD_LOGIC;
  signal n_0_feed_d1_i_1 : STD_LOGIC;
  signal n_0_flip_int_i_1 : STD_LOGIC;
  signal n_0_flip_int_i_3 : STD_LOGIC;
  signal n_0_flip_int_i_4 : STD_LOGIC;
  signal n_0_flip_int_i_5 : STD_LOGIC;
  signal n_0_flip_int_i_6 : STD_LOGIC;
  signal n_0_flip_int_i_7 : STD_LOGIC;
  signal n_0_flip_int_i_8 : STD_LOGIC;
  signal n_0_flip_save_i_1 : STD_LOGIC;
  signal \n_0_frame_byte_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_10\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_11\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_4\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_5\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_6\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_8\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[13]_i_9\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[14]_i_4\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[14]_i_6\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[14]_i_7\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_10\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_6\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_7\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_8\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[1]_i_9\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[5]_i_5\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[5]_i_7\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_10\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_11\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_12\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_4\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_5\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_6\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_8\ : STD_LOGIC;
  signal \n_0_frame_byte_reg[9]_i_9\ : STD_LOGIC;
  signal n_0_frame_da_muxed_i_1 : STD_LOGIC;
  signal n_0_frame_is_ctrl_i_1 : STD_LOGIC;
  signal n_0_frame_is_ctrl_i_2 : STD_LOGIC;
  signal n_0_frame_is_type_i_1 : STD_LOGIC;
  signal n_0_frame_is_vlan_i_1 : STD_LOGIC;
  signal n_0_frame_is_vlan_i_2 : STD_LOGIC;
  signal \n_0_frame_is_vlan_i_2__0\ : STD_LOGIC;
  signal n_0_frame_is_vlan_i_3 : STD_LOGIC;
  signal \n_0_frame_is_vlan_i_3__0\ : STD_LOGIC;
  signal n_0_frame_is_vlan_i_4 : STD_LOGIC;
  signal \n_0_frame_is_vlan_i_4__0\ : STD_LOGIC;
  signal n_0_frame_is_vlan_i_5 : STD_LOGIC;
  signal n_0_frame_len_error_stats_i_2 : STD_LOGIC;
  signal n_0_frame_len_error_stats_i_3 : STD_LOGIC;
  signal \n_0_frame_offset[2]_i_2\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[1]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[2]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[3]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[4]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[5]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_ctrl[6]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[0]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[1]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[2]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[3]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[4]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[5]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[6]_i_1\ : STD_LOGIC;
  signal \n_0_full_bytes_valid[7]_i_1\ : STD_LOGIC;
  signal n_0_good_frame_to_tx_i_1 : STD_LOGIC;
  signal \n_0_if_byte_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[10]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[11]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[11]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[11]_i_4\ : STD_LOGIC;
  signal \n_0_if_byte_counter[11]_i_5\ : STD_LOGIC;
  signal \n_0_if_byte_counter[11]_i_6\ : STD_LOGIC;
  signal \n_0_if_byte_counter[12]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[13]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_2\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_4\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_5\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_7\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_8\ : STD_LOGIC;
  signal \n_0_if_byte_counter[14]_i_9\ : STD_LOGIC;
  signal \n_0_if_byte_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_4\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_5\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_6\ : STD_LOGIC;
  signal \n_0_if_byte_counter[2]_i_7\ : STD_LOGIC;
  signal \n_0_if_byte_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[3]_i_2\ : STD_LOGIC;
  signal \n_0_if_byte_counter[3]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_if_byte_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[6]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[7]_i_3\ : STD_LOGIC;
  signal \n_0_if_byte_counter[7]_i_4\ : STD_LOGIC;
  signal \n_0_if_byte_counter[7]_i_5\ : STD_LOGIC;
  signal \n_0_if_byte_counter[7]_i_6\ : STD_LOGIC;
  signal \n_0_if_byte_counter[8]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter[9]_i_1\ : STD_LOGIC;
  signal \n_0_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/eof_during_pad_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/frame_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/frame_offset[1]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/frame_offset[2]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1\ : STD_LOGIC;
  signal \n_0_ifg_control_inst/ifg_counter/count[8]_i_1\ : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_10 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_2 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_3 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_4 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_5 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_6 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_7 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_8 : STD_LOGIC;
  signal n_0_ifg_lower_ok_i_9 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_10 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_2 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_3 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_4 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_5 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_6 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_7 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_8 : STD_LOGIC;
  signal n_0_ifg_upper_ok_i_9 : STD_LOGIC;
  signal n_0_in_frame_reg_i_1 : STD_LOGIC;
  signal \n_0_is_data_d1[0]_i_2\ : STD_LOGIC;
  signal \n_0_is_data_d1[2]_i_2\ : STD_LOGIC;
  signal \n_0_is_data_d1[6]_i_2\ : STD_LOGIC;
  signal \n_0_is_data_d1[7]_i_2\ : STD_LOGIC;
  signal \n_0_is_data_d1[7]_i_3\ : STD_LOGIC;
  signal n_0_is_error_d1_i_2 : STD_LOGIC;
  signal n_0_is_error_d1_i_3 : STD_LOGIC;
  signal \n_0_is_pad_d1[0]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[0]_i_3\ : STD_LOGIC;
  signal \n_0_is_pad_d1[1]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[2]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[3]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[4]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[5]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[6]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[7]_i_2\ : STD_LOGIC;
  signal \n_0_is_pad_d1[7]_i_3\ : STD_LOGIC;
  signal \n_0_is_pause_d1[7]_i_2\ : STD_LOGIC;
  signal \n_0_is_pause_d1[7]_i_3\ : STD_LOGIC;
  signal \n_0_is_pause_d1[7]_i_4\ : STD_LOGIC;
  signal \n_0_is_pause_d1[7]_i_5\ : STD_LOGIC;
  signal n_0_is_start_d1_i_1 : STD_LOGIC;
  signal n_0_is_start_d1_i_2 : STD_LOGIC;
  signal n_0_is_start_d1_i_3 : STD_LOGIC;
  signal n_0_is_start_d1_i_4 : STD_LOGIC;
  signal n_0_is_start_d1_i_5 : STD_LOGIC;
  signal \n_0_is_terminate_d1[0]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[0]_i_3\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[1]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[3]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[3]_i_3\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[4]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[5]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[5]_i_3\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[6]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[6]_i_3\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[6]_i_4\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_10\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_2\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_3\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_4\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_5\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_6\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_7\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_8\ : STD_LOGIC;
  signal \n_0_is_terminate_d1[7]_i_9\ : STD_LOGIC;
  signal n_0_is_underrun_i_2 : STD_LOGIC;
  signal n_0_is_underrun_i_3 : STD_LOGIC;
  signal n_0_is_underrun_i_4 : STD_LOGIC;
  signal \n_0_last_bytes_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_last_bytes_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_last_bytes_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_last_bytes_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_last_bytes_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_last_data[0]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[10]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[11]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[12]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[13]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[14]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[15]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[16]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[17]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[18]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[19]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[1]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[20]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[21]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[22]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[23]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[24]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[25]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[26]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[27]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[28]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[29]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[2]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[30]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[31]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[32]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[33]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[34]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[35]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[36]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[37]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[38]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[39]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[3]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[40]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[41]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[42]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[43]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[44]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[45]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[46]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[47]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[4]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[55]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[5]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[6]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[8]_i_1\ : STD_LOGIC;
  signal \n_0_last_data[9]_i_1\ : STD_LOGIC;
  signal \n_0_last_data_delay_reg[6]_srl7_i_1\ : STD_LOGIC;
  signal \n_0_last_seq_type[1]_i_1\ : STD_LOGIC;
  signal n_0_length_match_i_4 : STD_LOGIC;
  signal n_0_length_match_i_5 : STD_LOGIC;
  signal n_0_length_match_i_6 : STD_LOGIC;
  signal n_0_length_match_i_7 : STD_LOGIC;
  signal n_0_length_match_i_8 : STD_LOGIC;
  signal n_0_length_match_reg1_i_1 : STD_LOGIC;
  signal n_0_length_match_reg1_i_2 : STD_LOGIC;
  signal n_0_length_match_reg_i_3 : STD_LOGIC;
  signal n_0_less_than_10bytes_i_2 : STD_LOGIC;
  signal n_0_less_than_10bytes_i_3 : STD_LOGIC;
  signal n_0_load_max_count_i_1 : STD_LOGIC;
  signal n_0_local_failure_i_1 : STD_LOGIC;
  signal n_0_local_failure_i_3 : STD_LOGIC;
  signal \n_0_max_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_max_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_max_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_max_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_max_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_max_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_max_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_max_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_max_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_max_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_max_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_max_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_max_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_max_count[8]_i_5\ : STD_LOGIC;
  signal n_0_max_count_enable_i_1 : STD_LOGIC;
  signal n_0_max_count_enable_i_2 : STD_LOGIC;
  signal \n_0_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal n_0_max_pkt_len_reached_i_1 : STD_LOGIC;
  signal n_0_max_pkt_len_reached_i_2 : STD_LOGIC;
  signal n_0_max_pkt_len_reached_i_3 : STD_LOGIC;
  signal n_0_max_pkt_reg_i_1 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_1 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_102 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_103 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_104 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_105 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_106 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_107 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_108 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_109 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_110 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_111 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_112 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_113 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_114 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_115 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_116 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_118 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_119 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_120 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_121 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_125 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_127 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_128 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_129 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_13 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_130 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_131 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_132 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_133 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_134 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_14 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_15 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_17 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_18 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_19 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_2 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_20 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_24 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_25 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_26 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_27 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_28 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_29 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_30 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_31 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_33 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_34 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_35 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_36 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_37 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_38 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_39 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_4 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_40 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_42 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_43 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_44 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_45 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_49 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_50 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_51 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_52 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_60 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_61 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_62 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_63 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_64 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_65 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_66 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_67 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_68 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_69 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_7 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_70 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_71 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_72 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_73 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_74 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_75 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_77 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_8 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_81 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_82 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_83 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_84 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_86 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_87 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_88 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_89 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_9 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_90 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_91 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_92 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_93 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_94 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_i_95 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_101 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_12 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_16 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_23 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_32 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_41 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_48 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_6 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_78 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_79 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_80 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_0_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal n_0_multicast_i_1 : STD_LOGIC;
  signal n_0_multicast_i_10 : STD_LOGIC;
  signal n_0_multicast_i_11 : STD_LOGIC;
  signal n_0_multicast_i_3 : STD_LOGIC;
  signal n_0_multicast_i_4 : STD_LOGIC;
  signal n_0_multicast_i_5 : STD_LOGIC;
  signal n_0_multicast_i_6 : STD_LOGIC;
  signal n_0_multicast_i_7 : STD_LOGIC;
  signal n_0_multicast_i_8 : STD_LOGIC;
  signal n_0_multicast_i_9 : STD_LOGIC;
  signal n_0_multicast_match_i_1 : STD_LOGIC;
  signal n_0_multicast_pause_i_10 : STD_LOGIC;
  signal n_0_multicast_pause_i_2 : STD_LOGIC;
  signal n_0_multicast_pause_i_3 : STD_LOGIC;
  signal n_0_multicast_pause_i_4 : STD_LOGIC;
  signal n_0_multicast_pause_i_5 : STD_LOGIC;
  signal n_0_multicast_pause_i_6 : STD_LOGIC;
  signal n_0_multicast_pause_i_7 : STD_LOGIC;
  signal n_0_multicast_pause_i_8 : STD_LOGIC;
  signal n_0_multicast_pause_i_9 : STD_LOGIC;
  signal n_0_mux_control_i_2 : STD_LOGIC;
  signal \n_0_number_of_bytes[0]_i_1\ : STD_LOGIC;
  signal \n_0_number_of_bytes[0]_i_2\ : STD_LOGIC;
  signal \n_0_number_of_bytes[0]_i_3\ : STD_LOGIC;
  signal \n_0_number_of_bytes[1]_i_1\ : STD_LOGIC;
  signal \n_0_number_of_bytes[1]_i_2\ : STD_LOGIC;
  signal \n_0_number_of_bytes[2]_i_1\ : STD_LOGIC;
  signal n_0_out_of_bounds_error_int_i_1 : STD_LOGIC;
  signal n_0_padding_i_1 : STD_LOGIC;
  signal \n_0_pause_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_pause_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_pause_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_pause_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_pause_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_pause_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_pause_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_pause_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_pause_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_pause_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_pause_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_pause_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_pause_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_pause_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_pause_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_pause_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_pause_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_pause_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_pause_crc_reg_i_1 : STD_LOGIC;
  signal \n_0_pause_data_count[1]_i_3\ : STD_LOGIC;
  signal \n_0_pause_data_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_pause_data_count[2]_i_3\ : STD_LOGIC;
  signal n_0_pause_opcode_int_i_1 : STD_LOGIC;
  signal n_0_pause_opcode_int_i_2 : STD_LOGIC;
  signal \n_0_pause_quanta[0]_i_1\ : STD_LOGIC;
  signal \n_0_pause_quanta[1]_i_1\ : STD_LOGIC;
  signal \n_0_pause_quanta[2]_i_1\ : STD_LOGIC;
  signal n_0_pause_req_int_i_1 : STD_LOGIC;
  signal n_0_pause_req_reg_i_1 : STD_LOGIC;
  signal n_0_pause_stats_update_i_1 : STD_LOGIC;
  signal n_0_pause_status_int_i_1 : STD_LOGIC;
  signal n_0_pause_status_int_i_3 : STD_LOGIC;
  signal n_0_pause_status_int_i_4 : STD_LOGIC;
  signal n_0_pause_status_int_i_5 : STD_LOGIC;
  signal n_0_pause_tx_scheduled_i_1 : STD_LOGIC;
  signal \n_0_pause_value[15]_i_1\ : STD_LOGIC;
  signal \n_0_pause_value[15]_i_2\ : STD_LOGIC;
  signal \n_0_preamble_reg[55]_i_1\ : STD_LOGIC;
  signal \n_0_preamble_reg[55]_i_4\ : STD_LOGIC;
  signal n_0_prefixed_en_qualify_i_1 : STD_LOGIC;
  signal n_0_prefixed_en_qualify_i_3 : STD_LOGIC;
  signal n_0_receive_error_i_1 : STD_LOGIC;
  signal n_0_receive_error_i_2 : STD_LOGIC;
  signal \n_0_reg1[0]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[0]_i_5\ : STD_LOGIC;
  signal \n_0_reg1[10]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[10]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[10]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[12]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[13]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[14]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[14]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[15]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[16]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[16]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[16]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[17]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[17]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[17]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[18]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[19]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[20]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[20]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[21]_i_4__0\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[22]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[23]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[24]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[25]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[26]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[27]_i_5\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[28]_i_4__0\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[29]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[2]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[2]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[30]_i_4__0\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_4__0\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_5\ : STD_LOGIC;
  signal \n_0_reg1[31]_i_5__0\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[6]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg1[7]_i_4\ : STD_LOGIC;
  signal \n_0_reg1[8]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[8]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[8]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_1\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_2\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_3\ : STD_LOGIC;
  signal \n_0_reg1[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg2[13]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[14]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[16]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[23]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[23]_i_3\ : STD_LOGIC;
  signal \n_0_reg2[24]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[26]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[27]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[27]_i_3\ : STD_LOGIC;
  signal \n_0_reg2[28]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[28]_i_3\ : STD_LOGIC;
  signal \n_0_reg2[29]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[29]_i_3\ : STD_LOGIC;
  signal \n_0_reg2[30]_i_2\ : STD_LOGIC;
  signal \n_0_reg2[31]_i_1\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[0]_i_1\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[0]_i_2\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[0]_i_3\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[0]_i_4\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[0]_i_5\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[1]_i_1\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[1]_i_2\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[1]_i_3\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[1]_i_4\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[2]_i_1\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[2]_i_2\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[2]_i_3\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[3]_i_1\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[3]_i_2\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[3]_i_3\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_2\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_3\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_4\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_5\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_6\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_7\ : STD_LOGIC;
  signal \n_0_reg_next_terminate[4]_i_8\ : STD_LOGIC;
  signal n_0_remember_prev_block_underrun_i_1 : STD_LOGIC;
  signal n_0_remember_prev_block_underrun_i_2 : STD_LOGIC;
  signal n_0_remember_prev_block_underrun_i_3 : STD_LOGIC;
  signal n_0_remember_prev_block_underrun_i_4 : STD_LOGIC;
  signal n_0_remember_prev_block_underrun_i_5 : STD_LOGIC;
  signal n_0_remote_failure_i_1 : STD_LOGIC;
  signal n_0_rs_disable_reg_i_1 : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/col_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/last_seq_type_reg[0]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/last_seq_type_reg[1]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/remote_failure_reg\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/rxd_reg_reg[24]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/rxd_reg_reg[25]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/rxd_reg_reg[56]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/rxd_reg_reg[57]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/seq_type_reg[0]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/seq_type_reg[1]\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/stage1_reg\ : STD_LOGIC;
  signal \n_0_rsgen/detect_link_fail/stage2_reg\ : STD_LOGIC;
  signal \n_0_rsgen/rs_disable_sync/q_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_lf_i/d_1_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_lf_i/d_2_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_lf_i/d_3_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_lf_i/d_4_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_rf_i/d_1_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_rf_i/d_2_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_rf_i/d_3_reg\ : STD_LOGIC;
  signal \n_0_rsgen/sync_rf_i/d_4_reg\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_rsgen/transmit_link_fail/txd_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx/data_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx/data_count[1]_i_1\ : STD_LOGIC;
  signal n_0_rx_axis_tvalid_i_2 : STD_LOGIC;
  signal n_0_rx_axis_tvalid_i_3 : STD_LOGIC;
  signal n_0_rx_axis_tvalid_i_4 : STD_LOGIC;
  signal n_0_rx_axis_tvalid_i_5 : STD_LOGIC;
  signal \n_0_rx_errors_stage2[6]_i_2\ : STD_LOGIC;
  signal \n_0_rx_errors_stage2[7]_i_2\ : STD_LOGIC;
  signal \n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6\ : STD_LOGIC;
  signal \n_0_rxgen/address_decoding/broad_add_match_reg\ : STD_LOGIC;
  signal \n_0_rxgen/address_decoding/multicast_pause_reg\ : STD_LOGIC;
  signal \n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/calculate_crc/seta_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/calculate_crc/setb_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[10]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[11]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[12]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[13]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[14]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[5]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[6]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[7]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[8]\ : STD_LOGIC;
  signal \n_0_rxgen/config_sync_i/rx_mtu_size_reg[9]\ : STD_LOGIC;
  signal \n_0_rxgen/crc_reset_reg\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][0]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][1]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][2]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][3]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][4]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][5]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][6]\ : STD_LOGIC;
  signal \n_0_rxgen/ctrl_pipeline_reg[4][7]\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][0]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][10]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][11]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][12]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][13]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][14]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][15]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][16]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][17]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][18]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][19]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][1]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][20]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][21]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][22]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][23]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][24]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][25]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][26]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][27]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][28]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][29]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][2]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][30]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][31]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][32]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][33]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][34]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][35]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][36]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][37]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][38]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][39]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][3]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][40]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][41]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][42]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][43]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][44]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][45]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][46]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][47]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][48]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][49]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][50]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][51]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][52]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][53]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][54]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][55]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][56]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][57]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][58]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][59]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][5]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][60]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][61]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][62]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][63]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][6]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][7]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][8]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/data_pipeline_reg[4][9]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/decode/crc_bytes_ctrl_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/crc_bytes_ctrl_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/crc_bytes_valid_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/crc_bytes_valid_reg[6]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[5]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_ctrl_reg[6]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[5]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/data_bytes_valid_reg[6]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/full_bytes_ctrl_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/full_bytes_valid_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/rx_errors_stage1_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/rx_errors_stage1_reg[7]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stage1_reg\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[10]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[11]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[12]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[13]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[14]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[5]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[6]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[7]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[8]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/stats_length_reg[9]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/terminate_control_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/terminate_control_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/decode/terminate_control_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term0_pipeline_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg1_reg[5]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg5_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg5_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg5_reg[4]\ : STD_LOGIC;
  signal \n_0_rxgen/error_detection/terminate_reg5_reg[7]\ : STD_LOGIC;
  signal \n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/inband_fcs_en_held_reg\ : STD_LOGIC;
  signal \n_0_rxgen/jumbo_frames_held_reg\ : STD_LOGIC;
  signal \n_0_rxgen/mtu_en_held_reg\ : STD_LOGIC;
  signal \n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/pause_frame_pipeline_reg[5]_srl6\ : STD_LOGIC;
  signal \n_0_rxgen/rx/bad_opcode_int_reg\ : STD_LOGIC;
  signal \n_0_rxgen/start_code_found_reg_reg\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_reg1_reg[0]\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_reg1_reg[1]\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_reg1_reg[2]\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxc_reg1_reg[3]\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[35]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[36]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[39]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[48]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/synchronise/rxd_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_rxgen/type_frame_pipeline_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6\ : STD_LOGIC;
  signal \n_0_seq_cnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_seq_cnt[2]_i_3\ : STD_LOGIC;
  signal \n_0_seq_cnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_seq_cnt_inc[0]_i_1\ : STD_LOGIC;
  signal \n_0_seq_cnt_inc[1]_i_1\ : STD_LOGIC;
  signal \n_0_seq_cnt_rst_val[0]_i_1\ : STD_LOGIC;
  signal \n_0_seq_cnt_rst_val[0]_i_2\ : STD_LOGIC;
  signal \n_0_seq_cnt_rst_val[1]_i_1\ : STD_LOGIC;
  signal \n_0_seq_type[0]_i_1\ : STD_LOGIC;
  signal \n_0_seq_type[1]_i_1\ : STD_LOGIC;
  signal n_0_seq_upper_mismatch_i_2 : STD_LOGIC;
  signal n_0_seq_upper_mismatch_i_3 : STD_LOGIC;
  signal \n_0_seta[0]_i_2\ : STD_LOGIC;
  signal \n_0_seta[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[0]_i_3\ : STD_LOGIC;
  signal \n_0_seta[0]_i_4\ : STD_LOGIC;
  signal \n_0_seta[10]_i_2\ : STD_LOGIC;
  signal \n_0_seta[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[10]_i_3\ : STD_LOGIC;
  signal \n_0_seta[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[10]_i_4\ : STD_LOGIC;
  signal \n_0_seta[10]_i_4__0\ : STD_LOGIC;
  signal \n_0_seta[10]_i_5\ : STD_LOGIC;
  signal \n_0_seta[11]_i_2\ : STD_LOGIC;
  signal \n_0_seta[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[11]_i_3\ : STD_LOGIC;
  signal \n_0_seta[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[11]_i_4\ : STD_LOGIC;
  signal \n_0_seta[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_seta[11]_i_5\ : STD_LOGIC;
  signal \n_0_seta[11]_i_6\ : STD_LOGIC;
  signal \n_0_seta[12]_i_2\ : STD_LOGIC;
  signal \n_0_seta[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[13]_i_2\ : STD_LOGIC;
  signal \n_0_seta[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[14]_i_2\ : STD_LOGIC;
  signal \n_0_seta[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[14]_i_3\ : STD_LOGIC;
  signal \n_0_seta[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[14]_i_4\ : STD_LOGIC;
  signal \n_0_seta[14]_i_4__0\ : STD_LOGIC;
  signal \n_0_seta[15]_i_2\ : STD_LOGIC;
  signal \n_0_seta[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[15]_i_3\ : STD_LOGIC;
  signal \n_0_seta[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[15]_i_4\ : STD_LOGIC;
  signal \n_0_seta[16]_i_2\ : STD_LOGIC;
  signal \n_0_seta[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[17]_i_2\ : STD_LOGIC;
  signal \n_0_seta[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[17]_i_3\ : STD_LOGIC;
  signal \n_0_seta[17]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[17]_i_4\ : STD_LOGIC;
  signal \n_0_seta[17]_i_5\ : STD_LOGIC;
  signal \n_0_seta[18]_i_2\ : STD_LOGIC;
  signal \n_0_seta[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[18]_i_3\ : STD_LOGIC;
  signal \n_0_seta[18]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[19]_i_2\ : STD_LOGIC;
  signal \n_0_seta[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[1]_i_2\ : STD_LOGIC;
  signal \n_0_seta[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[1]_i_3\ : STD_LOGIC;
  signal \n_0_seta[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[20]_i_2\ : STD_LOGIC;
  signal \n_0_seta[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[21]_i_2\ : STD_LOGIC;
  signal \n_0_seta[21]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[22]_i_2\ : STD_LOGIC;
  signal \n_0_seta[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[22]_i_3\ : STD_LOGIC;
  signal \n_0_seta[23]_i_2\ : STD_LOGIC;
  signal \n_0_seta[24]_i_2\ : STD_LOGIC;
  signal \n_0_seta[24]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[25]_i_2\ : STD_LOGIC;
  signal \n_0_seta[25]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[26]_i_2\ : STD_LOGIC;
  signal \n_0_seta[26]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[27]_i_2\ : STD_LOGIC;
  signal \n_0_seta[27]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[28]_i_2\ : STD_LOGIC;
  signal \n_0_seta[28]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[29]_i_2\ : STD_LOGIC;
  signal \n_0_seta[29]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[2]_i_2\ : STD_LOGIC;
  signal \n_0_seta[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[2]_i_3\ : STD_LOGIC;
  signal \n_0_seta[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[30]_i_2\ : STD_LOGIC;
  signal \n_0_seta[30]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[31]_i_2\ : STD_LOGIC;
  signal \n_0_seta[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[3]_i_2\ : STD_LOGIC;
  signal \n_0_seta[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[3]_i_3\ : STD_LOGIC;
  signal \n_0_seta[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[4]_i_2\ : STD_LOGIC;
  signal \n_0_seta[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[4]_i_3\ : STD_LOGIC;
  signal \n_0_seta[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[4]_i_4\ : STD_LOGIC;
  signal \n_0_seta[4]_i_5\ : STD_LOGIC;
  signal \n_0_seta[5]_i_2\ : STD_LOGIC;
  signal \n_0_seta[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[5]_i_3\ : STD_LOGIC;
  signal \n_0_seta[5]_i_4\ : STD_LOGIC;
  signal \n_0_seta[6]_i_2\ : STD_LOGIC;
  signal \n_0_seta[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[6]_i_3\ : STD_LOGIC;
  signal \n_0_seta[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[7]_i_2\ : STD_LOGIC;
  signal \n_0_seta[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[7]_i_3\ : STD_LOGIC;
  signal \n_0_seta[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_seta[7]_i_4\ : STD_LOGIC;
  signal \n_0_seta[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_seta[7]_i_5\ : STD_LOGIC;
  signal \n_0_seta[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_seta[7]_i_6\ : STD_LOGIC;
  signal \n_0_seta[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_seta[8]_i_2\ : STD_LOGIC;
  signal \n_0_seta[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_seta[8]_i_3\ : STD_LOGIC;
  signal \n_0_seta[8]_i_4\ : STD_LOGIC;
  signal \n_0_seta[9]_i_2\ : STD_LOGIC;
  signal \n_0_seta[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[0]_i_2\ : STD_LOGIC;
  signal \n_0_setb[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[0]_i_3\ : STD_LOGIC;
  signal \n_0_setb[0]_i_4\ : STD_LOGIC;
  signal \n_0_setb[0]_i_5\ : STD_LOGIC;
  signal \n_0_setb[10]_i_2\ : STD_LOGIC;
  signal \n_0_setb[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[10]_i_3\ : STD_LOGIC;
  signal \n_0_setb[11]_i_2\ : STD_LOGIC;
  signal \n_0_setb[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[12]_i_2\ : STD_LOGIC;
  signal \n_0_setb[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[12]_i_3\ : STD_LOGIC;
  signal \n_0_setb[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[12]_i_4\ : STD_LOGIC;
  signal \n_0_setb[13]_i_2\ : STD_LOGIC;
  signal \n_0_setb[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[14]_i_2\ : STD_LOGIC;
  signal \n_0_setb[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[15]_i_2\ : STD_LOGIC;
  signal \n_0_setb[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[15]_i_3\ : STD_LOGIC;
  signal \n_0_setb[15]_i_4\ : STD_LOGIC;
  signal \n_0_setb[15]_i_5\ : STD_LOGIC;
  signal \n_0_setb[16]_i_2\ : STD_LOGIC;
  signal \n_0_setb[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[17]_i_2\ : STD_LOGIC;
  signal \n_0_setb[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[17]_i_3\ : STD_LOGIC;
  signal \n_0_setb[18]_i_2\ : STD_LOGIC;
  signal \n_0_setb[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[19]_i_2\ : STD_LOGIC;
  signal \n_0_setb[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[1]_i_2\ : STD_LOGIC;
  signal \n_0_setb[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[1]_i_3\ : STD_LOGIC;
  signal \n_0_setb[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[1]_i_4\ : STD_LOGIC;
  signal \n_0_setb[1]_i_5\ : STD_LOGIC;
  signal \n_0_setb[1]_i_6\ : STD_LOGIC;
  signal \n_0_setb[20]_i_2\ : STD_LOGIC;
  signal \n_0_setb[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[20]_i_3\ : STD_LOGIC;
  signal \n_0_setb[21]_i_2\ : STD_LOGIC;
  signal \n_0_setb[21]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[21]_i_3\ : STD_LOGIC;
  signal \n_0_setb[22]_i_2\ : STD_LOGIC;
  signal \n_0_setb[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[22]_i_3\ : STD_LOGIC;
  signal \n_0_setb[22]_i_4\ : STD_LOGIC;
  signal \n_0_setb[23]_i_2\ : STD_LOGIC;
  signal \n_0_setb[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[23]_i_3\ : STD_LOGIC;
  signal \n_0_setb[24]_i_2\ : STD_LOGIC;
  signal \n_0_setb[24]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[24]_i_3\ : STD_LOGIC;
  signal \n_0_setb[24]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[25]_i_2\ : STD_LOGIC;
  signal \n_0_setb[25]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[26]_i_2\ : STD_LOGIC;
  signal \n_0_setb[26]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[27]_i_2\ : STD_LOGIC;
  signal \n_0_setb[27]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[27]_i_3\ : STD_LOGIC;
  signal \n_0_setb[28]_i_2\ : STD_LOGIC;
  signal \n_0_setb[28]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[28]_i_3\ : STD_LOGIC;
  signal \n_0_setb[29]_i_2\ : STD_LOGIC;
  signal \n_0_setb[29]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[29]_i_3\ : STD_LOGIC;
  signal \n_0_setb[2]_i_2\ : STD_LOGIC;
  signal \n_0_setb[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[2]_i_3\ : STD_LOGIC;
  signal \n_0_setb[2]_i_4\ : STD_LOGIC;
  signal \n_0_setb[30]_i_2\ : STD_LOGIC;
  signal \n_0_setb[31]_i_2\ : STD_LOGIC;
  signal \n_0_setb[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[3]_i_2\ : STD_LOGIC;
  signal \n_0_setb[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[3]_i_3\ : STD_LOGIC;
  signal \n_0_setb[3]_i_4\ : STD_LOGIC;
  signal \n_0_setb[4]_i_2\ : STD_LOGIC;
  signal \n_0_setb[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[4]_i_3\ : STD_LOGIC;
  signal \n_0_setb[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[4]_i_4\ : STD_LOGIC;
  signal \n_0_setb[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_setb[4]_i_5\ : STD_LOGIC;
  signal \n_0_setb[4]_i_6\ : STD_LOGIC;
  signal \n_0_setb[5]_i_2\ : STD_LOGIC;
  signal \n_0_setb[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[5]_i_3\ : STD_LOGIC;
  signal \n_0_setb[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[6]_i_2\ : STD_LOGIC;
  signal \n_0_setb[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[6]_i_3\ : STD_LOGIC;
  signal \n_0_setb[6]_i_4\ : STD_LOGIC;
  signal \n_0_setb[7]_i_2\ : STD_LOGIC;
  signal \n_0_setb[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[7]_i_3\ : STD_LOGIC;
  signal \n_0_setb[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[7]_i_4\ : STD_LOGIC;
  signal \n_0_setb[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_setb[7]_i_5\ : STD_LOGIC;
  signal \n_0_setb[7]_i_6\ : STD_LOGIC;
  signal \n_0_setb[8]_i_2\ : STD_LOGIC;
  signal \n_0_setb[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[8]_i_3\ : STD_LOGIC;
  signal \n_0_setb[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[8]_i_4\ : STD_LOGIC;
  signal \n_0_setb[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_setb[8]_i_5\ : STD_LOGIC;
  signal \n_0_setb[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_setb[8]_i_6\ : STD_LOGIC;
  signal \n_0_setb[9]_i_2\ : STD_LOGIC;
  signal \n_0_setb[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_setb[9]_i_3\ : STD_LOGIC;
  signal \n_0_setb[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_setb[9]_i_4\ : STD_LOGIC;
  signal n_0_sm_active_i_2 : STD_LOGIC;
  signal n_0_sm_active_i_3 : STD_LOGIC;
  signal \n_0_stage1__0_i_2\ : STD_LOGIC;
  signal \n_0_stage1__0_i_3\ : STD_LOGIC;
  signal n_0_stage1_i_2 : STD_LOGIC;
  signal \n_0_stage1_i_2__0\ : STD_LOGIC;
  signal n_0_stage1_i_3 : STD_LOGIC;
  signal \n_0_stage1_i_3__0\ : STD_LOGIC;
  signal \n_0_stage2__0_i_2\ : STD_LOGIC;
  signal \n_0_stage2__0_i_3\ : STD_LOGIC;
  signal \n_0_stage2__0_i_4\ : STD_LOGIC;
  signal n_0_stage2_i_1 : STD_LOGIC;
  signal n_0_stage2_i_2 : STD_LOGIC;
  signal n_0_stage2_i_3 : STD_LOGIC;
  signal n_0_stage2_i_4 : STD_LOGIC;
  signal n_0_start_alignment_i_1 : STD_LOGIC;
  signal n_0_start_alignment_i_2 : STD_LOGIC;
  signal n_0_start_alignment_i_3 : STD_LOGIC;
  signal n_0_start_alignment_i_4 : STD_LOGIC;
  signal n_0_start_alignment_i_5 : STD_LOGIC;
  signal n_0_start_alignment_i_6 : STD_LOGIC;
  signal n_0_start_alignment_i_7 : STD_LOGIC;
  signal n_0_start_error_i_1 : STD_LOGIC;
  signal \n_0_start_errors[1]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[1]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[1]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[1]_i_4\ : STD_LOGIC;
  signal \n_0_start_errors[2]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[2]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[2]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[2]_i_4\ : STD_LOGIC;
  signal \n_0_start_errors[3]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[3]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[3]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[3]_i_4\ : STD_LOGIC;
  signal \n_0_start_errors[4]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[4]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[4]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[4]_i_4\ : STD_LOGIC;
  signal \n_0_start_errors[5]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[5]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[5]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[5]_i_4\ : STD_LOGIC;
  signal \n_0_start_errors[5]_i_5\ : STD_LOGIC;
  signal \n_0_start_errors[6]_i_1\ : STD_LOGIC;
  signal \n_0_start_errors[6]_i_2\ : STD_LOGIC;
  signal \n_0_start_errors[6]_i_3\ : STD_LOGIC;
  signal \n_0_start_errors[6]_i_4\ : STD_LOGIC;
  signal n_0_start_flag_i_2 : STD_LOGIC;
  signal n_0_start_flag_i_3 : STD_LOGIC;
  signal n_0_start_found_i_2 : STD_LOGIC;
  signal n_0_start_found_lane4_i_3 : STD_LOGIC;
  signal n_0_start_given_d1_i_1 : STD_LOGIC;
  signal n_0_start_given_d1_i_2 : STD_LOGIC;
  signal n_0_start_given_d1_i_4 : STD_LOGIC;
  signal n_0_start_given_d1_i_5 : STD_LOGIC;
  signal n_0_start_given_d1_i_6 : STD_LOGIC;
  signal n_0_start_given_d1_i_7 : STD_LOGIC;
  signal n_0_start_reg_i_1 : STD_LOGIC;
  signal \n_0_stat_byte_int[0]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[0]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[1]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[1]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[2]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[2]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[3]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[3]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[4]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[4]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[4]_i_4\ : STD_LOGIC;
  signal \n_0_stat_byte_int[5]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[5]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[5]_i_4\ : STD_LOGIC;
  signal \n_0_stat_byte_int[6]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[6]_i_2\ : STD_LOGIC;
  signal \n_0_stat_byte_int[6]_i_3\ : STD_LOGIC;
  signal \n_0_stat_byte_int[6]_i_4\ : STD_LOGIC;
  signal \n_0_stat_byte_int[6]_i_5\ : STD_LOGIC;
  signal \n_0_stat_byte_int[7]_i_1\ : STD_LOGIC;
  signal \n_0_stat_byte_int[7]_i_2\ : STD_LOGIC;
  signal \n_0_state[0]_i_10\ : STD_LOGIC;
  signal \n_0_state[0]_i_11\ : STD_LOGIC;
  signal \n_0_state[0]_i_12\ : STD_LOGIC;
  signal \n_0_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_state[0]_i_5\ : STD_LOGIC;
  signal \n_0_state[0]_i_6\ : STD_LOGIC;
  signal \n_0_state[0]_i_7\ : STD_LOGIC;
  signal \n_0_state[0]_i_8\ : STD_LOGIC;
  signal \n_0_state[0]_i_9\ : STD_LOGIC;
  signal \n_0_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_state[2]_i_4\ : STD_LOGIC;
  signal \n_0_state[2]_i_5\ : STD_LOGIC;
  signal \n_0_state[2]_i_6\ : STD_LOGIC;
  signal \n_0_state[2]_i_7\ : STD_LOGIC;
  signal n_0_state_in_frame_i_1 : STD_LOGIC;
  signal n_0_state_in_frame_i_2 : STD_LOGIC;
  signal n_0_state_in_frame_i_3 : STD_LOGIC;
  signal n_0_state_in_frame_i_4 : STD_LOGIC;
  signal n_0_state_in_frame_i_5 : STD_LOGIC;
  signal n_0_state_in_frame_i_6 : STD_LOGIC;
  signal n_0_state_in_frame_i_7 : STD_LOGIC;
  signal \n_0_state_inst/crc_dv_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/crc_dv_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[5]_i_6\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[13]_i_2\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[13]_i_7\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[1]_i_5\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_state_inst/frame_byte_reg_reg[9]_i_7\ : STD_LOGIC;
  signal \n_0_state_inst/min_pkt_len_past_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/min_pkt_len_reached_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/mtusize_limit_exceeded_d1_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/pause_data_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/pause_data_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/pause_data_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/reg_next_terminate[4]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/stat_byte_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_state_inst/stat_byte_int[5]_i_1\ : STD_LOGIC;
  signal n_0_status_valid_i_1 : STD_LOGIC;
  signal \n_0_sync_rx_reset_i/r1_reg\ : STD_LOGIC;
  signal \n_0_sync_rx_reset_i/r2_reg\ : STD_LOGIC;
  signal \n_0_sync_rx_reset_i/r3_reg\ : STD_LOGIC;
  signal \n_0_sync_rx_reset_i/reset_out_reg\ : STD_LOGIC;
  signal \n_0_sync_tx_reset_i/reset_out_reg\ : STD_LOGIC;
  signal \n_0_synchronise/mux_control_i_1\ : STD_LOGIC;
  signal n_0_term_next_reg_i_1 : STD_LOGIC;
  signal n_0_term_next_reg_i_2 : STD_LOGIC;
  signal n_0_term_next_reg_i_3 : STD_LOGIC;
  signal n_0_term_reg_i_2 : STD_LOGIC;
  signal n_0_term_reg_i_3 : STD_LOGIC;
  signal n_0_term_reg_i_4 : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_4\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_5\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_6\ : STD_LOGIC;
  signal \n_0_terminate_control[0]_i_7\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_4\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_5\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_6\ : STD_LOGIC;
  signal \n_0_terminate_control[1]_i_7\ : STD_LOGIC;
  signal n_0_terminate_flag_i_2 : STD_LOGIC;
  signal n_0_terminate_flag_i_3 : STD_LOGIC;
  signal n_0_terminate_flag_i_4 : STD_LOGIC;
  signal \n_0_terminate_flags[0]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[0]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[0]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[1]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[1]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[1]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[2]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[2]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[2]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[3]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[3]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[3]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[4]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[4]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[4]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[5]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[5]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[5]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[6]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[6]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_flags[6]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_flags[7]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_flags[7]_i_2\ : STD_LOGIC;
  signal n_0_terminate_ok_i_2 : STD_LOGIC;
  signal n_0_terminate_ok_i_3 : STD_LOGIC;
  signal n_0_terminate_ok_reg_i_1 : STD_LOGIC;
  signal \n_0_terminate_reg1[0]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_1\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_2\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_3\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_4\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_5\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_6\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_7\ : STD_LOGIC;
  signal \n_0_terminate_reg1[7]_i_8\ : STD_LOGIC;
  signal n_0_termination_error_i_2 : STD_LOGIC;
  signal \n_0_transmit_link_fail/txc_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txc_out[4]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[11]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[12]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[13]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[14]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[15]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[19]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[20]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[21]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[22]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[23]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[25]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[27]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[28]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[29]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[30]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[31]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[34]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[37]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[38]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[43]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[44]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[45]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[46]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[47]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[51]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[52]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[53]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[54]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[55]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[57]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[59]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[60]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[61]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[62]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[63]_i_1\ : STD_LOGIC;
  signal \n_0_transmit_link_fail/txd_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_tx_axis_in_pref[63]_i_1\ : STD_LOGIC;
  signal \n_0_tx_axis_in_pref[63]_i_3\ : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_1 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_10 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_2 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_3 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_4 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_5 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_6 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_7 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_8 : STD_LOGIC;
  signal n_0_tx_axis_out_tready_i_9 : STD_LOGIC;
  signal \n_0_tx_statistics_vector[21]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[22]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_5\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_6\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_7\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_8\ : STD_LOGIC;
  signal \n_0_tx_statistics_vector[24]_INST_0_i_9\ : STD_LOGIC;
  signal n_0_tx_success_i_1 : STD_LOGIC;
  signal n_0_tx_success_i_2 : STD_LOGIC;
  signal n_0_tx_success_i_3 : STD_LOGIC;
  signal n_0_tx_success_i_4 : STD_LOGIC;
  signal n_0_tx_success_i_5 : STD_LOGIC;
  signal \n_0_txc_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_txc_out[2]_i_1\ : STD_LOGIC;
  signal \n_0_txc_out[3]_i_1\ : STD_LOGIC;
  signal \n_0_txc_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_txc_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_txc_out[7]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[10]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[16]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[17]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[18]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[24]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[26]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[32]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[33]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[40]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[41]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[42]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[48]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[49]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[50]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[56]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[58]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[8]_i_1\ : STD_LOGIC;
  signal \n_0_txd_out[9]_i_1\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/config_sync_i/tx_mtu_size_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/decode_frame/len_type_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/inband_fcs_en_frame_reg\ : STD_LOGIC;
  signal \n_0_txgen/jumbo_en_frame_reg\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/mtu_size_frame_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/flip_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\ : STD_LOGIC;
  signal \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\ : STD_LOGIC;
  signal \n_0_txgen/txframer/crc_data_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/crc_data_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[32]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[33]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[34]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[35]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[36]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[37]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[38]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[39]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[40]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[41]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[42]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[43]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[44]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[45]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[46]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[47]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[48]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[49]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[50]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[51]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[52]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[53]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[54]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[55]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[56]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[57]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[58]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[59]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[60]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[61]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[62]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[63]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/d_in_d2_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/is_data_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/is_pad_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/is_pause_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/is_terminate_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[16]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[17]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[18]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[19]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[20]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[21]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[22]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[23]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[24]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[25]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[26]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[27]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[28]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[29]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[30]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[31]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[32]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[33]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[34]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[35]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[36]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[37]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[38]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[39]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[40]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[41]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[42]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[43]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[44]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[45]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[46]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[47]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_source_held_reg[9]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[0]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[10]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[11]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[12]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[13]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[14]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[15]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[1]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[2]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[3]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[4]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[5]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[6]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[7]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[8]\ : STD_LOGIC;
  signal \n_0_txgen/txframer/pause_value_held_reg[9]\ : STD_LOGIC;
  signal n_0_type_not_length_i_1 : STD_LOGIC;
  signal n_0_type_not_length_i_2 : STD_LOGIC;
  signal n_0_underrun_store_i_1 : STD_LOGIC;
  signal n_1_add_match_lower_reg_i_1 : STD_LOGIC;
  signal n_1_add_match_lower_reg_i_2 : STD_LOGIC;
  signal n_1_add_match_upper_reg_i_1 : STD_LOGIC;
  signal n_1_add_match_upper_reg_i_2 : STD_LOGIC;
  signal \n_1_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_1_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_counter_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_exceed_normal_frame_reg_i_2 : STD_LOGIC;
  signal n_1_exceed_normal_frame_reg_i_5 : STD_LOGIC;
  signal \n_1_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_1_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_length_match_reg_i_3 : STD_LOGIC;
  signal \n_1_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_10 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_101 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_11 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_12 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_16 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_23 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_3 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_32 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_41 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_48 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_5 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_6 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_78 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_79 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_80 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_1_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_1_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[13]_i_2\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[13]_i_7\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[1]_i_5\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[5]_i_2\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[9]_i_2\ : STD_LOGIC;
  signal \n_1_state_inst/frame_byte_reg_reg[9]_i_7\ : STD_LOGIC;
  signal n_2_add_match_lower_reg_i_1 : STD_LOGIC;
  signal n_2_add_match_lower_reg_i_2 : STD_LOGIC;
  signal n_2_add_match_upper_reg_i_1 : STD_LOGIC;
  signal n_2_add_match_upper_reg_i_2 : STD_LOGIC;
  signal \n_2_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_2_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_counter_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_exceed_normal_frame_reg_i_2 : STD_LOGIC;
  signal n_2_exceed_normal_frame_reg_i_5 : STD_LOGIC;
  signal \n_2_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_if_byte_counter_reg[14]_i_6\ : STD_LOGIC;
  signal \n_2_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_2_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_length_match_reg_i_3 : STD_LOGIC;
  signal \n_2_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_10 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_101 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_11 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_12 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_16 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_23 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_3 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_32 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_41 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_48 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_5 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_6 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_78 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_79 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_80 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_2_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_2_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[13]_i_2\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[13]_i_7\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[1]_i_5\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[5]_i_2\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[9]_i_2\ : STD_LOGIC;
  signal \n_2_state_inst/frame_byte_reg_reg[9]_i_7\ : STD_LOGIC;
  signal n_3_add_match_lower_reg_i_1 : STD_LOGIC;
  signal n_3_add_match_lower_reg_i_2 : STD_LOGIC;
  signal n_3_add_match_upper_reg_i_1 : STD_LOGIC;
  signal n_3_add_match_upper_reg_i_2 : STD_LOGIC;
  signal \n_3_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_3_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_counter_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_exceed_normal_frame_reg_i_2 : STD_LOGIC;
  signal n_3_exceed_normal_frame_reg_i_5 : STD_LOGIC;
  signal \n_3_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_if_byte_counter_reg[14]_i_6\ : STD_LOGIC;
  signal \n_3_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_3_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_length_match_reg_i_3 : STD_LOGIC;
  signal \n_3_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_10 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_101 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_11 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_12 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_16 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_21 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_23 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_3 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_32 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_41 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_46 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_48 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_5 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_6 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_78 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_79 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_80 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_3_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_3_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[13]_i_2\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[13]_i_7\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[14]_i_5\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[1]_i_5\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[5]_i_2\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[9]_i_2\ : STD_LOGIC;
  signal \n_3_state_inst/frame_byte_reg_reg[9]_i_7\ : STD_LOGIC;
  signal \n_4_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_4_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_counter_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_4_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_4_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_4_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_5_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_counter_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_if_byte_counter_reg[14]_i_6\ : STD_LOGIC;
  signal \n_5_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_5_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_5_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_5_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_6_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_counter_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_if_byte_counter_reg[14]_i_6\ : STD_LOGIC;
  signal \n_6_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_6_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_21 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_46 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_6_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_6_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_byte_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_byte_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_byte_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_byte_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[7]_i_4\ : STD_LOGIC;
  signal \n_7_counter_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_counter_reg[15]_i_1\ : STD_LOGIC;
  signal \n_7_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_counter_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_if_byte_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_if_byte_counter_reg[14]_i_6\ : STD_LOGIC;
  signal \n_7_if_byte_counter_reg[2]_i_2\ : STD_LOGIC;
  signal \n_7_if_byte_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_max_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_max_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_max_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_117 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_21 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_22 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_46 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_47 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_53 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_85 : STD_LOGIC;
  signal n_7_mtusize_limit_exceeded_int_reg_i_96 : STD_LOGIC;
  signal \n_7_pause_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_pause_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_pause_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_pause_count_reg[8]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pause_req_local : STD_LOGIC;
  signal pause_value_local : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal r1 : STD_LOGIC;
  signal r2 : STD_LOGIC;
  signal r3 : STD_LOGIC;
  signal reset_in : STD_LOGIC;
  signal reset_in0_out : STD_LOGIC;
  signal \rsgen/d\ : STD_LOGIC;
  signal \rsgen/d_1\ : STD_LOGIC;
  signal \rsgen/d_2\ : STD_LOGIC;
  signal \rsgen/d_3\ : STD_LOGIC;
  signal \rsgen/d_4\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/local_failure0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_cnt_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rsgen/detect_link_fail/seq_lower\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_lower_mismatch\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_lower_mismatch0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_lower_reg2\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_lower_reg__0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_type_lower\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rsgen/detect_link_fail/seq_type_lower1\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_type_upper\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rsgen/detect_link_fail/seq_type_upper1\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_upper\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_upper_mismatch\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_upper_mismatch0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_upper_reg2\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/seq_upper_reg__0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/sm_active\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/sm_active_reg__0\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage1\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage10\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage1019_out\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage2\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage20\ : STD_LOGIC;
  signal \rsgen/detect_link_fail/stage2015_out\ : STD_LOGIC;
  signal \rsgen/in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rsgen/rs_disable_reg\ : STD_LOGIC;
  signal \rsgen/seq_type_lower_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rsgen/seq_type_upper_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rx_statistics_valid\ : STD_LOGIC;
  signal \^rx_statistics_vector\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \rxgen/EQUAL\ : STD_LOGIC;
  signal \rxgen/EQUAL0_out\ : STD_LOGIC;
  signal \rxgen/add_control_frame\ : STD_LOGIC;
  signal \rxgen/add_pause_frame_pipeline\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \rxgen/address_decoding/add_match_lower\ : STD_LOGIC;
  signal \rxgen/address_decoding/add_match_upper\ : STD_LOGIC;
  signal \rxgen/address_decoding/broad_add_match\ : STD_LOGIC;
  signal \rxgen/address_decoding/end_of_frame_reg\ : STD_LOGIC;
  signal \rxgen/address_decoding/frame_is_vlan0\ : STD_LOGIC;
  signal \rxgen/address_decoding/frame_start_reg2\ : STD_LOGIC;
  signal \rxgen/address_decoding/frame_start_reg3\ : STD_LOGIC;
  signal \rxgen/address_decoding/multicast_pause\ : STD_LOGIC;
  signal \rxgen/address_decoding/p_1_in\ : STD_LOGIC;
  signal \rxgen/address_decoding/type_not_length\ : STD_LOGIC;
  signal \rxgen/axi_rx_xgmac_i/next_state\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rxgen/axi_rx_xgmac_i/output_ce\ : STD_LOGIC;
  signal \rxgen/axi_rx_xgmac_i/rx_axis_tvalid0\ : STD_LOGIC;
  signal \rxgen/axi_rx_xgmac_i/state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxgen/bad_frame_out\ : STD_LOGIC;
  signal \rxgen/broadcast_match\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in48_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in73_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in76_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in80_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in84_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_10_in90_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in74_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in77_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in85_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in91_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_11_in94_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in119_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in129_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in65_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in69_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_12_in95_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in120_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in130_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in15_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in57_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in66_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in70_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_13_in8_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in101_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in107_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in111_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in123_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in19_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in29_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in34_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in53_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in58_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in61_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_14_in9_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in102_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in108_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in112_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in124_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in25_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in30_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in35_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in54_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_15_in62_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_16_in26_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_16_in98_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_17_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_18_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_18_in42_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_19_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_19_in39_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_19_in43_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_1_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_20_in40_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_2_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_4_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_5_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_8_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_9_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/p_9_in136_in\ : STD_LOGIC;
  signal \rxgen/calculate_crc/reset_reg\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0192_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0202_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0210_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0217_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0223_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0228_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0233_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0237_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0244_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0251_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0256_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0260_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0266_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0270_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0273_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0276_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0280_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0284_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0288_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0292_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0295_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0298_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0304_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0311_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0316_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0318_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0320_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0322_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0324_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0328_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/seta_reg0331_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0185_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0197_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0206_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0213_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0219_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0225_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0230_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0235_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0241_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0246_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0253_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0257_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0262_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0268_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0272_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0275_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0278_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0283_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0287_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0291_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0294_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0297_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0301_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0308_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0313_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0317_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0319_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0321_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0323_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0327_out\ : STD_LOGIC;
  signal \rxgen/calculate_crc/setb_reg0330_out\ : STD_LOGIC;
  signal \rxgen/calculated_fcs\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rxgen/control_frame\ : STD_LOGIC;
  signal \rxgen/counter_reg\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \rxgen/data\ : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal \rxgen/data__0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \rxgen/data_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/data_length_match\ : STD_LOGIC;
  signal \rxgen/data_valid\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/EQUAL53_in\ : STD_LOGIC;
  signal \rxgen/decode/counter_reg0\ : STD_LOGIC;
  signal \rxgen/decode/data_valid0\ : STD_LOGIC;
  signal \rxgen/decode/end_of_padding\ : STD_LOGIC;
  signal \rxgen/decode/error_code_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/frame\ : STD_LOGIC;
  signal \rxgen/decode/frame0\ : STD_LOGIC;
  signal \rxgen/decode/length_match\ : STD_LOGIC;
  signal \rxgen/decode/length_match0\ : STD_LOGIC;
  signal \rxgen/decode/less_than_10bytes\ : STD_LOGIC;
  signal \rxgen/decode/less_than_10bytes0\ : STD_LOGIC;
  signal \rxgen/decode/less_than_2bytes\ : STD_LOGIC;
  signal \rxgen/decode/less_than_2bytes0\ : STD_LOGIC;
  signal \rxgen/decode/p_0_in10_in\ : STD_LOGIC;
  signal \rxgen/decode/p_10_in\ : STD_LOGIC;
  signal \rxgen/decode/p_10_in57_in\ : STD_LOGIC;
  signal \rxgen/decode/p_11_in110_in\ : STD_LOGIC;
  signal \rxgen/decode/p_12_in\ : STD_LOGIC;
  signal \rxgen/decode/p_13_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/p_14_in\ : STD_LOGIC;
  signal \rxgen/decode/p_14_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/p_15_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/p_16_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/decode/p_1_in\ : STD_LOGIC;
  signal \rxgen/decode/p_1_in11_in\ : STD_LOGIC;
  signal \rxgen/decode/p_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rxgen/decode/p_2_in\ : STD_LOGIC;
  signal \rxgen/decode/p_2_in34_in\ : STD_LOGIC;
  signal \rxgen/decode/p_2_in98_in\ : STD_LOGIC;
  signal \rxgen/decode/p_3_in\ : STD_LOGIC;
  signal \rxgen/decode/p_3_in100_in\ : STD_LOGIC;
  signal \rxgen/decode/p_4_in\ : STD_LOGIC;
  signal \rxgen/decode/p_4_in18_in\ : STD_LOGIC;
  signal \rxgen/decode/p_4_in45_in\ : STD_LOGIC;
  signal \rxgen/decode/p_5_in\ : STD_LOGIC;
  signal \rxgen/decode/p_5_in102_in\ : STD_LOGIC;
  signal \rxgen/decode/p_5_in35_in\ : STD_LOGIC;
  signal \rxgen/decode/p_6_in\ : STD_LOGIC;
  signal \rxgen/decode/p_6_in23_in\ : STD_LOGIC;
  signal \rxgen/decode/p_6_in38_in\ : STD_LOGIC;
  signal \rxgen/decode/p_7_in\ : STD_LOGIC;
  signal \rxgen/decode/p_7_in104_in\ : STD_LOGIC;
  signal \rxgen/decode/p_7_in41_in\ : STD_LOGIC;
  signal \rxgen/decode/p_8_in\ : STD_LOGIC;
  signal \rxgen/decode/p_8_in55_in\ : STD_LOGIC;
  signal \rxgen/decode/p_9_in107_in\ : STD_LOGIC;
  signal \rxgen/decode/preserve_preamble_reg3\ : STD_LOGIC;
  signal \rxgen/decode/stage1\ : STD_LOGIC;
  signal \rxgen/decode/stage2\ : STD_LOGIC;
  signal \rxgen/decode/start_flag0\ : STD_LOGIC;
  signal \rxgen/decode/start_flag_reg1\ : STD_LOGIC;
  signal \rxgen/decode/term_control_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxgen/decode/terminate_flag0\ : STD_LOGIC;
  signal \rxgen/dest_add\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \rxgen/end_of_frame\ : STD_LOGIC;
  signal \rxgen/end_of_padding\ : STD_LOGIC;
  signal \rxgen/end_of_padding_reg\ : STD_LOGIC;
  signal \rxgen/error_detection/bad_crc\ : STD_LOGIC;
  signal \rxgen/error_detection/bad_crc0\ : STD_LOGIC;
  signal \rxgen/error_detection/bad_frame0\ : STD_LOGIC;
  signal \rxgen/error_detection/control_len_error\ : STD_LOGIC;
  signal \rxgen/error_detection/crc_invalid\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/error_detection/crc_invalid_early_00\ : STD_LOGIC;
  signal \rxgen/error_detection/enable_bad_crc\ : STD_LOGIC;
  signal \rxgen/error_detection/end_crc_pipeline\ : STD_LOGIC;
  signal \rxgen/error_detection/exceed_normal_frame\ : STD_LOGIC;
  signal \rxgen/error_detection/exceed_vlan_frame\ : STD_LOGIC;
  signal \rxgen/error_detection/fcs_error\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete_ext1\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete_ext10\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete_ext2\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete_ext20\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_complete_reg__0\ : STD_LOGIC;
  signal \rxgen/error_detection/frame_len_error_stats0\ : STD_LOGIC;
  signal \rxgen/error_detection/good_frame0\ : STD_LOGIC;
  signal \rxgen/error_detection/lt_check_srl16\ : STD_LOGIC;
  signal \rxgen/error_detection/max_length_error\ : STD_LOGIC;
  signal \rxgen/error_detection/max_length_error0\ : STD_LOGIC;
  signal \rxgen/error_detection/osize_violate\ : STD_LOGIC;
  signal \rxgen/error_detection/p_0_in\ : STD_LOGIC;
  signal \rxgen/error_detection/p_10_in\ : STD_LOGIC;
  signal \rxgen/error_detection/p_12_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/error_detection/p_1_in\ : STD_LOGIC;
  signal \rxgen/error_detection/p_2_in\ : STD_LOGIC;
  signal \rxgen/error_detection/p_8_in\ : STD_LOGIC;
  signal \rxgen/error_detection/preserve_preamble_reg\ : STD_LOGIC;
  signal \rxgen/error_detection/receive_error_srl16\ : STD_LOGIC;
  signal \rxgen/error_detection/rxc_sync_reg2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/error_detection/start_error_srl16\ : STD_LOGIC;
  signal \rxgen/error_detection/start_errors\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rxgen/error_detection/start_pipeline\ : STD_LOGIC;
  signal \rxgen/error_detection/terminate_ok\ : STD_LOGIC;
  signal \rxgen/error_detection/terminate_reg3_0\ : STD_LOGIC;
  signal \rxgen/error_detection/terminate_reg4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rxgen/error_detection/termination_error\ : STD_LOGIC;
  signal \rxgen/error_detection/termination_error0\ : STD_LOGIC;
  signal \rxgen/exceed_18bytes\ : STD_LOGIC;
  signal \rxgen/exceed_18bytes_pipeline\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rxgen/exceed_length_type\ : STD_LOGIC;
  signal \rxgen/exceed_length_type_pipeline\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \rxgen/exceed_min_frame_pipeline\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \rxgen/exceed_min_length\ : STD_LOGIC;
  signal \rxgen/frame_counter\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \rxgen/frame_start\ : STD_LOGIC;
  signal \rxgen/frame_terminate\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/good_frame_out\ : STD_LOGIC;
  signal \rxgen/length_match_reg1\ : STD_LOGIC;
  signal \rxgen/length_type\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rxgen/multicast_match\ : STD_LOGIC;
  signal \rxgen/mux_control\ : STD_LOGIC;
  signal \rxgen/padded_frame\ : STD_LOGIC;
  signal \rxgen/padding_length_match\ : STD_LOGIC;
  signal \rxgen/pause_req\ : STD_LOGIC;
  signal \rxgen/pause_value\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rxgen/preserve_preamble_reg2\ : STD_LOGIC;
  signal \rxgen/receive_error\ : STD_LOGIC;
  signal \rxgen/receive_errors\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/rx/data_count\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxgen/rx/pause_opcode_int\ : STD_LOGIC;
  signal \rxgen/rx/pause_req_int\ : STD_LOGIC;
  signal \rxgen/rx_axi_in_user\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxgen/rx_data_int\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/rx_data_valid_int\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/rx_inband_fcs_en\ : STD_LOGIC;
  signal \rxgen/rx_jumbo_en\ : STD_LOGIC;
  signal \rxgen/rx_lt_disable_held\ : STD_LOGIC;
  signal \rxgen/rx_mtu_enable\ : STD_LOGIC;
  signal \rxgen/rx_pause_ad\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \rxgen/rx_pause_control_i/good_frame_in1\ : STD_LOGIC;
  signal \rxgen/rx_pause_control_i/good_frame_in2\ : STD_LOGIC;
  signal \rxgen/rx_pause_control_i/good_frame_in3\ : STD_LOGIC;
  signal \rxgen/rx_pause_lt_disable_held\ : STD_LOGIC;
  signal \rxgen/rx_vlan\ : STD_LOGIC;
  signal \rxgen/rxc_reg2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/rxc_reg3\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rxgen/rxc_sync\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/rxc_sync_reg1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxgen/rxd_reg2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/rxd_reg3\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \rxgen/rxd_sync\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/rxd_sync_reg1\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \rxgen/rxd_sync_reg1__0\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \rxgen/rxd_sync_reg2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/rxd_sync_reg3\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/start_code_found\ : STD_LOGIC;
  signal \rxgen/start_delay_srl16\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rxgen/start_error\ : STD_LOGIC;
  signal \rxgen/start_found\ : STD_LOGIC;
  signal \rxgen/stats_length_pipeline_reg[4]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \rxgen/stop_wrap_around\ : STD_LOGIC;
  signal \rxgen/synchronise/A\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \rxgen/synchronise/ifg_lower_ok\ : STD_LOGIC;
  signal \rxgen/synchronise/ifg_lower_ok0\ : STD_LOGIC;
  signal \rxgen/synchronise/ifg_upper_ok\ : STD_LOGIC;
  signal \rxgen/synchronise/ifg_upper_ok0\ : STD_LOGIC;
  signal \rxgen/synchronise/p_0_in1_in\ : STD_LOGIC;
  signal \rxgen/synchronise/rxd_reg1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rxgen/synchronise/start_found0\ : STD_LOGIC;
  signal \rxgen/synchronise/start_found_lane4\ : STD_LOGIC;
  signal \rxgen/synchronise/start_found_lane40\ : STD_LOGIC;
  signal \rxgen/term_pipeline_reg[2]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rxgen/type_frame\ : STD_LOGIC;
  signal \rxgen/type_frame_pipeline\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \rxgen/vlan_enable\ : STD_LOGIC;
  signal \rxgen/vlan_frame\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tx_axis_tready\ : STD_LOGIC;
  signal \^tx_statistics_vector\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal txc_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txd_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/ack_out\ : STD_LOGIC;
  signal \txgen/axi_eof\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/axi_tx_state_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txgen/axi_tx_xgmac_i/block_other_underruns\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/feed\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/feed_d1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/if_byte_counter1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/last_if_byte_counter\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \txgen/axi_tx_xgmac_i/minusOp\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/p_0_in8_in\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/p_1_in\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \txgen/axi_tx_xgmac_i/preamble_reg1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/prefixed_en\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/prefixed_en_d1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/prefixed_en_qualify0\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/tx_axis_in_pref\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1\ : STD_LOGIC;
  signal \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\ : STD_LOGIC;
  signal \txgen/crc_insert\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/calculating\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/crc_d1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \txgen/crc_pipeline_inst/crc_select\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/data3\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \txgen/crc_pipeline_inst/data4\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \txgen/crc_pipeline_inst/data5\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \txgen/crc_pipeline_inst/data6\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \txgen/crc_pipeline_inst/data7\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \txgen/crc_pipeline_inst/data7__0\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/pos_d1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\ : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out\ : STD_LOGIC;
  signal \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out\ : STD_LOGIC;
  signal \txgen/crc_pos\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/d_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/data_avail\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/data_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/decode_frame/dst_addr\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \txgen/decode_frame/multi_int\ : STD_LOGIC;
  signal \txgen/decode_frame/p_2_in\ : STD_LOGIC;
  signal \txgen/decode_frame/p_4_in\ : STD_LOGIC;
  signal \txgen/decode_frame/p_8_in\ : STD_LOGIC;
  signal \txgen/decode_frame/start_d1\ : STD_LOGIC;
  signal \txgen/decode_frame/start_d2\ : STD_LOGIC;
  signal \txgen/decode_frame/start_d3\ : STD_LOGIC;
  signal \txgen/flip\ : STD_LOGIC;
  signal \txgen/ifg_delay\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/ifg_dic_frame\ : STD_LOGIC;
  signal \txgen/ifs_mode_frame\ : STD_LOGIC;
  signal \txgen/insert\ : STD_LOGIC;
  signal \txgen/is_data\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/is_error\ : STD_LOGIC;
  signal \txgen/is_pad\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/is_pause\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \txgen/is_start\ : STD_LOGIC;
  signal \txgen/is_terminate\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/is_underrun\ : STD_LOGIC;
  signal \txgen/mtu_en_frame\ : STD_LOGIC;
  signal \txgen/mtusize_limit_exceeded\ : STD_LOGIC;
  signal \txgen/pause_status\ : STD_LOGIC;
  signal \txgen/pause_status_req\ : STD_LOGIC;
  signal \txgen/pause_tx_count\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/pos\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/preamble_reg\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \txgen/startalignment/c_d1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \txgen/startalignment/d_d1\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \txgen/tx_controller_inst/L\ : STD_LOGIC_VECTOR ( 0 to 13 );
  signal \txgen/tx_controller_inst/current_dic_value\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txgen/tx_controller_inst/data_avail_muxed\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/flip_int\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/frame_byte_count\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \txgen/tx_controller_inst/frame_byte_count_fin\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \txgen/tx_controller_inst/ifg_base_load_value\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \txgen/tx_controller_inst/ifg_control_inst/ack_d1\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/ack_d2\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/deferring_q\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/eof_underrun0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/flip\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/flip_save\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/frame_offset\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/load\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/next_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/ifg_control_inst/state_in_frame\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \txgen/tx_controller_inst/pause_stats_update\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/plusOp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txgen/tx_controller_inst/reg_next_terminate\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \txgen/tx_controller_inst/sel\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/start_align_current\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/byte_count\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/byte_count_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/byte_count_reg__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \txgen/tx_controller_inst/state_inst/count_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/crc_insert_d\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/crc_insert_int139_in\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/crc_pos_d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/crc_pos_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/error_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/flip_int30_out\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/frame_byte_valid\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/in_frame_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/is_pad_reg_3\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/last_bytes\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/load_max_count\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/max_count_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/max_pkt_reached_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/max_pkt_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/min_pkt_len_past\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/p_11_in\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/p_13_in\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/pause_data_count0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/pause_vector_c0\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/start_int_d1\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/stat_byte_int\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/tx_controller_inst/state_inst/term_next_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/term_reg\ : STD_LOGIC;
  signal \txgen/tx_controller_inst/state_inst/term_reg20_out\ : STD_LOGIC;
  signal \txgen/tx_dic\ : STD_LOGIC;
  signal \txgen/tx_ifs_mode\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/count_set\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/d_1\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/d_2\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/d_3\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/d_4\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/good_frame_in_tx_d1\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/pause_count_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \txgen/tx_pause_control_i/pause_quanta\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/tx_pause_control_i/pause_status_int0\ : STD_LOGIC;
  signal \txgen/tx_pause_control_i/q\ : STD_LOGIC;
  signal \txgen/tx_start\ : STD_LOGIC;
  signal \txgen/tx_vlan\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg0\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg011_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg017_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg024_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg030_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg036_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg042_out\ : STD_LOGIC;
  signal \txgen/txframer/c_out_reg046_out\ : STD_LOGIC;
  signal \txgen/txframer/crc_insert_d1\ : STD_LOGIC;
  signal \txgen/txframer/crc_pos_d1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/txframer/d_in_d1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txgen/txframer/d_out_int2\ : STD_LOGIC;
  signal \txgen/txframer/error_reg\ : STD_LOGIC;
  signal \txgen/txframer/is_error_comb\ : STD_LOGIC;
  signal \txgen/txframer/is_error_d1\ : STD_LOGIC;
  signal \txgen/txframer/is_start_d1\ : STD_LOGIC;
  signal \txgen/txframer/is_underrun_d1\ : STD_LOGIC;
  signal \txgen/txframer/last_column_data1\ : STD_LOGIC;
  signal \txgen/txframer/last_column_data176_out\ : STD_LOGIC;
  signal \txgen/txframer/last_column_data182_out\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txgen/txframer/p_0_in1_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in55_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in57_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in64_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in69_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in71_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in74_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in77_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in80_in\ : STD_LOGIC;
  signal \txgen/txframer/p_0_in83_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txgen/txframer/p_1_in12_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in18_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in25_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in31_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in37_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in4_in\ : STD_LOGIC;
  signal \txgen/txframer/p_1_in6_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in14_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in21_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in27_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in33_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in39_in\ : STD_LOGIC;
  signal \txgen/txframer/p_2_in8_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in13_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in19_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in26_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in32_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in38_in\ : STD_LOGIC;
  signal \txgen/txframer/p_3_in7_in\ : STD_LOGIC;
  signal \txgen/txframer/p_67_in\ : STD_LOGIC;
  signal \txgen/txframer/pause_tx_count_d1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txgen/underrun\ : STD_LOGIC;
  signal \txgen/vlan_en_frame\ : STD_LOGIC;
  signal NLW_add_match_lower_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_match_lower_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_match_upper_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_match_upper_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_byte_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_byte_count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_exceed_normal_frame_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exceed_normal_frame_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_if_byte_counter_reg[14]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_if_byte_counter_reg[14]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_length_match_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_length_match_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_length_match_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_21_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_46_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_46_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_76_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_76_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mtusize_limit_exceeded_int_reg_i_80_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pause_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_inst/frame_byte_reg_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_inst/frame_byte_reg_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_inst/frame_byte_reg_reg[14]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_inst/frame_byte_reg_reg[14]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[0]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[0]_i_6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[2]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[2]_i_4\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[2]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[3]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[3]_i_4\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[3]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[4]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[6]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[6]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[6]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[6]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[6]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[7]_i_7\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[8]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[8]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_16\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_20\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_21\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_tx_state[9]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \FSM_onehot_state[11]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FSM_onehot_state[11]_i_5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_onehot_state[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_state[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_state[13]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \FSM_onehot_state[13]_i_3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \FSM_onehot_state[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_100\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_102\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_103\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_107\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_111\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_113\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_118\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_119\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_120\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_122\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_124\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_14\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_15\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_16\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_17\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_18\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_19\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_32\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_39\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_40\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_42\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_48\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_54\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_61\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_63\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_64\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_67\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_69\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_70\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_71\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_72\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_75\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_77\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_78\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_85\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_86\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_88\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_91\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_94\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FSM_onehot_state[15]_i_95\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_4\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_state[9]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[10]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[10]_i_4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[3]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[3]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \G_LAN_ONLY.ifg_base_value[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of axi_eof_reg_i_4 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of bad_frame_i_2 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of bad_opcode_int_i_3 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of block_other_underruns_i_2 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of broadcast_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \byte_en_reg[0]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \byte_en_reg[2]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \c_out[0]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \c_out[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \c_out[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \c_out[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \c_out[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \c_out[5]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \c_out[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \c_out[7]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][0]_srl10_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][1]_srl10_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][2]_srl10_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][3]_srl10_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][3]_srl10_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][4]_srl10_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][5]_srl10_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][5]_srl10_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \c_pipeline_reg[8][6]_srl10_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of calculating_i_1 : label is "soft_lutpair196";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \col_cnt[1]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \col_cnt[1]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \col_cnt[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \col_cnt[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \col_cnt[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \col_cnt[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of control_enable_i_1 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count[0]_i_13\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count[0]_i_7\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \count[0]_i_8\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \count[3]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \count[4]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \count[5]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count[5]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \count[7]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count[7]_i_5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of count_set_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \crc_bytes_ctrl[1]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \crc_bytes_ctrl[2]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \crc_bytes_valid[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \crc_bytes_valid[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \crc_bytes_valid[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \crc_bytes_valid[7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \crc_d1[10]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \crc_d1[11]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \crc_d1[12]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \crc_d1[13]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \crc_d1[14]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \crc_d1[15]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \crc_d1[16]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \crc_d1[17]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \crc_d1[18]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \crc_d1[19]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \crc_d1[20]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \crc_d1[21]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \crc_d1[22]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \crc_d1[23]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \crc_d1[24]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \crc_d1[25]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \crc_d1[26]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \crc_d1[27]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \crc_d1[28]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \crc_d1[29]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \crc_d1[30]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \crc_d1[31]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \crc_d1[8]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \crc_d1[9]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \crc_data_reg[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \crc_data_reg[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \crc_data_reg[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \crc_dv_reg[2]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \crc_dv_reg[2]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \crc_dv_reg[2]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of crc_insert_d_i_2 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \crc_invalid[1]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \crc_invalid[1]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \crc_invalid[1]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \crc_invalid[2]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \crc_invalid[2]_i_6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \crc_invalid[2]_i_7\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \crc_invalid[3]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \crc_invalid[3]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \crc_invalid[3]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \crc_invalid[4]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \crc_invalid[4]_i_6\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \crc_invalid[4]_i_8\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \crc_invalid[5]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \crc_invalid[6]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \crc_invalid[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \crc_invalid[7]_i_6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \crc_invalid[7]_i_7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \crc_invalid[7]_i_8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of crc_invalid_early_0_i_3 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of crc_invalid_early_0_i_5 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of crc_invalid_early_0_i_6 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of crc_invalid_early_0_i_8 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of crc_invalid_early_0_i_9 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \crc_pos_d1[2]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \crc_pos_d[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \crc_pos_d[1]_i_1\ : label is "soft_lutpair271";
  attribute RETAIN_INVERTER of \crc_pos_d[2]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \crc_pos_d[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \crc_pos_out[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \crc_pos_out[2]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of custom_preamble_en_qualify_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \d_out[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \d_out[16]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \d_out[17]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \d_out[18]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \d_out[19]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \d_out[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \d_out[20]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \d_out[21]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \d_out[22]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \d_out[23]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \d_out[2]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \d_out[32]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \d_out[32]_i_5\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \d_out[33]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \d_out[33]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \d_out[34]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \d_out[34]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \d_out[35]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \d_out[35]_i_5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d_out[36]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \d_out[36]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d_out[37]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \d_out[37]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d_out[38]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \d_out[38]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \d_out[39]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \d_out[39]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \d_out[3]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \d_out[40]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \d_out[41]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d_out[42]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \d_out[43]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \d_out[44]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \d_out[45]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \d_out[46]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \d_out[47]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \d_out[48]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \d_out[48]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \d_out[49]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \d_out[49]_i_4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d_out[4]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \d_out[50]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \d_out[50]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d_out[51]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \d_out[51]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d_out[52]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \d_out[52]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \d_out[53]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \d_out[53]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \d_out[54]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \d_out[54]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \d_out[55]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \d_out[55]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \d_out[56]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \d_out[57]_i_3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \d_out[58]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \d_out[59]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \d_out[5]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \d_out[60]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \d_out[61]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \d_out[62]_i_3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \d_out[63]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \d_out[6]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \d_out[7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \d_out_int[10]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \d_out_int[14]_i_6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \d_out_int[15]_i_10\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \d_out_int[15]_i_12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \d_out_int[15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \d_out_int[15]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \d_out_int[16]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \d_out_int[16]_i_8\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \d_out_int[17]_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \d_out_int[1]_i_4\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \d_out_int[1]_i_8\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \d_out_int[23]_i_10\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \d_out_int[23]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \d_out_int[23]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \d_out_int[23]_i_9\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \d_out_int[24]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d_out_int[24]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \d_out_int[25]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d_out_int[26]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \d_out_int[26]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \d_out_int[2]_i_11\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \d_out_int[2]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d_out_int[2]_i_7\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \d_out_int[31]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \d_out_int[31]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \d_out_int[31]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \d_out_int[33]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \d_out_int[34]_i_4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \d_out_int[34]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d_out_int[39]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d_out_int[39]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \d_out_int[41]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \d_out_int[42]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \d_out_int[42]_i_5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \d_out_int[43]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \d_out_int[43]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \d_out_int[47]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \d_out_int[47]_i_6\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \d_out_int[47]_i_7\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \d_out_int[48]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \d_out_int[48]_i_5\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \d_out_int[48]_i_6\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \d_out_int[49]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \d_out_int[50]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \d_out_int[50]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \d_out_int[50]_i_7\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \d_out_int[50]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \d_out_int[55]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \d_out_int[56]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d_out_int[57]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \d_out_int[58]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \d_out_int[63]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \d_out_int[7]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \d_out_int[7]_i_6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \d_out_int[7]_i_7\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \d_out_int[7]_i_8\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \d_out_int[9]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \d_out_int[9]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[0]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[1]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[3]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_bytes_ctrl[6]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_bytes_valid[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data_valid[7]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \decode/number_of_bytes[3]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \decode/stats_length[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \decode/stats_length[1]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \decode/stats_length[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \decode/terminate_control[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of deferring_q_i_4 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of deferring_q_i_5 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \detect_link_fail/seq_cnt[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \detect_link_fail/seq_type_lower[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \detect_link_fail/seq_type_lower[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \detect_link_fail/seq_type_upper[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \detect_link_fail/seq_type_upper[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \detect_link_fail/sm_active_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of enable_shift8_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of eof_min_length_inband_frame_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \error_code_reg[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \error_code_reg[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \error_code_reg[1]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \error_code_reg[1]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \error_code_reg[2]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \error_code_reg[2]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \error_code_reg[3]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \error_code_reg[3]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \error_code_reg[4]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \error_code_reg[4]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \error_code_reg[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \error_code_reg[5]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \error_code_reg[6]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \error_code_reg[6]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \error_code_reg[7]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \error_code_reg[7]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_25 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_27 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_28 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_29 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_30 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of exceed_normal_frame_i_32 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of flip_int_i_6 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of flip_int_i_8 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of flip_save_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \frame_byte_reg[14]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \frame_byte_reg[1]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \frame_byte_reg[1]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \frame_byte_reg[1]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of frame_complete_ext1_i_1 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of frame_complete_ext2_i_1 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of frame_i_1 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \frame_is_vlan_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \frame_offset[2]_i_2\ : label is "soft_lutpair21";
  attribute RETAIN_INVERTER of \full_bytes_ctrl[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \full_bytes_ctrl[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \full_bytes_ctrl[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \full_bytes_ctrl[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \full_bytes_ctrl[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \full_bytes_ctrl[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \full_bytes_valid[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \full_bytes_valid[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of full_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \if_byte_counter[0]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \if_byte_counter[10]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \if_byte_counter[12]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \if_byte_counter[13]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \if_byte_counter[14]_i_2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \if_byte_counter[14]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \if_byte_counter[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \if_byte_counter[2]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \if_byte_counter[3]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \if_byte_counter[5]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \if_byte_counter[6]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \if_byte_counter[7]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \if_byte_counter[8]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \if_byte_counter[9]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \ifg_control_inst/frame_offset[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \is_data_d1[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \is_data_d1[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of is_error_d1_i_3 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \is_pad_d1[0]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \is_pause_d1[7]_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of is_start_d1_i_4 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of is_start_d1_i_5 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \is_terminate_d1[3]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \is_terminate_d1[3]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \is_terminate_d1[5]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \is_terminate_d1[6]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \is_terminate_d1[6]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \is_terminate_d1[7]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \is_terminate_d1[7]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \is_terminate_d1[7]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \is_terminate_d1[7]_i_6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \is_terminate_d1[7]_i_8\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of is_underrun_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \last_bytes_reg[0]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \last_bytes_reg[1]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \last_bytes_reg[1]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \last_bytes_reg[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \last_data[28]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \last_data_delay_reg[6]_srl7_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of length_match_reg1_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of less_than_2bytes_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of local_failure_i_3 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of max_count_enable_i_2 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \pause_data_count[1]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pause_data_count[2]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of pause_opcode_int_i_2 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \pause_quanta[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pause_quanta[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of pause_req_to_tx_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of pause_vector_c_i_1 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \preamble_reg[0]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \preamble_reg[10]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \preamble_reg[11]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \preamble_reg[12]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \preamble_reg[13]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \preamble_reg[14]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \preamble_reg[15]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \preamble_reg[16]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \preamble_reg[17]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \preamble_reg[18]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \preamble_reg[19]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \preamble_reg[1]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \preamble_reg[20]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \preamble_reg[21]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \preamble_reg[22]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \preamble_reg[23]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \preamble_reg[24]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \preamble_reg[25]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \preamble_reg[26]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \preamble_reg[27]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \preamble_reg[28]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \preamble_reg[29]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \preamble_reg[2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \preamble_reg[30]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \preamble_reg[31]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \preamble_reg[32]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \preamble_reg[33]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \preamble_reg[34]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \preamble_reg[35]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \preamble_reg[36]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \preamble_reg[37]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \preamble_reg[38]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \preamble_reg[39]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \preamble_reg[3]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \preamble_reg[40]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \preamble_reg[41]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \preamble_reg[42]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \preamble_reg[43]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \preamble_reg[44]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \preamble_reg[45]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \preamble_reg[46]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \preamble_reg[47]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \preamble_reg[48]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \preamble_reg[49]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \preamble_reg[4]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \preamble_reg[50]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \preamble_reg[51]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \preamble_reg[52]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \preamble_reg[53]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \preamble_reg[54]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \preamble_reg[55]_i_2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \preamble_reg[55]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \preamble_reg[5]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \preamble_reg[6]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \preamble_reg[7]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \preamble_reg[8]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \preamble_reg[9]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of prefixed_en_qualify_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of prefixed_en_qualify_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \reg1[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \reg1[0]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \reg1[0]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \reg1[10]_i_2__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \reg1[11]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \reg1[13]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \reg1[13]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg1[13]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \reg1[13]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \reg1[13]_i_4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \reg1[14]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \reg1[15]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \reg1[15]_i_4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \reg1[17]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \reg1[18]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \reg1[18]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \reg1[19]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \reg1[19]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \reg1[19]_i_2__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \reg1[19]_i_3__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \reg1[1]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \reg1[21]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \reg1[21]_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg1[21]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \reg1[22]_i_2__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \reg1[23]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \reg1[23]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \reg1[23]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \reg1[23]_i_3__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \reg1[26]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \reg1[26]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \reg1[26]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \reg1[26]_i_2__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \reg1[26]_i_3__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \reg1[27]_i_2__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \reg1[27]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg1[27]_i_4\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg1[28]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \reg1[28]_i_4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \reg1[28]_i_4__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \reg1[29]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \reg1[29]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \reg1[29]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg1[29]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \reg1[2]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \reg1[30]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \reg1[30]_i_2__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \reg1[30]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \reg1[30]_i_4__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg1[31]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg1[31]_i_3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \reg1[31]_i_3__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg1[31]_i_4\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \reg1[31]_i_4__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \reg1[3]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \reg1[3]_i_2__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \reg1[5]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \reg1[5]_i_1__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \reg1[6]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \reg1[6]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \reg1[7]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \reg1[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg1[8]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \reg1[9]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg2[10]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \reg2[12]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \reg2[15]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \reg2[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg2[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg2[23]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \reg2[23]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg2[24]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \reg2[27]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg2[28]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \reg2[28]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \reg2[29]_i_3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \reg2[30]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \reg2[31]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \reg2[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \reg_next_terminate[0]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_next_terminate[1]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \reg_next_terminate[1]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \reg_next_terminate[2]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reg_next_terminate[4]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \reg_next_terminate[4]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_next_terminate[4]_i_7\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \reg_next_terminate[4]_i_8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of remember_prev_block_underrun_i_5 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of rs_disable_reg_i_1 : label is "soft_lutpair248";
  attribute counter : integer;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[1]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[2]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[3]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[4]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[5]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/col_cnt_reg[6]\ : label is 11;
  attribute counter of \rsgen/detect_link_fail/seq_cnt_reg[0]\ : label is 12;
  attribute counter of \rsgen/detect_link_fail/seq_cnt_reg[1]\ : label is 12;
  attribute counter of \rsgen/detect_link_fail/seq_cnt_reg[2]\ : label is 12;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \rsgen/rs_disable_sync/d_1_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/rs_disable_sync/d_2_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/rs_disable_sync/d_3_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/rs_disable_sync/d_4_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_lf_i/d_1_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_lf_i/d_2_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_lf_i/d_3_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_lf_i/d_4_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_rf_i/d_1_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_rf_i/d_2_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_rf_i/d_3_reg\ : label is true;
  attribute ASYNC_REG of \rsgen/sync_rf_i/d_4_reg\ : label is true;
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[35]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[36]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[39]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rsgen/transmit_link_fail/txd_out[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of rx_axis_tlast_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of rx_axis_tvalid_i_3 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of rx_bad_frame_int_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_errors_stage1[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_errors_stage1[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rx_errors_stage1[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rx_errors_stage1[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rx_errors_stage1[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rx_errors_stage1[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rx_errors_stage1[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rx_errors_stage1[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_errors_stage2[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rx_errors_stage2[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rx_errors_stage2[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_errors_stage2[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_errors_stage2[6]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rx_errors_stage2[7]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of rx_good_frame_int_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_statistics_vector[27]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rx_statistics_vector[28]_INST_0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \rx_statistics_vector[2]_INST_0\ : label is "soft_lutpair340";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rxgen/add_pause_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/add_pause_frame_pipeline_reg ";
  attribute srl_name : string;
  attribute srl_name of \rxgen/add_pause_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/add_pause_frame_pipeline_reg[5]_srl6 ";
  attribute srl_bus_name of \rxgen/broadcast_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/broadcast_frame_pipeline_reg ";
  attribute srl_name of \rxgen/broadcast_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/broadcast_frame_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][0]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][0]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][0]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][1]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][1]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][1]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][2]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][2]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][2]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][3]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][4]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][4]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][4]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][5]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][5]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][5]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][6]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][6]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][6]_srl4 ";
  attribute srl_bus_name of \rxgen/ctrl_pipeline_reg[3][7]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3] ";
  attribute srl_name of \rxgen/ctrl_pipeline_reg[3][7]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/ctrl_pipeline_reg[3][7]_srl4 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][0]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][0]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][0]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][10]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][10]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][10]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][11]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][11]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][11]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][12]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][12]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][12]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][13]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][13]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][13]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][14]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][14]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][14]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][15]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][15]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][15]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][16]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][16]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][16]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][17]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][17]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][17]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][18]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][18]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][18]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][19]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][19]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][19]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][1]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][1]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][1]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][20]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][20]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][20]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][21]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][21]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][21]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][22]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][22]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][22]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][23]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][23]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][23]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][24]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][24]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][24]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][25]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][25]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][25]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][26]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][26]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][26]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][27]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][27]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][27]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][28]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][28]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][28]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][29]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][29]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][29]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][2]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][2]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][2]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][30]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][30]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][30]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][31]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][31]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][31]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][32]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][32]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][32]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][33]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][33]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][33]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][34]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][34]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][34]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][35]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][35]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][35]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][36]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][36]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][36]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][37]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][37]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][37]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][38]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][38]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][38]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][39]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][39]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][39]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][3]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][3]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][3]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][40]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][40]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][40]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][41]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][41]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][41]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][42]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][42]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][42]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][43]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][43]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][43]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][44]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][44]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][44]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][45]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][45]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][45]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][46]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][46]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][46]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][47]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][47]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][47]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][48]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][48]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][48]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][49]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][49]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][49]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][4]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][50]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][50]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][50]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][51]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][51]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][51]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][52]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][52]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][52]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][53]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][53]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][53]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][54]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][54]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][54]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][55]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][55]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][55]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][56]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][56]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][56]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][57]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][57]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][57]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][58]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][58]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][58]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][59]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][59]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][59]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][5]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][5]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][5]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][60]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][60]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][60]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][61]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][61]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][61]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][62]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][62]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][62]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][63]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][63]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][63]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][6]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][6]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][6]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][7]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][7]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][7]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][8]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][8]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][8]_srl5 ";
  attribute srl_bus_name of \rxgen/data_pipeline_reg[4][9]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4] ";
  attribute srl_name of \rxgen/data_pipeline_reg[4][9]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/data_pipeline_reg[4][9]_srl5 ";
  attribute counter of \rxgen/decode/counter_reg[10]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[11]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[12]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[13]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[14]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[15]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[3]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[4]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[5]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[6]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[7]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[8]\ : label is 10;
  attribute counter of \rxgen/decode/counter_reg[9]\ : label is 10;
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][0]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][10]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][11]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][12]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][13]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][14]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][1]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][2]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][3]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][4]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][5]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][6]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][7]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][8]_srl4 ";
  attribute srl_bus_name of \rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3] ";
  attribute srl_name of \rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/decode/stats_length_pipeline_reg[3][9]_srl4 ";
  attribute srl_bus_name of \rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/crc_delay_srl16_reg ";
  attribute srl_name of \rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/crc_delay_srl16_reg[3]_srl4 ";
  attribute srl_bus_name of \rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/lt_check_pipeline_reg ";
  attribute srl_name of \rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/lt_check_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/receive_error_pipeline_reg ";
  attribute srl_name of \rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/receive_error_pipeline_reg[3]_srl4 ";
  attribute srl_bus_name of \rxgen/error_detection/start_delay_srl16_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_delay_srl16_reg ";
  attribute srl_name of \rxgen/error_detection/start_delay_srl16_reg[3]_srl4\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_delay_srl16_reg[3]_srl4 ";
  attribute srl_bus_name of \rxgen/error_detection/start_error_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_error_pipeline_reg ";
  attribute srl_name of \rxgen/error_detection/start_error_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/start_error_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][1]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][1]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][1]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][2]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][2]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][2]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][3]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][3]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][3]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][4]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][4]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][4]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][5]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][5]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][5]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][6]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][6]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][6]_srl2 ";
  attribute srl_bus_name of \rxgen/error_detection/term_pipeline_reg[1][7]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1] ";
  attribute srl_name of \rxgen/error_detection/term_pipeline_reg[1][7]_srl2\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/error_detection/term_pipeline_reg[1][7]_srl2 ";
  attribute srl_bus_name of \rxgen/exceed_18bytes_pipeline_reg[6]_srl7\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_18bytes_pipeline_reg ";
  attribute srl_name of \rxgen/exceed_18bytes_pipeline_reg[6]_srl7\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_18bytes_pipeline_reg[6]_srl7 ";
  attribute srl_bus_name of \rxgen/exceed_length_type_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_length_type_pipeline_reg ";
  attribute srl_name of \rxgen/exceed_length_type_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_length_type_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/exceed_min_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_min_frame_pipeline_reg ";
  attribute srl_name of \rxgen/exceed_min_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/exceed_min_frame_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/multicast_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/multicast_frame_pipeline_reg ";
  attribute srl_name of \rxgen/multicast_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/multicast_frame_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/pause_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/pause_frame_pipeline_reg ";
  attribute srl_name of \rxgen/pause_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/pause_frame_pipeline_reg[5]_srl6 ";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[3]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[4]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[5]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[6]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxc_out[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[10]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[11]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[12]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[14]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[15]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[16]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[17]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[18]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[19]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[20]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[21]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[22]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[23]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[24]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[25]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[26]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[27]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[28]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[29]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[2]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[30]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[31]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[32]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[33]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[34]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[35]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[36]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[37]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[38]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[39]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[3]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[40]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[41]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[42]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[43]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[44]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[45]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[46]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[47]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[48]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[49]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[50]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[51]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[52]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[53]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[54]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[55]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[56]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[57]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[58]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[59]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[60]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[61]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[62]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[63]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[6]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[7]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[8]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rxgen/synchronise/rxd_out[9]_i_1\ : label is "soft_lutpair317";
  attribute srl_bus_name of \rxgen/type_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/type_frame_pipeline_reg ";
  attribute srl_name of \rxgen/type_frame_pipeline_reg[4]_srl5\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/type_frame_pipeline_reg[4]_srl5 ";
  attribute srl_bus_name of \rxgen/vlan_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/vlan_frame_pipeline_reg ";
  attribute srl_name of \rxgen/vlan_frame_pipeline_reg[5]_srl6\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\rxgen/vlan_frame_pipeline_reg[5]_srl6 ";
  attribute SOFT_HLUTNM of \seq_cnt[2]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \seq_cnt[2]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \seq_cnt_inc[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \seq_cnt_inc[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \seq_cnt_rst_val[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \seq_type[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \seq_type[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \seta[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \seta[0]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \seta[0]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \seta[0]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \seta[10]_i_2__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \seta[10]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \seta[10]_i_3__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \seta[10]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \seta[11]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \seta[11]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \seta[11]_i_3__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \seta[11]_i_4__0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \seta[11]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \seta[13]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \seta[14]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \seta[14]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \seta[14]_i_4__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \seta[15]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \seta[15]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \seta[15]_i_2__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \seta[15]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seta[16]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \seta[17]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \seta[17]_i_2__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \seta[17]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \seta[17]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \seta[18]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \seta[18]_i_3__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \seta[19]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \seta[1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \seta[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \seta[1]_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \seta[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \seta[20]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \seta[21]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \seta[21]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \seta[22]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \seta[22]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \seta[25]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \seta[25]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \seta[26]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \seta[27]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \seta[28]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \seta[28]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \seta[29]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \seta[29]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \seta[2]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \seta[2]_i_3__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \seta[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \seta[30]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \seta[31]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \seta[31]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \seta[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \seta[3]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \seta[3]_i_3__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \seta[4]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \seta[4]_i_2__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \seta[4]_i_3__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \seta[4]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \seta[5]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \seta[5]_i_2__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \seta[5]_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \seta[6]_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \seta[6]_i_3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \seta[7]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \seta[7]_i_2__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \seta[7]_i_3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \seta[7]_i_3__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \seta[7]_i_4\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \seta[7]_i_4__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \seta[7]_i_5__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \seta[7]_i_6\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \seta[8]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \seta[8]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \seta[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \seta[9]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \setb[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \setb[0]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \setb[0]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \setb[0]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \setb[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \setb[10]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \setb[10]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \setb[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \setb[12]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \setb[12]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \setb[12]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \setb[12]_i_3__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \setb[13]_i_1__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \setb[13]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \setb[14]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \setb[15]_i_2__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \setb[15]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \setb[15]_i_4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \setb[16]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \setb[17]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \setb[17]_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \setb[17]_i_3\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \setb[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \setb[18]_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \setb[19]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \setb[19]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \setb[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \setb[1]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \setb[1]_i_4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \setb[20]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \setb[20]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \setb[20]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \setb[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \setb[21]_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \setb[21]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \setb[22]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \setb[22]_i_2__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \setb[22]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \setb[23]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \setb[23]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \setb[24]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \setb[26]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \setb[26]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \setb[27]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \setb[28]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \setb[29]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \setb[29]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \setb[2]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \setb[2]_i_2__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \setb[2]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \setb[31]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \setb[3]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \setb[3]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \setb[4]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \setb[4]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \setb[4]_i_3__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \setb[4]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \setb[5]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \setb[6]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \setb[6]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \setb[7]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \setb[7]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \setb[7]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \setb[7]_i_3__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \setb[7]_i_4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \setb[7]_i_6\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \setb[8]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \setb[8]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \setb[8]_i_4__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \setb[8]_i_5\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \setb[9]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \setb[9]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of sm_active_i_3 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of stage1_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of stage2_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of start_alignment_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of start_alignment_i_5 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of start_alignment_i_6 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of start_alignment_i_7 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \start_errors[5]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \start_errors[5]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \start_errors[5]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of start_flag_i_2 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of start_flag_i_3 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of start_given_d1_i_4 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \stat_byte_int[3]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \stat_byte_int[5]_i_4\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \stat_byte_int[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \state[0]_i_10\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \state[0]_i_11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[0]_i_12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[1]_i_6\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \state[2]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \state[2]_i_5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \state[2]_i_6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[2]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of state_in_frame_i_4 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of state_in_frame_i_5 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of state_in_frame_i_6 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of state_in_frame_i_7 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \state_inst/min_pkt_len_past_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \state_inst/pause_data_count[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \state_inst/pause_data_count[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \state_inst/pause_data_count[2]_i_1\ : label is "soft_lutpair66";
  attribute ASYNC_REG of \sync_rx_reset_i/r1_reg\ : label is true;
  attribute ASYNC_REG of \sync_rx_reset_i/r2_reg\ : label is true;
  attribute ASYNC_REG of \sync_rx_reset_i/r3_reg\ : label is true;
  attribute ASYNC_REG of \sync_tx_reset_i/r1_reg\ : label is true;
  attribute ASYNC_REG of \sync_tx_reset_i/r2_reg\ : label is true;
  attribute ASYNC_REG of \sync_tx_reset_i/r3_reg\ : label is true;
  attribute SOFT_HLUTNM of term_next_reg_i_2 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of term_next_reg_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of term_reg_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of term_reg_i_4 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \terminate_control[0]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \terminate_control[0]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \terminate_control[0]_i_7\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \terminate_control[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \terminate_control[1]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \terminate_control[1]_i_4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \terminate_control[1]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \terminate_control[1]_i_7\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of terminate_flag_i_4 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \terminate_flags[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \terminate_flags[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \terminate_flags[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \terminate_flags[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \terminate_flags[1]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \terminate_flags[1]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \terminate_flags[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \terminate_flags[2]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \terminate_flags[2]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \terminate_flags[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \terminate_flags[3]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \terminate_flags[3]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \terminate_flags[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \terminate_flags[4]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \terminate_flags[4]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \terminate_flags[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \terminate_flags[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \terminate_flags[5]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \terminate_flags[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \terminate_flags[6]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \terminate_flags[6]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \terminate_flags[7]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \terminate_reg1[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \terminate_reg1[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \terminate_reg1[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \terminate_reg1[3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \terminate_reg1[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \terminate_reg1[5]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \terminate_reg1[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_7\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \terminate_reg1[7]_i_8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of termination_error_i_2 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tx_axis_out_ifg_delay[7]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tx_axis_out_ifg_delay[7]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_10 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_11 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_2 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_5 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_7 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of tx_axis_out_tready_i_9 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tx_statistics_vector[24]_INST_0_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tx_statistics_vector[24]_INST_0_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tx_statistics_vector[24]_INST_0_i_7\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of tx_success_i_1 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of tx_success_i_3 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txc_out[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \txc_out[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \txc_out[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \txc_out[5]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \txc_out[6]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \txc_out[7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \txd_out[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \txd_out[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \txd_out[16]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \txd_out[17]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \txd_out[18]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \txd_out[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \txd_out[24]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \txd_out[26]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \txd_out[32]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \txd_out[33]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \txd_out[40]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \txd_out[41]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \txd_out[42]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \txd_out[48]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \txd_out[49]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \txd_out[50]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \txd_out[56]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \txd_out[58]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \txd_out[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \txd_out[9]_i_1\ : label is "soft_lutpair283";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8] ";
  attribute srl_name of \txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9 ";
  attribute srl_bus_name of \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg ";
  attribute srl_name of \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\ : label is "inst/\ten_gig_eth_mac_ip_core/xgmac_inst /\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7 ";
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[0]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[10]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[11]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[12]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[1]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[2]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[3]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[4]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[5]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[6]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[7]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[8]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/byte_count_reg[9]\ : label is 9;
  attribute counter of \txgen/tx_controller_inst/state_inst/count_reg[0]\ : label is 7;
  attribute counter of \txgen/tx_controller_inst/state_inst/count_reg[1]\ : label is 7;
  attribute counter of \txgen/tx_controller_inst/state_inst/count_reg[2]\ : label is 7;
  attribute counter of \txgen/tx_controller_inst/state_inst/count_reg[3]\ : label is 7;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[0]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[10]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[11]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[1]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[2]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[3]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[4]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[5]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[6]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[7]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[8]\ : label is 8;
  attribute counter of \txgen/tx_controller_inst/state_inst/max_count_reg[9]\ : label is 8;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[0]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[10]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[11]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[12]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[13]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[14]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[15]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[1]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[2]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[3]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[4]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[5]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[6]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[7]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[8]\ : label is 6;
  attribute counter of \txgen/tx_pause_control_i/pause_count_reg[9]\ : label is 6;
  attribute ASYNC_REG of \txgen/tx_pause_control_i/sync_i/d_1_reg\ : label is true;
  attribute ASYNC_REG of \txgen/tx_pause_control_i/sync_i/d_2_reg\ : label is true;
  attribute ASYNC_REG of \txgen/tx_pause_control_i/sync_i/d_3_reg\ : label is true;
  attribute ASYNC_REG of \txgen/tx_pause_control_i/sync_i/d_4_reg\ : label is true;
  attribute SOFT_HLUTNM of type_not_length_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of underrun_store_i_2 : label is "soft_lutpair230";
begin
  ip2bus_data(31) <= \<const0>\;
  ip2bus_data(30) <= \<const0>\;
  ip2bus_data(29) <= \<const0>\;
  ip2bus_data(28) <= \<const0>\;
  ip2bus_data(27) <= \<const0>\;
  ip2bus_data(26) <= \<const0>\;
  ip2bus_data(25) <= \<const0>\;
  ip2bus_data(24) <= \<const0>\;
  ip2bus_data(23) <= \<const0>\;
  ip2bus_data(22) <= \<const0>\;
  ip2bus_data(21) <= \<const0>\;
  ip2bus_data(20) <= \<const0>\;
  ip2bus_data(19) <= \<const0>\;
  ip2bus_data(18) <= \<const0>\;
  ip2bus_data(17) <= \<const0>\;
  ip2bus_data(16) <= \<const0>\;
  ip2bus_data(15) <= \<const0>\;
  ip2bus_data(14) <= \<const0>\;
  ip2bus_data(13) <= \<const0>\;
  ip2bus_data(12) <= \<const0>\;
  ip2bus_data(11) <= \<const0>\;
  ip2bus_data(10) <= \<const0>\;
  ip2bus_data(9) <= \<const0>\;
  ip2bus_data(8) <= \<const0>\;
  ip2bus_data(7) <= \<const0>\;
  ip2bus_data(6) <= \<const0>\;
  ip2bus_data(5) <= \<const0>\;
  ip2bus_data(4) <= \<const0>\;
  ip2bus_data(3) <= \<const0>\;
  ip2bus_data(2) <= \<const0>\;
  ip2bus_data(1) <= \<const0>\;
  ip2bus_data(0) <= \<const0>\;
  ip2bus_error <= \<const0>\;
  ip2bus_rdack <= \<const0>\;
  ip2bus_wrack <= \<const0>\;
  mdc_out <= \<const0>\;
  mdio_out <= \<const0>\;
  mdio_tri <= \<const0>\;
  rx_statistics_valid <= \^rx_statistics_valid\;
  rx_statistics_vector(29 downto 0) <= \^rx_statistics_vector\(29 downto 0);
  rx_ts_axis_tdata(127) <= \<const0>\;
  rx_ts_axis_tdata(126) <= \<const0>\;
  rx_ts_axis_tdata(125) <= \<const0>\;
  rx_ts_axis_tdata(124) <= \<const0>\;
  rx_ts_axis_tdata(123) <= \<const0>\;
  rx_ts_axis_tdata(122) <= \<const0>\;
  rx_ts_axis_tdata(121) <= \<const0>\;
  rx_ts_axis_tdata(120) <= \<const0>\;
  rx_ts_axis_tdata(119) <= \<const0>\;
  rx_ts_axis_tdata(118) <= \<const0>\;
  rx_ts_axis_tdata(117) <= \<const0>\;
  rx_ts_axis_tdata(116) <= \<const0>\;
  rx_ts_axis_tdata(115) <= \<const0>\;
  rx_ts_axis_tdata(114) <= \<const0>\;
  rx_ts_axis_tdata(113) <= \<const0>\;
  rx_ts_axis_tdata(112) <= \<const0>\;
  rx_ts_axis_tdata(111) <= \<const0>\;
  rx_ts_axis_tdata(110) <= \<const0>\;
  rx_ts_axis_tdata(109) <= \<const0>\;
  rx_ts_axis_tdata(108) <= \<const0>\;
  rx_ts_axis_tdata(107) <= \<const0>\;
  rx_ts_axis_tdata(106) <= \<const0>\;
  rx_ts_axis_tdata(105) <= \<const0>\;
  rx_ts_axis_tdata(104) <= \<const0>\;
  rx_ts_axis_tdata(103) <= \<const0>\;
  rx_ts_axis_tdata(102) <= \<const0>\;
  rx_ts_axis_tdata(101) <= \<const0>\;
  rx_ts_axis_tdata(100) <= \<const0>\;
  rx_ts_axis_tdata(99) <= \<const0>\;
  rx_ts_axis_tdata(98) <= \<const0>\;
  rx_ts_axis_tdata(97) <= \<const0>\;
  rx_ts_axis_tdata(96) <= \<const0>\;
  rx_ts_axis_tdata(95) <= \<const0>\;
  rx_ts_axis_tdata(94) <= \<const0>\;
  rx_ts_axis_tdata(93) <= \<const0>\;
  rx_ts_axis_tdata(92) <= \<const0>\;
  rx_ts_axis_tdata(91) <= \<const0>\;
  rx_ts_axis_tdata(90) <= \<const0>\;
  rx_ts_axis_tdata(89) <= \<const0>\;
  rx_ts_axis_tdata(88) <= \<const0>\;
  rx_ts_axis_tdata(87) <= \<const0>\;
  rx_ts_axis_tdata(86) <= \<const0>\;
  rx_ts_axis_tdata(85) <= \<const0>\;
  rx_ts_axis_tdata(84) <= \<const0>\;
  rx_ts_axis_tdata(83) <= \<const0>\;
  rx_ts_axis_tdata(82) <= \<const0>\;
  rx_ts_axis_tdata(81) <= \<const0>\;
  rx_ts_axis_tdata(80) <= \<const0>\;
  rx_ts_axis_tdata(79) <= \<const0>\;
  rx_ts_axis_tdata(78) <= \<const0>\;
  rx_ts_axis_tdata(77) <= \<const0>\;
  rx_ts_axis_tdata(76) <= \<const0>\;
  rx_ts_axis_tdata(75) <= \<const0>\;
  rx_ts_axis_tdata(74) <= \<const0>\;
  rx_ts_axis_tdata(73) <= \<const0>\;
  rx_ts_axis_tdata(72) <= \<const0>\;
  rx_ts_axis_tdata(71) <= \<const0>\;
  rx_ts_axis_tdata(70) <= \<const0>\;
  rx_ts_axis_tdata(69) <= \<const0>\;
  rx_ts_axis_tdata(68) <= \<const0>\;
  rx_ts_axis_tdata(67) <= \<const0>\;
  rx_ts_axis_tdata(66) <= \<const0>\;
  rx_ts_axis_tdata(65) <= \<const0>\;
  rx_ts_axis_tdata(64) <= \<const0>\;
  rx_ts_axis_tdata(63) <= \<const0>\;
  rx_ts_axis_tdata(62) <= \<const0>\;
  rx_ts_axis_tdata(61) <= \<const0>\;
  rx_ts_axis_tdata(60) <= \<const0>\;
  rx_ts_axis_tdata(59) <= \<const0>\;
  rx_ts_axis_tdata(58) <= \<const0>\;
  rx_ts_axis_tdata(57) <= \<const0>\;
  rx_ts_axis_tdata(56) <= \<const0>\;
  rx_ts_axis_tdata(55) <= \<const0>\;
  rx_ts_axis_tdata(54) <= \<const0>\;
  rx_ts_axis_tdata(53) <= \<const0>\;
  rx_ts_axis_tdata(52) <= \<const0>\;
  rx_ts_axis_tdata(51) <= \<const0>\;
  rx_ts_axis_tdata(50) <= \<const0>\;
  rx_ts_axis_tdata(49) <= \<const0>\;
  rx_ts_axis_tdata(48) <= \<const0>\;
  rx_ts_axis_tdata(47) <= \<const0>\;
  rx_ts_axis_tdata(46) <= \<const0>\;
  rx_ts_axis_tdata(45) <= \<const0>\;
  rx_ts_axis_tdata(44) <= \<const0>\;
  rx_ts_axis_tdata(43) <= \<const0>\;
  rx_ts_axis_tdata(42) <= \<const0>\;
  rx_ts_axis_tdata(41) <= \<const0>\;
  rx_ts_axis_tdata(40) <= \<const0>\;
  rx_ts_axis_tdata(39) <= \<const0>\;
  rx_ts_axis_tdata(38) <= \<const0>\;
  rx_ts_axis_tdata(37) <= \<const0>\;
  rx_ts_axis_tdata(36) <= \<const0>\;
  rx_ts_axis_tdata(35) <= \<const0>\;
  rx_ts_axis_tdata(34) <= \<const0>\;
  rx_ts_axis_tdata(33) <= \<const0>\;
  rx_ts_axis_tdata(32) <= \<const0>\;
  rx_ts_axis_tdata(31) <= \<const0>\;
  rx_ts_axis_tdata(30) <= \<const0>\;
  rx_ts_axis_tdata(29) <= \<const0>\;
  rx_ts_axis_tdata(28) <= \<const0>\;
  rx_ts_axis_tdata(27) <= \<const0>\;
  rx_ts_axis_tdata(26) <= \<const0>\;
  rx_ts_axis_tdata(25) <= \<const0>\;
  rx_ts_axis_tdata(24) <= \<const0>\;
  rx_ts_axis_tdata(23) <= \<const0>\;
  rx_ts_axis_tdata(22) <= \<const0>\;
  rx_ts_axis_tdata(21) <= \<const0>\;
  rx_ts_axis_tdata(20) <= \<const0>\;
  rx_ts_axis_tdata(19) <= \<const0>\;
  rx_ts_axis_tdata(18) <= \<const0>\;
  rx_ts_axis_tdata(17) <= \<const0>\;
  rx_ts_axis_tdata(16) <= \<const0>\;
  rx_ts_axis_tdata(15) <= \<const0>\;
  rx_ts_axis_tdata(14) <= \<const0>\;
  rx_ts_axis_tdata(13) <= \<const0>\;
  rx_ts_axis_tdata(12) <= \<const0>\;
  rx_ts_axis_tdata(11) <= \<const0>\;
  rx_ts_axis_tdata(10) <= \<const0>\;
  rx_ts_axis_tdata(9) <= \<const0>\;
  rx_ts_axis_tdata(8) <= \<const0>\;
  rx_ts_axis_tdata(7) <= \<const0>\;
  rx_ts_axis_tdata(6) <= \<const0>\;
  rx_ts_axis_tdata(5) <= \<const0>\;
  rx_ts_axis_tdata(4) <= \<const0>\;
  rx_ts_axis_tdata(3) <= \<const0>\;
  rx_ts_axis_tdata(2) <= \<const0>\;
  rx_ts_axis_tdata(1) <= \<const0>\;
  rx_ts_axis_tdata(0) <= \<const0>\;
  rx_ts_axis_tvalid <= \<const0>\;
  status_vector(1 downto 0) <= \^status_vector\(1 downto 0);
  tx_axis_tready <= \^tx_axis_tready\;
  tx_statistics_vector(25 downto 0) <= \^tx_statistics_vector\(25 downto 0);
  tx_ts_axis_tdata(127) <= \<const0>\;
  tx_ts_axis_tdata(126) <= \<const0>\;
  tx_ts_axis_tdata(125) <= \<const0>\;
  tx_ts_axis_tdata(124) <= \<const0>\;
  tx_ts_axis_tdata(123) <= \<const0>\;
  tx_ts_axis_tdata(122) <= \<const0>\;
  tx_ts_axis_tdata(121) <= \<const0>\;
  tx_ts_axis_tdata(120) <= \<const0>\;
  tx_ts_axis_tdata(119) <= \<const0>\;
  tx_ts_axis_tdata(118) <= \<const0>\;
  tx_ts_axis_tdata(117) <= \<const0>\;
  tx_ts_axis_tdata(116) <= \<const0>\;
  tx_ts_axis_tdata(115) <= \<const0>\;
  tx_ts_axis_tdata(114) <= \<const0>\;
  tx_ts_axis_tdata(113) <= \<const0>\;
  tx_ts_axis_tdata(112) <= \<const0>\;
  tx_ts_axis_tdata(111) <= \<const0>\;
  tx_ts_axis_tdata(110) <= \<const0>\;
  tx_ts_axis_tdata(109) <= \<const0>\;
  tx_ts_axis_tdata(108) <= \<const0>\;
  tx_ts_axis_tdata(107) <= \<const0>\;
  tx_ts_axis_tdata(106) <= \<const0>\;
  tx_ts_axis_tdata(105) <= \<const0>\;
  tx_ts_axis_tdata(104) <= \<const0>\;
  tx_ts_axis_tdata(103) <= \<const0>\;
  tx_ts_axis_tdata(102) <= \<const0>\;
  tx_ts_axis_tdata(101) <= \<const0>\;
  tx_ts_axis_tdata(100) <= \<const0>\;
  tx_ts_axis_tdata(99) <= \<const0>\;
  tx_ts_axis_tdata(98) <= \<const0>\;
  tx_ts_axis_tdata(97) <= \<const0>\;
  tx_ts_axis_tdata(96) <= \<const0>\;
  tx_ts_axis_tdata(95) <= \<const0>\;
  tx_ts_axis_tdata(94) <= \<const0>\;
  tx_ts_axis_tdata(93) <= \<const0>\;
  tx_ts_axis_tdata(92) <= \<const0>\;
  tx_ts_axis_tdata(91) <= \<const0>\;
  tx_ts_axis_tdata(90) <= \<const0>\;
  tx_ts_axis_tdata(89) <= \<const0>\;
  tx_ts_axis_tdata(88) <= \<const0>\;
  tx_ts_axis_tdata(87) <= \<const0>\;
  tx_ts_axis_tdata(86) <= \<const0>\;
  tx_ts_axis_tdata(85) <= \<const0>\;
  tx_ts_axis_tdata(84) <= \<const0>\;
  tx_ts_axis_tdata(83) <= \<const0>\;
  tx_ts_axis_tdata(82) <= \<const0>\;
  tx_ts_axis_tdata(81) <= \<const0>\;
  tx_ts_axis_tdata(80) <= \<const0>\;
  tx_ts_axis_tdata(79) <= \<const0>\;
  tx_ts_axis_tdata(78) <= \<const0>\;
  tx_ts_axis_tdata(77) <= \<const0>\;
  tx_ts_axis_tdata(76) <= \<const0>\;
  tx_ts_axis_tdata(75) <= \<const0>\;
  tx_ts_axis_tdata(74) <= \<const0>\;
  tx_ts_axis_tdata(73) <= \<const0>\;
  tx_ts_axis_tdata(72) <= \<const0>\;
  tx_ts_axis_tdata(71) <= \<const0>\;
  tx_ts_axis_tdata(70) <= \<const0>\;
  tx_ts_axis_tdata(69) <= \<const0>\;
  tx_ts_axis_tdata(68) <= \<const0>\;
  tx_ts_axis_tdata(67) <= \<const0>\;
  tx_ts_axis_tdata(66) <= \<const0>\;
  tx_ts_axis_tdata(65) <= \<const0>\;
  tx_ts_axis_tdata(64) <= \<const0>\;
  tx_ts_axis_tdata(63) <= \<const0>\;
  tx_ts_axis_tdata(62) <= \<const0>\;
  tx_ts_axis_tdata(61) <= \<const0>\;
  tx_ts_axis_tdata(60) <= \<const0>\;
  tx_ts_axis_tdata(59) <= \<const0>\;
  tx_ts_axis_tdata(58) <= \<const0>\;
  tx_ts_axis_tdata(57) <= \<const0>\;
  tx_ts_axis_tdata(56) <= \<const0>\;
  tx_ts_axis_tdata(55) <= \<const0>\;
  tx_ts_axis_tdata(54) <= \<const0>\;
  tx_ts_axis_tdata(53) <= \<const0>\;
  tx_ts_axis_tdata(52) <= \<const0>\;
  tx_ts_axis_tdata(51) <= \<const0>\;
  tx_ts_axis_tdata(50) <= \<const0>\;
  tx_ts_axis_tdata(49) <= \<const0>\;
  tx_ts_axis_tdata(48) <= \<const0>\;
  tx_ts_axis_tdata(47) <= \<const0>\;
  tx_ts_axis_tdata(46) <= \<const0>\;
  tx_ts_axis_tdata(45) <= \<const0>\;
  tx_ts_axis_tdata(44) <= \<const0>\;
  tx_ts_axis_tdata(43) <= \<const0>\;
  tx_ts_axis_tdata(42) <= \<const0>\;
  tx_ts_axis_tdata(41) <= \<const0>\;
  tx_ts_axis_tdata(40) <= \<const0>\;
  tx_ts_axis_tdata(39) <= \<const0>\;
  tx_ts_axis_tdata(38) <= \<const0>\;
  tx_ts_axis_tdata(37) <= \<const0>\;
  tx_ts_axis_tdata(36) <= \<const0>\;
  tx_ts_axis_tdata(35) <= \<const0>\;
  tx_ts_axis_tdata(34) <= \<const0>\;
  tx_ts_axis_tdata(33) <= \<const0>\;
  tx_ts_axis_tdata(32) <= \<const0>\;
  tx_ts_axis_tdata(31) <= \<const0>\;
  tx_ts_axis_tdata(30) <= \<const0>\;
  tx_ts_axis_tdata(29) <= \<const0>\;
  tx_ts_axis_tdata(28) <= \<const0>\;
  tx_ts_axis_tdata(27) <= \<const0>\;
  tx_ts_axis_tdata(26) <= \<const0>\;
  tx_ts_axis_tdata(25) <= \<const0>\;
  tx_ts_axis_tdata(24) <= \<const0>\;
  tx_ts_axis_tdata(23) <= \<const0>\;
  tx_ts_axis_tdata(22) <= \<const0>\;
  tx_ts_axis_tdata(21) <= \<const0>\;
  tx_ts_axis_tdata(20) <= \<const0>\;
  tx_ts_axis_tdata(19) <= \<const0>\;
  tx_ts_axis_tdata(18) <= \<const0>\;
  tx_ts_axis_tdata(17) <= \<const0>\;
  tx_ts_axis_tdata(16) <= \<const0>\;
  tx_ts_axis_tdata(15) <= \<const0>\;
  tx_ts_axis_tdata(14) <= \<const0>\;
  tx_ts_axis_tdata(13) <= \<const0>\;
  tx_ts_axis_tdata(12) <= \<const0>\;
  tx_ts_axis_tdata(11) <= \<const0>\;
  tx_ts_axis_tdata(10) <= \<const0>\;
  tx_ts_axis_tdata(9) <= \<const0>\;
  tx_ts_axis_tdata(8) <= \<const0>\;
  tx_ts_axis_tdata(7) <= \<const0>\;
  tx_ts_axis_tdata(6) <= \<const0>\;
  tx_ts_axis_tdata(5) <= \<const0>\;
  tx_ts_axis_tdata(4) <= \<const0>\;
  tx_ts_axis_tdata(3) <= \<const0>\;
  tx_ts_axis_tdata(2) <= \<const0>\;
  tx_ts_axis_tdata(1) <= \<const0>\;
  tx_ts_axis_tdata(0) <= \<const0>\;
  tx_ts_axis_tvalid <= \<const0>\;
  xgmacint <= \<const0>\;
\FSM_onehot_axi_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0E0A0E0A0E"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[0]_i_2\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => tx_axis_tvalid,
      I3 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I4 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I5 => \n_0_FSM_onehot_axi_tx_state[0]_i_3\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_1\
    );
\FSM_onehot_axi_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFAAFFFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[0]_i_4\,
      I5 => \n_0_FSM_onehot_axi_tx_state[0]_i_5\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_2\
    );
\FSM_onehot_axi_tx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_3\
    );
\FSM_onehot_axi_tx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[3]_i_5\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_4\
    );
\FSM_onehot_axi_tx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0FE00"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[0]_i_6\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_5\
    );
\FSM_onehot_axi_tx_state[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      O => \n_0_FSM_onehot_axi_tx_state[0]_i_6\
    );
\FSM_onehot_axi_tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080808FF08FF08"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[1]_i_2\,
      I1 => tx_axis_tvalid,
      I2 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I3 => \n_0_FSM_onehot_axi_tx_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_1\
    );
\FSM_onehot_axi_tx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8FF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[1]_i_4\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[1]_i_5\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_2\
    );
\FSM_onehot_axi_tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[1]_i_6\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[1]_i_7\,
      I4 => \n_0_FSM_onehot_axi_tx_state[1]_i_4\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_3\
    );
\FSM_onehot_axi_tx_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[3]_i_5\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_4\
    );
\FSM_onehot_axi_tx_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFE00"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_axi_tx_state[1]_i_8\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_5\
    );
\FSM_onehot_axi_tx_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101010101FF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[1]_i_8\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_6\
    );
\FSM_onehot_axi_tx_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I2 => \txgen/pause_status\,
      I3 => \txgen/pause_status_req\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I5 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_7\
    );
\FSM_onehot_axi_tx_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      O => \n_0_FSM_onehot_axi_tx_state[1]_i_8\
    );
\FSM_onehot_axi_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F22222"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[2]_i_4\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_5\,
      I4 => \n_0_FSM_onehot_axi_tx_state[9]_i_9\,
      I5 => \n_0_FSM_onehot_axi_tx_state[3]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[2]_i_1\
    );
\FSM_onehot_axi_tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_axi_tx_state[2]_i_2\
    );
\FSM_onehot_axi_tx_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_axi_tx_state[2]_i_3\
    );
\FSM_onehot_axi_tx_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_axi_tx_state[2]_i_4\
    );
\FSM_onehot_axi_tx_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      O => \n_0_FSM_onehot_axi_tx_state[2]_i_5\
    );
\FSM_onehot_axi_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[3]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[3]_i_3\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I5 => \n_0_FSM_onehot_axi_tx_state[3]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[3]_i_1\
    );
\FSM_onehot_axi_tx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[3]_i_5\,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[3]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[3]_i_2\
    );
\FSM_onehot_axi_tx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010102"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_axi_tx_state[3]_i_3\
    );
\FSM_onehot_axi_tx_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => tx_axis_tlast,
      I2 => tx_axis_tuser(0),
      O => \n_0_FSM_onehot_axi_tx_state[3]_i_4\
    );
\FSM_onehot_axi_tx_state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_axi_tx_state[3]_i_5\
    );
\FSM_onehot_axi_tx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1551555515511551"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[4]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I2 => tx_axis_tvalid,
      I3 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[4]_i_1\
    );
\FSM_onehot_axi_tx_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I2 => tx_axis_tvalid,
      I3 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_axi_tx_state[4]_i_2\
    );
\FSM_onehot_axi_tx_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[8]_i_3\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I2 => tx_axis_tvalid,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I5 => \n_0_FSM_onehot_axi_tx_state[5]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[5]_i_1\
    );
\FSM_onehot_axi_tx_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000E000E0"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      I3 => \n_0_FSM_onehot_axi_tx_state[5]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[5]_i_2\
    );
\FSM_onehot_axi_tx_state[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => tx_axis_tvalid,
      I2 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[5]_i_3\
    );
\FSM_onehot_axi_tx_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404FF04FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[6]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[6]_i_4\,
      I3 => \n_0_FSM_onehot_axi_tx_state[6]_i_5\,
      I4 => \n_0_FSM_onehot_axi_tx_state[6]_i_6\,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_1\
    );
\FSM_onehot_axi_tx_state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I4 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_2\
    );
\FSM_onehot_axi_tx_state[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I3 => tx_axis_tvalid,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_3\
    );
\FSM_onehot_axi_tx_state[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00000D0"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I4 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_4\
    );
\FSM_onehot_axi_tx_state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[9]_i_9\,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_5\
    );
\FSM_onehot_axi_tx_state[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_6\
    );
\FSM_onehot_axi_tx_state[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => \txgen/pause_status_req\,
      I1 => \txgen/pause_status\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      O => \n_0_FSM_onehot_axi_tx_state[6]_i_7\
    );
\FSM_onehot_axi_tx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DDD0D0D"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_5\,
      I4 => \n_0_FSM_onehot_axi_tx_state[9]_i_9\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_1\
    );
\FSM_onehot_axi_tx_state[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
    port map (
      I0 => \n_0_tx_axis_in_pref[63]_i_3\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => tx_axis_tvalid,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_10\
    );
\FSM_onehot_axi_tx_state[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D010000"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I3 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      I4 => tx_axis_tvalid,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_11\
    );
\FSM_onehot_axi_tx_state[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_12\
    );
\FSM_onehot_axi_tx_state[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_13\
    );
\FSM_onehot_axi_tx_state[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFFFD5"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_21\,
      I1 => n_0_is_underrun_i_2,
      I2 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I3 => \n_0_count[7]_i_6\,
      I4 => n_0_is_underrun_i_3,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_14\
    );
\FSM_onehot_axi_tx_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF444F"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_7\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_8\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_2\
    );
\FSM_onehot_axi_tx_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDDDD0"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_10\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_11\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_12\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_3\
    );
\FSM_onehot_axi_tx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => tx_axis_tvalid,
      I2 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_4\
    );
\FSM_onehot_axi_tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I2 => tx_axis_tvalid,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_5\
    );
\FSM_onehot_axi_tx_state[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_state[1]_i_4\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/deferring_q\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_6\
    );
\FSM_onehot_axi_tx_state[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_7\
    );
\FSM_onehot_axi_tx_state[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EFE1E"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_is_pause_d1[7]_i_3\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_8\
    );
\FSM_onehot_axi_tx_state[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\,
      I1 => n_0_start_given_d1_i_4,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_11\,
      O => \n_0_FSM_onehot_axi_tx_state[7]_i_9\
    );
\FSM_onehot_axi_tx_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[8]_i_3\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[8]_i_1\
    );
\FSM_onehot_axi_tx_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455045555550455"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[8]_i_5\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I3 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I5 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[8]_i_2\
    );
\FSM_onehot_axi_tx_state[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_axi_tx_state[8]_i_3\
    );
\FSM_onehot_axi_tx_state[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_axi_tx_state[8]_i_4\
    );
\FSM_onehot_axi_tx_state[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => tx_axis_tvalid,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      O => \n_0_FSM_onehot_axi_tx_state[8]_i_5\
    );
\FSM_onehot_axi_tx_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[9]_i_3\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I3 => \n_0_FSM_onehot_axi_tx_state[9]_i_6\,
      I4 => \n_0_FSM_onehot_axi_tx_state[9]_i_7\,
      I5 => \n_0_FSM_onehot_axi_tx_state[9]_i_8\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_1\
    );
\FSM_onehot_axi_tx_state[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[9]_i_15\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_axi_tx_state[9]_i_16\,
      I3 => \n_0_FSM_onehot_axi_tx_state[9]_i_17\,
      I4 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I5 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_10\
    );
\FSM_onehot_axi_tx_state[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \txgen/pause_status\,
      I4 => \txgen/pause_status_req\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_11\
    );
\FSM_onehot_axi_tx_state[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_12\
    );
\FSM_onehot_axi_tx_state[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_13\
    );
\FSM_onehot_axi_tx_state[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0EEEE00E000E0"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[9]_i_12\,
      I1 => n_0_tx_axis_out_tready_i_10,
      I2 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I3 => tx_axis_tvalid,
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I5 => tx_axis_tuser(0),
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_14\
    );
\FSM_onehot_axi_tx_state[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFF00FEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[9]_i_18\,
      I1 => \n_0_FSM_onehot_axi_tx_state[9]_i_16\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[8]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[9]_i_19\,
      I5 => \n_0_FSM_onehot_axi_tx_state[9]_i_20\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_15\
    );
\FSM_onehot_axi_tx_state[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_16\
    );
\FSM_onehot_axi_tx_state[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD55555557"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[8]_i_3\,
      I1 => \n_0_FSM_onehot_axi_tx_state[3]_i_5\,
      I2 => \n_0_FSM_onehot_axi_tx_state[9]_i_21\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_17\
    );
\FSM_onehot_axi_tx_state[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFE8"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_18\
    );
\FSM_onehot_axi_tx_state[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[3]_i_5\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_19\
    );
\FSM_onehot_axi_tx_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[9]_i_9\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[9]_i_10\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_2\
    );
\FSM_onehot_axi_tx_state[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_20\
    );
\FSM_onehot_axi_tx_state[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_21\
    );
\FSM_onehot_axi_tx_state[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => tx_axis_tvalid,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_3\
    );
\FSM_onehot_axi_tx_state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0)
    );
\FSM_onehot_axi_tx_state[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      O => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3)
    );
\FSM_onehot_axi_tx_state[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FFF7FFC430D5"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => tx_axis_tlast,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_6\
    );
\FSM_onehot_axi_tx_state[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3011000030113011"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I1 => \n_0_FSM_onehot_axi_tx_state[9]_i_11\,
      I2 => tx_axis_tvalid,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_7\
    );
\FSM_onehot_axi_tx_state[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000202"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => \n_0_FSM_onehot_axi_tx_state[9]_i_12\,
      I2 => \n_0_FSM_onehot_axi_tx_state[9]_i_13\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I5 => \n_0_FSM_onehot_axi_tx_state[9]_i_14\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_8\
    );
\FSM_onehot_axi_tx_state[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_axi_tx_state[9]_i_9\
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAABABA"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[0]_i_2\,
      I1 => \n_0_FSM_onehot_state[13]_i_2\,
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[1]_i_4\,
      I5 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[0]_i_1\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[11]_i_4\,
      I1 => \n_0_FSM_onehot_state[15]_i_10\,
      I2 => \n_0_FSM_onehot_state[11]_i_3\,
      I3 => \n_0_FSM_onehot_state[11]_i_2\,
      O => \n_0_FSM_onehot_state[0]_i_2\
    );
\FSM_onehot_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[13]_i_2\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[15]_i_10\,
      I3 => \n_0_FSM_onehot_state[15]_i_11\,
      I4 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[10]_i_1\
    );
\FSM_onehot_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F04040F0F0004"
    )
    port map (
      I0 => \txgen/tx_controller_inst/p_0_in\(0),
      I1 => \n_0_FSM_onehot_state[13]_i_2\,
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[11]_i_4\,
      O => \n_0_FSM_onehot_state[11]_i_1\
    );
\FSM_onehot_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15005555"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_27\,
      I1 => \n_0_FSM_onehot_state[15]_i_28\,
      I2 => \n_0_FSM_onehot_state[15]_i_29\,
      I3 => \n_0_FSM_onehot_state[15]_i_30\,
      I4 => \n_0_FSM_onehot_state[15]_i_31\,
      I5 => \n_0_FSM_onehot_state[11]_i_5\,
      O => \n_0_FSM_onehot_state[11]_i_2\
    );
\FSM_onehot_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFAEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_38\,
      I1 => \n_0_FSM_onehot_state[15]_i_15\,
      I2 => \n_0_FSM_onehot_state[15]_i_8\,
      I3 => \txgen/underrun\,
      I4 => \n_0_FSM_onehot_state[15]_i_36\,
      I5 => \n_0_FSM_onehot_state[15]_i_35\,
      O => \n_0_FSM_onehot_state[11]_i_3\
    );
\FSM_onehot_state[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      O => \n_0_FSM_onehot_state[11]_i_4\
    );
\FSM_onehot_state[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state[15]_i_33\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      O => \n_0_FSM_onehot_state[11]_i_5\
    );
\FSM_onehot_state[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_11\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[13]_i_2\,
      I3 => \n_0_FSM_onehot_state[15]_i_10\,
      I4 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[12]_i_1\
    );
\FSM_onehot_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[13]_i_2\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[15]_i_10\,
      I3 => \n_0_FSM_onehot_state[15]_i_11\,
      I4 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[13]_i_1\
    );
\FSM_onehot_state[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_24\,
      I1 => \n_0_FSM_onehot_state[15]_i_26\,
      I2 => \n_0_FSM_onehot_state[15]_i_25\,
      O => \n_0_FSM_onehot_state[13]_i_2\
    );
\FSM_onehot_state[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_23\,
      I1 => \n_0_FSM_onehot_state[15]_i_22\,
      I2 => \n_0_FSM_onehot_state[1]_i_3\,
      O => \txgen/tx_controller_inst/p_0_in\(0)
    );
\FSM_onehot_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_11\,
      I1 => \n_0_FSM_onehot_state[14]_i_2\,
      I2 => \n_0_FSM_onehot_state[15]_i_10\,
      I3 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[14]_i_1\
    );
\FSM_onehot_state[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_22\,
      I1 => \n_0_FSM_onehot_state[15]_i_23\,
      I2 => \n_0_FSM_onehot_state[15]_i_24\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_25\,
      I5 => \n_0_FSM_onehot_state[15]_i_26\,
      O => \n_0_FSM_onehot_state[14]_i_2\
    );
\FSM_onehot_state[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg\,
      O => \n_0_FSM_onehot_state[15]_i_1\
    );
\FSM_onehot_state[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15005555"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_27\,
      I1 => \n_0_FSM_onehot_state[15]_i_28\,
      I2 => \n_0_FSM_onehot_state[15]_i_29\,
      I3 => \n_0_FSM_onehot_state[15]_i_30\,
      I4 => \n_0_FSM_onehot_state[15]_i_31\,
      I5 => \n_0_FSM_onehot_state[15]_i_32\,
      O => \n_0_FSM_onehot_state[15]_i_10\
    );
\FSM_onehot_state[15]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[15]_i_100\
    );
\FSM_onehot_state[15]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I2 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I3 => \n_0_FSM_onehot_state[15]_i_94\,
      I4 => \n_0_FSM_onehot_state[15]_i_118\,
      I5 => \n_0_FSM_onehot_state[15]_i_123\,
      O => \n_0_FSM_onehot_state[15]_i_101\
    );
\FSM_onehot_state[15]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      O => \n_0_FSM_onehot_state[15]_i_102\
    );
\FSM_onehot_state[15]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      O => \n_0_FSM_onehot_state[15]_i_103\
    );
\FSM_onehot_state[15]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      O => \n_0_FSM_onehot_state[15]_i_104\
    );
\FSM_onehot_state[15]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_17\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I5 => \n_0_FSM_onehot_state[15]_i_94\,
      O => \n_0_FSM_onehot_state[15]_i_105\
    );
\FSM_onehot_state[15]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFE3FFFCFCE3"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_69\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I5 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      O => \n_0_FSM_onehot_state[15]_i_106\
    );
\FSM_onehot_state[15]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_107\
    );
\FSM_onehot_state[15]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I2 => \n_0_FSM_onehot_state[15]_i_71\,
      I3 => \n_0_FSM_onehot_state[15]_i_13\,
      I4 => \n_0_FSM_onehot_state[15]_i_15\,
      I5 => \n_0_FSM_onehot_state[15]_i_70\,
      O => \n_0_FSM_onehot_state[15]_i_108\
    );
\FSM_onehot_state[15]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I4 => n_0_start_alignment_i_6,
      I5 => \n_0_FSM_onehot_state[15]_i_61\,
      O => \n_0_FSM_onehot_state[15]_i_109\
    );
\FSM_onehot_state[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state[15]_i_33\,
      I2 => \n_0_FSM_onehot_state[15]_i_34\,
      I3 => \n_0_FSM_onehot_state[15]_i_27\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => \n_0_FSM_onehot_state[15]_i_11\
    );
\FSM_onehot_state[15]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      O => \n_0_FSM_onehot_state[15]_i_110\
    );
\FSM_onehot_state[15]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_111\
    );
\FSM_onehot_state[15]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      O => \n_0_FSM_onehot_state[15]_i_112\
    );
\FSM_onehot_state[15]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010010"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      O => \n_0_FSM_onehot_state[15]_i_113\
    );
\FSM_onehot_state[15]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000333330004444"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      O => \n_0_FSM_onehot_state[15]_i_114\
    );
\FSM_onehot_state[15]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_124\,
      I1 => \n_0_FSM_onehot_state[15]_i_15\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      O => \n_0_FSM_onehot_state[15]_i_115\
    );
\FSM_onehot_state[15]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000230"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I5 => \n_0_FSM_onehot_state[15]_i_124\,
      O => \n_0_FSM_onehot_state[15]_i_116\
    );
\FSM_onehot_state[15]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => \n_0_FSM_onehot_state[15]_i_117\
    );
\FSM_onehot_state[15]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      O => \n_0_FSM_onehot_state[15]_i_118\
    );
\FSM_onehot_state[15]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => \n_0_FSM_onehot_state[15]_i_119\
    );
\FSM_onehot_state[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5551"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_35\,
      I1 => \n_0_FSM_onehot_state[15]_i_36\,
      I2 => \txgen/underrun\,
      I3 => \n_0_FSM_onehot_state[15]_i_37\,
      I4 => \n_0_FSM_onehot_state[15]_i_38\,
      I5 => \n_0_FSM_onehot_state[11]_i_4\,
      O => \n_0_FSM_onehot_state[15]_i_12\
    );
\FSM_onehot_state[15]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I2 => \txgen/pause_status_req\,
      I3 => \txgen/pause_status\,
      O => \n_0_FSM_onehot_state[15]_i_120\
    );
\FSM_onehot_state[15]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \txgen/pause_status_req\,
      I1 => \txgen/pause_status\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      O => \n_0_FSM_onehot_state[15]_i_121\
    );
\FSM_onehot_state[15]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_122\
    );
\FSM_onehot_state[15]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I3 => \n_0_FSM_onehot_state[15]_i_124\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      O => \n_0_FSM_onehot_state[15]_i_123\
    );
\FSM_onehot_state[15]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => \n_0_FSM_onehot_state[15]_i_124\
    );
\FSM_onehot_state[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/pause_status\,
      I1 => \txgen/pause_status_req\,
      O => \n_0_FSM_onehot_state[15]_i_13\
    );
\FSM_onehot_state[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      O => \n_0_FSM_onehot_state[15]_i_14\
    );
\FSM_onehot_state[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      O => \n_0_FSM_onehot_state[15]_i_15\
    );
\FSM_onehot_state[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => tx_axis_tvalid,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_state[15]_i_16\
    );
\FSM_onehot_state[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I2 => \txgen/pause_status_req\,
      I3 => \txgen/pause_status\,
      O => \n_0_FSM_onehot_state[15]_i_17\
    );
\FSM_onehot_state[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_FSM_onehot_state[15]_i_18\
    );
\FSM_onehot_state[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \txgen/pause_tx_count\(0),
      I1 => \txgen/pause_tx_count\(1),
      I2 => \txgen/pause_tx_count\(2),
      O => \n_0_FSM_onehot_state[15]_i_19\
    );
\FSM_onehot_state[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_4\,
      I1 => \n_0_FSM_onehot_state[15]_i_5\,
      I2 => \n_0_FSM_onehot_state[15]_i_6\,
      I3 => \n_0_FSM_onehot_state[15]_i_7\,
      I4 => \n_0_FSM_onehot_state[15]_i_8\,
      I5 => \n_0_is_terminate_d1[0]_i_2\,
      O => \n_0_FSM_onehot_state[15]_i_2\
    );
\FSM_onehot_state[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
    port map (
      I0 => n_0_is_underrun_i_2,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_state[15]_i_39\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_FSM_onehot_state[15]_i_40\,
      I5 => n_0_is_underrun_i_3,
      O => \n_0_FSM_onehot_state[15]_i_20\
    );
\FSM_onehot_state[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \txgen/ifs_mode_frame\,
      I1 => \txgen/ifg_dic_frame\,
      I2 => \n_0_FSM_onehot_state[15]_i_41\,
      O => \n_0_FSM_onehot_state[15]_i_21\
    );
\FSM_onehot_state[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_42\,
      I1 => \n_0_FSM_onehot_state[15]_i_43\,
      I2 => \n_0_FSM_onehot_state[15]_i_44\,
      I3 => \n_0_FSM_onehot_state[15]_i_45\,
      I4 => \n_0_FSM_onehot_state[15]_i_46\,
      I5 => n_0_start_alignment_i_7,
      O => \n_0_FSM_onehot_state[15]_i_22\
    );
\FSM_onehot_state[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8A8FFA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_47\,
      I1 => \n_0_FSM_onehot_state[15]_i_48\,
      I2 => \n_0_FSM_onehot_state[15]_i_49\,
      I3 => \n_0_FSM_onehot_state[15]_i_50\,
      I4 => \n_0_FSM_onehot_state[15]_i_51\,
      I5 => \n_0_FSM_onehot_state[15]_i_52\,
      O => \n_0_FSM_onehot_state[15]_i_23\
    );
\FSM_onehot_state[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I2 => \n_0_FSM_onehot_state[15]_i_53\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      O => \n_0_FSM_onehot_state[15]_i_24\
    );
\FSM_onehot_state[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF554F55445544"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_36\,
      I1 => \n_0_FSM_onehot_state[15]_i_14\,
      I2 => \n_0_FSM_onehot_state[15]_i_13\,
      I3 => \n_0_FSM_onehot_state[15]_i_8\,
      I4 => \n_0_FSM_onehot_state[15]_i_54\,
      I5 => \n_0_FSM_onehot_state[15]_i_55\,
      O => \n_0_FSM_onehot_state[15]_i_25\
    );
\FSM_onehot_state[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFF1"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_56\,
      I1 => n_0_is_start_d1_i_4,
      I2 => \n_0_FSM_onehot_state[15]_i_57\,
      I3 => \n_0_FSM_onehot_state[15]_i_58\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_FSM_onehot_state[15]_i_59\,
      O => \n_0_FSM_onehot_state[15]_i_26\
    );
\FSM_onehot_state[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_60\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I2 => \n_0_FSM_onehot_state[15]_i_61\,
      I3 => \n_0_FSM_onehot_state[15]_i_62\,
      I4 => \n_0_FSM_onehot_state[15]_i_63\,
      I5 => \n_0_FSM_onehot_state[15]_i_64\,
      O => \n_0_FSM_onehot_state[15]_i_27\
    );
\FSM_onehot_state[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15151555FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I2 => \n_0_FSM_onehot_state[15]_i_21\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I4 => \n_0_FSM_onehot_state[15]_i_20\,
      I5 => \n_0_FSM_onehot_state[15]_i_15\,
      O => \n_0_FSM_onehot_state[15]_i_28\
    );
\FSM_onehot_state[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I1 => n_0_is_underrun_i_2,
      I2 => \n_0_FSM_onehot_state[15]_i_61\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I4 => n_0_is_underrun_i_3,
      I5 => \n_0_FSM_onehot_state[15]_i_65\,
      O => \n_0_FSM_onehot_state[15]_i_29\
    );
\FSM_onehot_state[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_9\,
      I1 => \n_0_FSM_onehot_state[15]_i_10\,
      I2 => \n_0_FSM_onehot_state[15]_i_11\,
      I3 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[15]_i_3\
    );
\FSM_onehot_state[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40404440"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_14\,
      I1 => \n_0_FSM_onehot_state[15]_i_13\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I5 => \n_0_FSM_onehot_state[15]_i_66\,
      O => \n_0_FSM_onehot_state[15]_i_30\
    );
\FSM_onehot_state[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5CCD5CCD5D5D5CC"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_13\,
      I1 => \n_0_FSM_onehot_state[15]_i_67\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I5 => \n_0_FSM_onehot_state[15]_i_68\,
      O => \n_0_FSM_onehot_state[15]_i_31\
    );
\FSM_onehot_state[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_FSM_onehot_state[15]_i_33\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      O => \n_0_FSM_onehot_state[15]_i_32\
    );
\FSM_onehot_state[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_69\,
      I1 => \n_0_FSM_onehot_state[15]_i_70\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I4 => \n_0_FSM_onehot_state[15]_i_71\,
      I5 => \n_0_FSM_onehot_state[15]_i_72\,
      O => \n_0_FSM_onehot_state[15]_i_33\
    );
\FSM_onehot_state[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707070FFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_28\,
      I1 => \n_0_FSM_onehot_state[15]_i_29\,
      I2 => \n_0_FSM_onehot_state[15]_i_30\,
      I3 => \n_0_FSM_onehot_state[15]_i_73\,
      I4 => \n_0_FSM_onehot_state[15]_i_67\,
      I5 => \n_0_FSM_onehot_state[15]_i_74\,
      O => \n_0_FSM_onehot_state[15]_i_34\
    );
\FSM_onehot_state[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBABBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_75\,
      I1 => \n_0_FSM_onehot_state[15]_i_76\,
      I2 => \n_0_FSM_onehot_state[15]_i_77\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_FSM_onehot_state[15]_i_78\,
      O => \n_0_FSM_onehot_state[15]_i_35\
    );
\FSM_onehot_state[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACC8ACC8A8A8ACC"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_13\,
      I1 => \n_0_FSM_onehot_state[15]_i_67\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I5 => \n_0_FSM_onehot_state[15]_i_68\,
      O => \n_0_FSM_onehot_state[15]_i_36\
    );
\FSM_onehot_state[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_15\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => \n_0_FSM_onehot_state[15]_i_21\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I5 => \n_0_FSM_onehot_state[15]_i_20\,
      O => \n_0_FSM_onehot_state[15]_i_37\
    );
\FSM_onehot_state[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFAE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_79\,
      I1 => n_0_start_alignment_i_7,
      I2 => \n_0_FSM_onehot_state[15]_i_80\,
      I3 => \n_0_FSM_onehot_state[15]_i_81\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I5 => n_0_start_alignment_i_6,
      O => \n_0_FSM_onehot_state[15]_i_38\
    );
\FSM_onehot_state[15]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      O => \n_0_FSM_onehot_state[15]_i_39\
    );
\FSM_onehot_state[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555544454455"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \txgen/underrun\,
      I2 => \n_0_FSM_onehot_state[15]_i_13\,
      I3 => \n_0_FSM_onehot_state[15]_i_8\,
      I4 => \n_0_FSM_onehot_state[15]_i_14\,
      I5 => \n_0_reg_next_terminate[2]_i_3\,
      O => \n_0_FSM_onehot_state[15]_i_4\
    );
\FSM_onehot_state[15]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\,
      O => \n_0_FSM_onehot_state[15]_i_40\
    );
\FSM_onehot_state[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I5 => \txgen/tx_controller_inst/start_align_current\,
      O => \n_0_FSM_onehot_state[15]_i_41\
    );
\FSM_onehot_state[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => \n_0_FSM_onehot_state[15]_i_42\
    );
\FSM_onehot_state[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8AAB8"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_82\,
      I1 => n_0_flip_int_i_6,
      I2 => \n_0_FSM_onehot_state[15]_i_14\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I4 => \n_0_FSM_onehot_state[15]_i_83\,
      I5 => \n_0_FSM_onehot_state[15]_i_84\,
      O => \n_0_FSM_onehot_state[15]_i_43\
    );
\FSM_onehot_state[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030100"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_15\,
      I1 => \n_0_FSM_onehot_state[15]_i_85\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_44\
    );
\FSM_onehot_state[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300020304"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_15\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      O => \n_0_FSM_onehot_state[15]_i_45\
    );
\FSM_onehot_state[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8AAB8"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_82\,
      I1 => n_0_flip_int_i_6,
      I2 => \n_0_FSM_onehot_state[15]_i_14\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I4 => \n_0_FSM_onehot_state[15]_i_83\,
      I5 => \n_0_FSM_onehot_state[15]_i_86\,
      O => \n_0_FSM_onehot_state[15]_i_46\
    );
\FSM_onehot_state[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAA2AAA2AA"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_87\,
      I1 => \n_0_FSM_onehot_state[15]_i_88\,
      I2 => n_0_flip_int_i_6,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      O => \n_0_FSM_onehot_state[15]_i_47\
    );
\FSM_onehot_state[15]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      O => \n_0_FSM_onehot_state[15]_i_48\
    );
\FSM_onehot_state[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15151555"
    )
    port map (
      I0 => n_0_flip_int_i_6,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I2 => \n_0_FSM_onehot_state[15]_i_21\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I4 => \n_0_FSM_onehot_state[15]_i_20\,
      I5 => \n_0_FSM_onehot_state[15]_i_89\,
      O => \n_0_FSM_onehot_state[15]_i_49\
    );
\FSM_onehot_state[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_FSM_onehot_state[15]_i_5\
    );
\FSM_onehot_state[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_90\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => \n_0_FSM_onehot_state[15]_i_21\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I5 => \n_0_FSM_onehot_state[15]_i_20\,
      O => \n_0_FSM_onehot_state[15]_i_50\
    );
\FSM_onehot_state[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FFFF007F"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_91\,
      I1 => \n_0_FSM_onehot_state[15]_i_21\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => n_0_flip_int_i_6,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I5 => \n_0_FSM_onehot_state[15]_i_15\,
      O => \n_0_FSM_onehot_state[15]_i_51\
    );
\FSM_onehot_state[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I4 => \n_0_FSM_onehot_state[15]_i_92\,
      I5 => \n_0_FSM_onehot_state[1]_i_5\,
      O => \n_0_FSM_onehot_state[15]_i_52\
    );
\FSM_onehot_state[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_93\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_FSM_onehot_state[15]_i_61\,
      I3 => n_0_start_alignment_i_6,
      I4 => \n_0_FSM_onehot_state[15]_i_94\,
      I5 => \n_0_FSM_onehot_state[15]_i_95\,
      O => \n_0_FSM_onehot_state[15]_i_53\
    );
\FSM_onehot_state[15]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
    port map (
      I0 => n_0_start_alignment_i_3,
      I1 => n_0_is_underrun_i_3,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I4 => n_0_is_underrun_i_2,
      O => \n_0_FSM_onehot_state[15]_i_54\
    );
\FSM_onehot_state[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I1 => n_0_is_underrun_i_2,
      I2 => \n_0_FSM_onehot_state[15]_i_61\,
      I3 => \n_0_FSM_onehot_state[15]_i_95\,
      I4 => \n_0_FSM_onehot_state[15]_i_96\,
      I5 => n_0_is_underrun_i_3,
      O => \n_0_FSM_onehot_state[15]_i_55\
    );
\FSM_onehot_state[15]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAA888888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_97\,
      I1 => \n_0_FSM_onehot_state[15]_i_98\,
      I2 => \n_0_FSM_onehot_state[15]_i_99\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I4 => \n_0_FSM_onehot_state[15]_i_15\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      O => \n_0_FSM_onehot_state[15]_i_56\
    );
\FSM_onehot_state[15]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400004444000F"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_100\,
      I1 => \n_0_FSM_onehot_state[15]_i_93\,
      I2 => \n_0_FSM_onehot_state[15]_i_101\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_57\
    );
\FSM_onehot_state[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I1 => \n_0_FSM_onehot_state[15]_i_15\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I3 => \n_0_FSM_onehot_state[15]_i_77\,
      I4 => \n_0_FSM_onehot_state[15]_i_102\,
      I5 => \n_0_FSM_onehot_state[15]_i_99\,
      O => \n_0_FSM_onehot_state[15]_i_58\
    );
\FSM_onehot_state[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_53\,
      I1 => \n_0_FSM_onehot_state[15]_i_103\,
      I2 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I3 => \n_0_FSM_onehot_state[15]_i_104\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I5 => \n_0_FSM_onehot_state[15]_i_75\,
      O => \n_0_FSM_onehot_state[15]_i_59\
    );
\FSM_onehot_state[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_11\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\,
      I2 => \n_0_FSM_onehot_state[15]_i_15\,
      I3 => \n_0_FSM_onehot_state[15]_i_13\,
      I4 => \n_0_FSM_onehot_state[15]_i_16\,
      I5 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => \n_0_FSM_onehot_state[15]_i_6\
    );
\FSM_onehot_state[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC55CC55CC0F"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_71\,
      I1 => \n_0_FSM_onehot_state[15]_i_105\,
      I2 => \n_0_FSM_onehot_state[15]_i_106\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => \n_0_FSM_onehot_state[15]_i_60\
    );
\FSM_onehot_state[15]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      O => \n_0_FSM_onehot_state[15]_i_61\
    );
\FSM_onehot_state[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000010FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_107\,
      I1 => \n_0_FSM_onehot_state[15]_i_71\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I3 => \n_0_FSM_onehot_state[15]_i_94\,
      I4 => \n_0_FSM_onehot_state[15]_i_108\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => \n_0_FSM_onehot_state[15]_i_62\
    );
\FSM_onehot_state[15]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      O => \n_0_FSM_onehot_state[15]_i_63\
    );
\FSM_onehot_state[15]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_33\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I2 => \n_0_FSM_onehot_state[15]_i_71\,
      I3 => \n_0_FSM_onehot_state[15]_i_109\,
      O => \n_0_FSM_onehot_state[15]_i_64\
    );
\FSM_onehot_state[15]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I1 => \n_0_FSM_onehot_state[15]_i_110\,
      I2 => \n_0_FSM_onehot_state[15]_i_63\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I5 => n_0_flip_int_i_8,
      O => \n_0_FSM_onehot_state[15]_i_65\
    );
\FSM_onehot_state[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => n_0_is_underrun_i_2,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_state[15]_i_70\,
      I3 => \n_0_FSM_onehot_state[15]_i_111\,
      I4 => \n_0_FSM_onehot_state[15]_i_112\,
      I5 => n_0_is_underrun_i_3,
      O => \n_0_FSM_onehot_state[15]_i_66\
    );
\FSM_onehot_state[15]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_FSM_onehot_state[15]_i_67\
    );
\FSM_onehot_state[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777555"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_21\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I2 => n_0_is_underrun_i_2,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I4 => \n_0_count[7]_i_6\,
      I5 => n_0_is_underrun_i_3,
      O => \n_0_FSM_onehot_state[15]_i_68\
    );
\FSM_onehot_state[15]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
    port map (
      I0 => \txgen/pause_status_req\,
      I1 => \txgen/pause_status\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      O => \n_0_FSM_onehot_state[15]_i_69\
    );
\FSM_onehot_state[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3734373437343333"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_17\,
      I1 => \n_0_FSM_onehot_state[15]_i_18\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_FSM_onehot_state[15]_i_19\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \n_0_FSM_onehot_state[15]_i_7\
    );
\FSM_onehot_state[15]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => \n_0_FSM_onehot_state[15]_i_70\
    );
\FSM_onehot_state[15]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      O => \n_0_FSM_onehot_state[15]_i_71\
    );
\FSM_onehot_state[15]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      O => \n_0_FSM_onehot_state[15]_i_72\
    );
\FSM_onehot_state[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBABBBABBBBBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => \n_0_FSM_onehot_state[15]_i_21\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I5 => \n_0_FSM_onehot_state[15]_i_20\,
      O => \n_0_FSM_onehot_state[15]_i_73\
    );
\FSM_onehot_state[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I2 => \n_0_FSM_onehot_state[15]_i_21\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I4 => \n_0_FSM_onehot_state[15]_i_20\,
      I5 => \n_0_FSM_onehot_state[15]_i_13\,
      O => \n_0_FSM_onehot_state[15]_i_74\
    );
\FSM_onehot_state[15]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      O => \n_0_FSM_onehot_state[15]_i_75\
    );
\FSM_onehot_state[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => n_0_start_alignment_i_7,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => \n_0_FSM_onehot_state[15]_i_76\
    );
\FSM_onehot_state[15]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      O => \n_0_FSM_onehot_state[15]_i_77\
    );
\FSM_onehot_state[15]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      O => \n_0_FSM_onehot_state[15]_i_78\
    );
\FSM_onehot_state[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_113\,
      I1 => \n_0_FSM_onehot_state[15]_i_75\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => \n_0_FSM_onehot_state[15]_i_79\
    );
\FSM_onehot_state[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_20\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I2 => \n_0_FSM_onehot_state[15]_i_21\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      O => \n_0_FSM_onehot_state[15]_i_8\
    );
\FSM_onehot_state[15]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_114\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_FSM_onehot_state[15]_i_115\,
      I5 => \n_0_FSM_onehot_state[15]_i_116\,
      O => \n_0_FSM_onehot_state[15]_i_80\
    );
\FSM_onehot_state[15]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002120010"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I4 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I5 => \n_0_FSM_onehot_state[15]_i_117\,
      O => \n_0_FSM_onehot_state[15]_i_81\
    );
\FSM_onehot_state[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_11\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_10\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I4 => \txgen/pause_status\,
      I5 => \txgen/pause_status_req\,
      O => \n_0_FSM_onehot_state[15]_i_82\
    );
\FSM_onehot_state[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555540FFFFFFFF"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I1 => n_0_is_underrun_i_2,
      I2 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I3 => \n_0_count[7]_i_6\,
      I4 => n_0_is_underrun_i_3,
      I5 => \n_0_FSM_onehot_state[15]_i_21\,
      O => \n_0_FSM_onehot_state[15]_i_83\
    );
\FSM_onehot_state[15]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I5 => \n_0_FSM_onehot_state[15]_i_118\,
      O => \n_0_FSM_onehot_state[15]_i_84\
    );
\FSM_onehot_state[15]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => \n_0_FSM_onehot_state[15]_i_85\
    );
\FSM_onehot_state[15]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => \n_0_FSM_onehot_state[15]_i_86\
    );
\FSM_onehot_state[15]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_118\,
      I1 => \n_0_FSM_onehot_state[15]_i_119\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I5 => n_0_start_alignment_i_7,
      O => \n_0_FSM_onehot_state[15]_i_87\
    );
\FSM_onehot_state[15]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
    port map (
      I0 => n_0_is_underrun_i_2,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I4 => n_0_is_underrun_i_3,
      O => \n_0_FSM_onehot_state[15]_i_88\
    );
\FSM_onehot_state[15]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_11\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_10\,
      I2 => n_0_is_underrun_i_3,
      I3 => \n_0_FSM_onehot_state[15]_i_120\,
      I4 => n_0_is_underrun_i_2,
      I5 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      O => \n_0_FSM_onehot_state[15]_i_89\
    );
\FSM_onehot_state[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_22\,
      I1 => \n_0_FSM_onehot_state[15]_i_23\,
      I2 => \n_0_FSM_onehot_state[15]_i_24\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_25\,
      I5 => \n_0_FSM_onehot_state[15]_i_26\,
      O => \n_0_FSM_onehot_state[15]_i_9\
    );
\FSM_onehot_state[15]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
    port map (
      I0 => n_0_is_underrun_i_3,
      I1 => \n_0_FSM_onehot_state[15]_i_118\,
      I2 => \n_0_FSM_onehot_state[15]_i_111\,
      I3 => \n_0_FSM_onehot_state[15]_i_121\,
      I4 => n_0_is_underrun_i_2,
      I5 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      O => \n_0_FSM_onehot_state[15]_i_90\
    );
\FSM_onehot_state[15]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0111"
    )
    port map (
      I0 => n_0_is_underrun_i_3,
      I1 => \n_0_count[7]_i_6\,
      I2 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I3 => n_0_is_underrun_i_2,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      O => \n_0_FSM_onehot_state[15]_i_91\
    );
\FSM_onehot_state[15]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_103\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => \n_0_FSM_onehot_state[15]_i_92\
    );
\FSM_onehot_state[15]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I5 => \n_0_FSM_onehot_state[15]_i_17\,
      O => \n_0_FSM_onehot_state[15]_i_93\
    );
\FSM_onehot_state[15]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[15]_i_94\
    );
\FSM_onehot_state[15]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      O => \n_0_FSM_onehot_state[15]_i_95\
    );
\FSM_onehot_state[15]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_118\,
      I1 => \n_0_FSM_onehot_state[15]_i_94\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => \n_0_FSM_onehot_state[15]_i_96\
    );
\FSM_onehot_state[15]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_15\,
      I1 => n_0_flip_int_i_8,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I5 => \n_0_FSM_onehot_state[15]_i_103\,
      O => \n_0_FSM_onehot_state[15]_i_97\
    );
\FSM_onehot_state[15]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAABBAAABBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_122\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I2 => \n_0_FSM_onehot_state[15]_i_15\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      O => \n_0_FSM_onehot_state[15]_i_98\
    );
\FSM_onehot_state[15]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFFFEFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I3 => \n_0_FSM_onehot_state[15]_i_13\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I5 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      O => \n_0_FSM_onehot_state[15]_i_99\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAABABA"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_state[9]_i_2\,
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[1]_i_4\,
      I5 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[1]_i_1\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[11]_i_4\,
      I1 => \n_0_FSM_onehot_state[15]_i_10\,
      I2 => \n_0_FSM_onehot_state[11]_i_3\,
      I3 => \n_0_FSM_onehot_state[11]_i_2\,
      O => \n_0_FSM_onehot_state[1]_i_2\
    );
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[1]_i_5\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      O => \n_0_FSM_onehot_state[1]_i_3\
    );
\FSM_onehot_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_22\,
      I1 => \n_0_FSM_onehot_state[15]_i_23\,
      O => \n_0_FSM_onehot_state[1]_i_4\
    );
\FSM_onehot_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[1]_i_6\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I5 => n_0_start_alignment_i_7,
      O => \n_0_FSM_onehot_state[1]_i_5\
    );
\FSM_onehot_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I5 => \n_0_FSM_onehot_state[15]_i_15\,
      O => \n_0_FSM_onehot_state[1]_i_6\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55010155550101"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[2]_i_2\,
      I1 => \n_0_FSM_onehot_state[13]_i_2\,
      I2 => \txgen/tx_controller_inst/p_0_in\(0),
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[2]_i_3\,
      O => \n_0_FSM_onehot_state[2]_i_1\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_12\,
      I1 => \n_0_FSM_onehot_state[11]_i_2\,
      O => \n_0_FSM_onehot_state[2]_i_2\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_34\,
      I1 => \n_0_FSM_onehot_state[15]_i_27\,
      I2 => \n_0_FSM_onehot_state[5]_i_4\,
      I3 => \n_0_FSM_onehot_state[11]_i_4\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I5 => \n_0_FSM_onehot_state[15]_i_33\,
      O => \n_0_FSM_onehot_state[2]_i_3\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF00008ACF0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[11]_i_4\,
      I1 => \n_0_FSM_onehot_state[3]_i_2\,
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[3]_i_3\,
      O => \n_0_FSM_onehot_state[3]_i_1\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_22\,
      I1 => \n_0_FSM_onehot_state[15]_i_23\,
      I2 => \n_0_FSM_onehot_state[15]_i_24\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_25\,
      I5 => \n_0_FSM_onehot_state[15]_i_26\,
      O => \n_0_FSM_onehot_state[3]_i_2\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_34\,
      I1 => \n_0_FSM_onehot_state[15]_i_27\,
      I2 => \n_0_FSM_onehot_state[5]_i_4\,
      I3 => \n_0_FSM_onehot_state[11]_i_4\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I5 => \n_0_FSM_onehot_state[15]_i_33\,
      O => \n_0_FSM_onehot_state[3]_i_3\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F04040F0F0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[13]_i_2\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[11]_i_4\,
      O => \n_0_FSM_onehot_state[4]_i_1\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33203022332030"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[11]_i_4\,
      I1 => \n_0_FSM_onehot_state[11]_i_2\,
      I2 => \n_0_FSM_onehot_state[5]_i_2\,
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[5]_i_3\,
      O => \n_0_FSM_onehot_state[5]_i_1\
    );
\FSM_onehot_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_22\,
      I1 => \n_0_FSM_onehot_state[15]_i_23\,
      I2 => \n_0_FSM_onehot_state[15]_i_24\,
      I3 => \n_0_FSM_onehot_state[1]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_25\,
      I5 => \n_0_FSM_onehot_state[15]_i_26\,
      O => \n_0_FSM_onehot_state[5]_i_2\
    );
\FSM_onehot_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_34\,
      I1 => \n_0_FSM_onehot_state[15]_i_27\,
      I2 => \n_0_FSM_onehot_state[5]_i_4\,
      I3 => \n_0_FSM_onehot_state[11]_i_4\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I5 => \n_0_FSM_onehot_state[15]_i_33\,
      O => \n_0_FSM_onehot_state[5]_i_3\
    );
\FSM_onehot_state[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => \n_0_FSM_onehot_state[5]_i_4\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[11]_i_2\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[13]_i_2\,
      I3 => \n_0_FSM_onehot_state[15]_i_10\,
      I4 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[6]_i_1\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F00000F4F0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[13]_i_2\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[11]_i_2\,
      I3 => \n_0_FSM_onehot_state[11]_i_3\,
      I4 => \n_0_FSM_onehot_state[15]_i_10\,
      I5 => \n_0_FSM_onehot_state[11]_i_4\,
      O => \n_0_FSM_onehot_state[7]_i_1\
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
    port map (
      I0 => \txgen/tx_controller_inst/p_0_in\(0),
      I1 => \n_0_FSM_onehot_state[13]_i_2\,
      I2 => \n_0_FSM_onehot_state[15]_i_10\,
      I3 => \n_0_FSM_onehot_state[15]_i_12\,
      I4 => \n_0_FSM_onehot_state[11]_i_2\,
      O => \n_0_FSM_onehot_state[8]_i_1\
    );
\FSM_onehot_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_11\,
      I1 => \txgen/tx_controller_inst/p_0_in\(0),
      I2 => \n_0_FSM_onehot_state[9]_i_2\,
      I3 => \n_0_FSM_onehot_state[15]_i_10\,
      I4 => \n_0_FSM_onehot_state[15]_i_12\,
      O => \n_0_FSM_onehot_state[9]_i_1\
    );
\FSM_onehot_state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_24\,
      I1 => \n_0_FSM_onehot_state[15]_i_26\,
      I2 => \n_0_FSM_onehot_state[15]_i_25\,
      O => \n_0_FSM_onehot_state[9]_i_2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\G_ASYNC.tx_dic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_configuration_vector(10),
      I1 => tx_configuration_vector(8),
      O => \n_0_G_ASYNC.tx_dic_i_1\
    );
\G_LAN_ONLY.ifg_base_value[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      O => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\
    );
\G_LAN_ONLY.ifg_base_value[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0C4"
    )
    port map (
      I0 => \txgen/ifg_delay\(6),
      I1 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3\,
      I2 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\,
      I3 => \txgen/ifg_delay\(7),
      O => \txgen/tx_controller_inst/ifg_base_load_value\(8)
    );
\G_LAN_ONLY.ifg_base_value[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333777"
    )
    port map (
      I0 => \txgen/ifg_delay\(3),
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I2 => \txgen/ifg_delay\(2),
      I3 => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\,
      I4 => \txgen/ifg_delay\(5),
      I5 => \txgen/ifg_delay\(4),
      O => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3\
    );
\G_LAN_ONLY.ifg_base_value[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I1 => \txgen/ifg_delay\(2),
      I2 => \txgen/ifg_delay\(3),
      I3 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\,
      O => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\
    );
\G_LAN_ONLY.ifg_base_value[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9A9A9AAA"
    )
    port map (
      I0 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\,
      I1 => \txgen/ifg_delay\(0),
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I3 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\,
      I4 => \txgen/ifg_delay\(3),
      I5 => \txgen/ifg_delay\(2),
      O => \txgen/tx_controller_inst/ifg_base_load_value\(0)
    );
\G_LAN_ONLY.ifg_base_value[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51005100AEFF5DFF"
    )
    port map (
      I0 => \txgen/ifg_delay\(1),
      I1 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_2\,
      I2 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\,
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I4 => \txgen/ifg_delay\(0),
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(1)
    );
\G_LAN_ONLY.ifg_base_value[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/ifg_delay\(2),
      I1 => \txgen/ifg_delay\(3),
      O => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_2\
    );
\G_LAN_ONLY.ifg_base_value[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \txgen/ifg_delay\(6),
      I1 => \txgen/ifg_delay\(5),
      I2 => \txgen/ifg_delay\(7),
      I3 => \txgen/ifg_delay\(4),
      O => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\
    );
\G_LAN_ONLY.ifg_base_value[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\,
      O => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\
    );
\G_LAN_ONLY.ifg_base_value[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\,
      I1 => \txgen/ifg_delay\(2),
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(2)
    );
\G_LAN_ONLY.ifg_base_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BBBBBBB"
    )
    port map (
      I0 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\,
      I1 => \txgen/ifg_delay\(3),
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I3 => \txgen/ifg_delay\(2),
      I4 => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\,
      O => \n_0_G_LAN_ONLY.ifg_base_value[5]_i_1\
    );
\G_LAN_ONLY.ifg_base_value[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95FF95FFAA0095FF"
    )
    port map (
      I0 => \txgen/ifg_delay\(4),
      I1 => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\,
      I2 => \txgen/ifg_delay\(2),
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I4 => \txgen/ifg_delay\(3),
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(4)
    );
\G_LAN_ONLY.ifg_base_value[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3B7F3B7F3B7"
    )
    port map (
      I0 => \txgen/ifg_delay\(3),
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I2 => \txgen/ifg_delay\(5),
      I3 => \txgen/ifg_delay\(4),
      I4 => \txgen/ifg_delay\(2),
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(5)
    );
\G_LAN_ONLY.ifg_base_value[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFFF2FFF2FF"
    )
    port map (
      I0 => \txgen/ifg_delay\(0),
      I1 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\,
      I2 => \txgen/ifg_delay\(1),
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I4 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\,
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_2\,
      O => \n_0_G_LAN_ONLY.ifg_base_value[7]_i_2\
    );
\G_LAN_ONLY.ifg_base_value[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\,
      I1 => \txgen/ifg_delay\(6),
      I2 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(6)
    );
\G_LAN_ONLY.ifg_base_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F90A"
    )
    port map (
      I0 => \txgen/ifg_delay\(7),
      I1 => \txgen/ifg_delay\(6),
      I2 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_4\,
      I3 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_3\,
      O => \txgen/tx_controller_inst/ifg_base_load_value\(7)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
add_control_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554545444444444"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/add_control_frame\,
      I2 => \n_0_rxgen/address_decoding/multicast_pause_reg\,
      I3 => \rxgen/address_decoding/add_match_lower\,
      I4 => \rxgen/address_decoding/add_match_upper\,
      I5 => n_0_control_enable_i_2,
      O => n_0_add_control_enable_i_1
    );
add_match_lower_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(2),
      I1 => \rxgen/rx_pause_ad\(2),
      I2 => \rxgen/dest_add\(0),
      I3 => \rxgen/rx_pause_ad\(0),
      I4 => \rxgen/rx_pause_ad\(1),
      I5 => \rxgen/dest_add\(1),
      O => n_0_add_match_lower_i_10
    );
add_match_lower_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(21),
      I1 => \rxgen/rx_pause_ad\(21),
      I2 => \rxgen/dest_add\(22),
      I3 => \rxgen/rx_pause_ad\(22),
      I4 => \rxgen/rx_pause_ad\(23),
      I5 => \rxgen/dest_add\(23),
      O => n_0_add_match_lower_i_3
    );
add_match_lower_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(18),
      I1 => \rxgen/rx_pause_ad\(18),
      I2 => \rxgen/dest_add\(19),
      I3 => \rxgen/rx_pause_ad\(19),
      I4 => \rxgen/rx_pause_ad\(20),
      I5 => \rxgen/dest_add\(20),
      O => n_0_add_match_lower_i_4
    );
add_match_lower_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(17),
      I1 => \rxgen/rx_pause_ad\(17),
      I2 => \rxgen/dest_add\(15),
      I3 => \rxgen/rx_pause_ad\(15),
      I4 => \rxgen/rx_pause_ad\(16),
      I5 => \rxgen/dest_add\(16),
      O => n_0_add_match_lower_i_5
    );
add_match_lower_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(13),
      I1 => \rxgen/rx_pause_ad\(13),
      I2 => \rxgen/dest_add\(14),
      I3 => \rxgen/rx_pause_ad\(14),
      I4 => \rxgen/rx_pause_ad\(12),
      I5 => \rxgen/dest_add\(12),
      O => n_0_add_match_lower_i_6
    );
add_match_lower_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(9),
      I1 => \rxgen/rx_pause_ad\(9),
      I2 => \rxgen/dest_add\(10),
      I3 => \rxgen/rx_pause_ad\(10),
      I4 => \rxgen/rx_pause_ad\(11),
      I5 => \rxgen/dest_add\(11),
      O => n_0_add_match_lower_i_7
    );
add_match_lower_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(6),
      I1 => \rxgen/rx_pause_ad\(6),
      I2 => \rxgen/dest_add\(7),
      I3 => \rxgen/rx_pause_ad\(7),
      I4 => \rxgen/rx_pause_ad\(8),
      I5 => \rxgen/dest_add\(8),
      O => n_0_add_match_lower_i_8
    );
add_match_lower_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(4),
      I1 => \rxgen/rx_pause_ad\(4),
      I2 => \rxgen/dest_add\(5),
      I3 => \rxgen/rx_pause_ad\(5),
      I4 => \rxgen/rx_pause_ad\(3),
      I5 => \rxgen/dest_add\(3),
      O => n_0_add_match_lower_i_9
    );
add_match_lower_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_add_match_lower_reg_i_2,
      CO(3) => \rxgen/EQUAL\,
      CO(2) => n_1_add_match_lower_reg_i_1,
      CO(1) => n_2_add_match_lower_reg_i_1,
      CO(0) => n_3_add_match_lower_reg_i_1,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_add_match_lower_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_add_match_lower_i_3,
      S(2) => n_0_add_match_lower_i_4,
      S(1) => n_0_add_match_lower_i_5,
      S(0) => n_0_add_match_lower_i_6
    );
add_match_lower_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_add_match_lower_reg_i_2,
      CO(2) => n_1_add_match_lower_reg_i_2,
      CO(1) => n_2_add_match_lower_reg_i_2,
      CO(0) => n_3_add_match_lower_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_add_match_lower_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_add_match_lower_i_7,
      S(2) => n_0_add_match_lower_i_8,
      S(1) => n_0_add_match_lower_i_9,
      S(0) => n_0_add_match_lower_i_10
    );
add_match_upper_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(25),
      I1 => \rxgen/rx_pause_ad\(25),
      I2 => \rxgen/dest_add\(26),
      I3 => \rxgen/rx_pause_ad\(26),
      I4 => \rxgen/rx_pause_ad\(24),
      I5 => \rxgen/dest_add\(24),
      O => n_0_add_match_upper_i_10
    );
add_match_upper_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(46),
      I1 => \rxgen/rx_pause_ad\(46),
      I2 => \rxgen/dest_add\(47),
      I3 => \rxgen/rx_pause_ad\(47),
      I4 => \rxgen/rx_pause_ad\(45),
      I5 => \rxgen/dest_add\(45),
      O => n_0_add_match_upper_i_3
    );
add_match_upper_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(43),
      I1 => \rxgen/rx_pause_ad\(43),
      I2 => \rxgen/dest_add\(44),
      I3 => \rxgen/rx_pause_ad\(44),
      I4 => \rxgen/rx_pause_ad\(42),
      I5 => \rxgen/dest_add\(42),
      O => n_0_add_match_upper_i_4
    );
add_match_upper_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(40),
      I1 => \rxgen/rx_pause_ad\(40),
      I2 => \rxgen/dest_add\(41),
      I3 => \rxgen/rx_pause_ad\(41),
      I4 => \rxgen/rx_pause_ad\(39),
      I5 => \rxgen/dest_add\(39),
      O => n_0_add_match_upper_i_5
    );
add_match_upper_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(36),
      I1 => \rxgen/rx_pause_ad\(36),
      I2 => \rxgen/dest_add\(37),
      I3 => \rxgen/rx_pause_ad\(37),
      I4 => \rxgen/rx_pause_ad\(38),
      I5 => \rxgen/dest_add\(38),
      O => n_0_add_match_upper_i_6
    );
add_match_upper_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(33),
      I1 => \rxgen/rx_pause_ad\(33),
      I2 => \rxgen/dest_add\(34),
      I3 => \rxgen/rx_pause_ad\(34),
      I4 => \rxgen/rx_pause_ad\(35),
      I5 => \rxgen/dest_add\(35),
      O => n_0_add_match_upper_i_7
    );
add_match_upper_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(30),
      I1 => \rxgen/rx_pause_ad\(30),
      I2 => \rxgen/dest_add\(31),
      I3 => \rxgen/rx_pause_ad\(31),
      I4 => \rxgen/rx_pause_ad\(32),
      I5 => \rxgen/dest_add\(32),
      O => n_0_add_match_upper_i_8
    );
add_match_upper_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/dest_add\(27),
      I1 => \rxgen/rx_pause_ad\(27),
      I2 => \rxgen/dest_add\(28),
      I3 => \rxgen/rx_pause_ad\(28),
      I4 => \rxgen/rx_pause_ad\(29),
      I5 => \rxgen/dest_add\(29),
      O => n_0_add_match_upper_i_9
    );
add_match_upper_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_add_match_upper_reg_i_2,
      CO(3) => \rxgen/EQUAL0_out\,
      CO(2) => n_1_add_match_upper_reg_i_1,
      CO(1) => n_2_add_match_upper_reg_i_1,
      CO(0) => n_3_add_match_upper_reg_i_1,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_add_match_upper_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_add_match_upper_i_3,
      S(2) => n_0_add_match_upper_i_4,
      S(1) => n_0_add_match_upper_i_5,
      S(0) => n_0_add_match_upper_i_6
    );
add_match_upper_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_add_match_upper_reg_i_2,
      CO(2) => n_1_add_match_upper_reg_i_2,
      CO(1) => n_2_add_match_upper_reg_i_2,
      CO(0) => n_3_add_match_upper_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_add_match_upper_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_add_match_upper_i_7,
      S(2) => n_0_add_match_upper_i_8,
      S(1) => n_0_add_match_upper_i_9,
      S(0) => n_0_add_match_upper_i_10
    );
axi_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000000000"
    )
    port map (
      I0 => n_0_axi_eof_reg_i_2,
      I1 => \txgen/axi_tx_xgmac_i/p_0_in8_in\,
      I2 => \txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1\,
      I3 => n_0_axi_eof_reg_i_3,
      I4 => n_0_axi_eof_reg_i_4,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => \txgen/axi_eof\
    );
axi_eof_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
    port map (
      I0 => \n_0_tx_axis_in_pref[63]_i_3\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \txgen/axi_tx_xgmac_i/feed_d1\,
      O => n_0_axi_eof_reg_i_2
    );
axi_eof_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      O => n_0_axi_eof_reg_i_3
    );
axi_eof_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => tx_axis_tlast,
      I1 => tx_axis_tvalid,
      I2 => tx_axis_tkeep(7),
      O => n_0_axi_eof_reg_i_4
    );
bad_crc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => \rxgen/error_detection/crc_invalid\(6),
      I1 => n_0_bad_crc_i_2,
      I2 => \rxgen/error_detection/crc_invalid\(7),
      I3 => \rxgen/error_detection/enable_bad_crc\,
      O => \rxgen/error_detection/bad_crc0\
    );
bad_crc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/error_detection/crc_invalid\(4),
      I1 => \rxgen/error_detection/crc_invalid\(5),
      I2 => \rxgen/error_detection/crc_invalid\(2),
      I3 => \rxgen/error_detection/crc_invalid\(3),
      I4 => \rxgen/error_detection/crc_invalid\(0),
      I5 => \rxgen/error_detection/crc_invalid\(1),
      O => n_0_bad_crc_i_2
    );
bad_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2AAAA"
    )
    port map (
      I0 => \rxgen/error_detection/end_crc_pipeline\,
      I1 => n_0_bad_frame_i_2,
      I2 => \rxgen/error_detection/max_length_error\,
      I3 => \^rx_statistics_vector\(29),
      I4 => \rxgen/exceed_min_frame_pipeline\(5),
      I5 => \rxgen/error_detection/control_len_error\,
      O => \rxgen/error_detection/bad_frame0\
    );
bad_frame_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \rxgen/error_detection/fcs_error\,
      I1 => \rxgen/error_detection/receive_error_srl16\,
      I2 => \rxgen/error_detection/bad_crc\,
      O => n_0_bad_frame_i_2
    );
bad_opcode_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAEAAAA"
    )
    port map (
      I0 => \n_0_rxgen/rx/bad_opcode_int_reg\,
      I1 => \rxgen/rx/data_count\(0),
      I2 => \rxgen/rx/data_count\(1),
      I3 => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      I4 => n_0_bad_opcode_int_i_2,
      I5 => n_0_bad_opcode_int_i_3,
      O => n_0_bad_opcode_int_i_1
    );
bad_opcode_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => \rxgen/data\(51),
      I1 => \rxgen/data\(56),
      I2 => \rxgen/data\(49),
      I3 => \rxgen/data\(53),
      I4 => n_0_bad_opcode_int_i_4,
      I5 => n_0_bad_opcode_int_i_5,
      O => n_0_bad_opcode_int_i_2
    );
bad_opcode_int_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \^rx_statistics_vector\(1),
      I2 => \^rx_statistics_vector\(0),
      O => n_0_bad_opcode_int_i_3
    );
bad_opcode_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/data\(57),
      I1 => \rxgen/data\(52),
      I2 => \rxgen/data\(54),
      I3 => \rxgen/data\(62),
      I4 => \rxgen/data\(55),
      I5 => \rxgen/data\(63),
      O => n_0_bad_opcode_int_i_4
    );
bad_opcode_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/data\(60),
      I1 => \rxgen/data\(58),
      I2 => \rxgen/data\(48),
      I3 => \rxgen/data\(50),
      I4 => \rxgen/data\(59),
      I5 => \rxgen/data\(61),
      O => n_0_bad_opcode_int_i_5
    );
block_other_underruns_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => n_0_block_other_underruns_i_2,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_axi_tx_state[2]_i_3\,
      O => \txgen/axi_tx_xgmac_i/block_other_underruns\
    );
block_other_underruns_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      O => n_0_block_other_underruns_i_2
    );
broad_add_match_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_broad_add_match_i_2,
      I1 => \rxgen/dest_add\(22),
      I2 => \rxgen/dest_add\(23),
      I3 => n_0_broad_add_match_i_3,
      O => \rxgen/address_decoding/broad_add_match\
    );
broad_add_match_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(19),
      I1 => \rxgen/dest_add\(16),
      I2 => \rxgen/dest_add\(21),
      I3 => \rxgen/dest_add\(0),
      I4 => \rxgen/dest_add\(18),
      I5 => \rxgen/dest_add\(20),
      O => n_0_broad_add_match_i_10
    );
broad_add_match_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(38),
      I1 => \rxgen/dest_add\(36),
      I2 => \rxgen/dest_add\(40),
      I3 => \rxgen/dest_add\(41),
      I4 => \rxgen/dest_add\(37),
      I5 => n_0_broad_add_match_i_4,
      O => n_0_broad_add_match_i_2
    );
broad_add_match_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_broad_add_match_i_5,
      I1 => n_0_broad_add_match_i_6,
      I2 => n_0_broad_add_match_i_7,
      I3 => n_0_broad_add_match_i_8,
      I4 => n_0_broad_add_match_i_9,
      I5 => n_0_broad_add_match_i_10,
      O => n_0_broad_add_match_i_3
    );
broad_add_match_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(44),
      I1 => \rxgen/dest_add\(39),
      I2 => \rxgen/dest_add\(47),
      I3 => \rxgen/dest_add\(46),
      I4 => \rxgen/dest_add\(43),
      I5 => \rxgen/dest_add\(42),
      O => n_0_broad_add_match_i_4
    );
broad_add_match_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(31),
      I1 => \rxgen/dest_add\(29),
      I2 => \rxgen/dest_add\(34),
      I3 => \rxgen/dest_add\(33),
      I4 => \rxgen/dest_add\(30),
      I5 => \rxgen/dest_add\(32),
      O => n_0_broad_add_match_i_5
    );
broad_add_match_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(26),
      I1 => \rxgen/dest_add\(45),
      I2 => \rxgen/dest_add\(28),
      I3 => \rxgen/dest_add\(27),
      I4 => \rxgen/dest_add\(25),
      I5 => \rxgen/dest_add\(24),
      O => n_0_broad_add_match_i_6
    );
broad_add_match_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(1),
      I1 => \rxgen/dest_add\(2),
      I2 => \rxgen/dest_add\(3),
      I3 => \rxgen/dest_add\(7),
      I4 => \rxgen/dest_add\(5),
      I5 => \rxgen/dest_add\(4),
      O => n_0_broad_add_match_i_7
    );
broad_add_match_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(8),
      I1 => \rxgen/dest_add\(6),
      I2 => \rxgen/dest_add\(11),
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I4 => \rxgen/dest_add\(10),
      I5 => \rxgen/dest_add\(9),
      O => n_0_broad_add_match_i_8
    );
broad_add_match_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(14),
      I1 => \rxgen/dest_add\(35),
      I2 => \rxgen/dest_add\(15),
      I3 => \rxgen/dest_add\(17),
      I4 => \rxgen/dest_add\(13),
      I5 => \rxgen/dest_add\(12),
      O => n_0_broad_add_match_i_9
    );
broadcast_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => \txgen/decode_frame/multi_int\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \txgen/decode_frame/start_d2\,
      I3 => \^tx_statistics_vector\(1),
      O => n_0_broadcast_i_1
    );
broadcast_match_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31113000"
    )
    port map (
      I0 => \rxgen/address_decoding/end_of_frame_reg\,
      I1 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I2 => \n_0_rxgen/address_decoding/broad_add_match_reg\,
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      I4 => \rxgen/broadcast_match\,
      O => n_0_broadcast_match_i_1
    );
\byte_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEFEFEAA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      I1 => \n_0_is_data_d1[6]_i_2\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_byte_count[0]_i_1\
    );
\byte_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFFE"
    )
    port map (
      I0 => \n_0_is_pad_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \n_0_is_pad_d1[7]_i_3\,
      I5 => \n_0_byte_count[0]_i_4\,
      O => \txgen/tx_controller_inst/state_inst/byte_count\
    );
\byte_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5554FFFF"
    )
    port map (
      I0 => \n_0_txgen/jumbo_en_frame_reg\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      I2 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I3 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      I4 => \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg\,
      I5 => \txgen/tx_controller_inst/state_inst/byte_count_reg__0\(12),
      O => \n_0_byte_count[0]_i_4\
    );
\byte_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(3),
      O => \n_0_byte_count[0]_i_5\
    );
\byte_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(2),
      O => \n_0_byte_count[0]_i_6\
    );
\byte_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(1),
      O => \n_0_byte_count[0]_i_7\
    );
\byte_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(0),
      O => \n_0_byte_count[0]_i_8\
    );
\byte_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg__0\(12),
      O => \n_0_byte_count[12]_i_2\
    );
\byte_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(7),
      O => \n_0_byte_count[4]_i_2\
    );
\byte_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(6),
      O => \n_0_byte_count[4]_i_3\
    );
\byte_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(5),
      O => \n_0_byte_count[4]_i_4\
    );
\byte_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(4),
      O => \n_0_byte_count[4]_i_5\
    );
\byte_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(11),
      O => \n_0_byte_count[8]_i_2\
    );
\byte_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(10),
      O => \n_0_byte_count[8]_i_3\
    );
\byte_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(9),
      O => \n_0_byte_count[8]_i_4\
    );
\byte_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/byte_count_reg\(8),
      O => \n_0_byte_count[8]_i_5\
    );
\byte_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_byte_count_reg[0]_i_3\,
      CO(2) => \n_1_byte_count_reg[0]_i_3\,
      CO(1) => \n_2_byte_count_reg[0]_i_3\,
      CO(0) => \n_3_byte_count_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_byte_count_reg[0]_i_3\,
      O(2) => \n_5_byte_count_reg[0]_i_3\,
      O(1) => \n_6_byte_count_reg[0]_i_3\,
      O(0) => \n_7_byte_count_reg[0]_i_3\,
      S(3) => \n_0_byte_count[0]_i_5\,
      S(2) => \n_0_byte_count[0]_i_6\,
      S(1) => \n_0_byte_count[0]_i_7\,
      S(0) => \n_0_byte_count[0]_i_8\
    );
\byte_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_byte_count_reg[8]_i_1\,
      CO(3 downto 0) => \NLW_byte_count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_byte_count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_byte_count_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_byte_count[12]_i_2\
    );
\byte_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_byte_count_reg[0]_i_3\,
      CO(3) => \n_0_byte_count_reg[4]_i_1\,
      CO(2) => \n_1_byte_count_reg[4]_i_1\,
      CO(1) => \n_2_byte_count_reg[4]_i_1\,
      CO(0) => \n_3_byte_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_byte_count_reg[4]_i_1\,
      O(2) => \n_5_byte_count_reg[4]_i_1\,
      O(1) => \n_6_byte_count_reg[4]_i_1\,
      O(0) => \n_7_byte_count_reg[4]_i_1\,
      S(3) => \n_0_byte_count[4]_i_2\,
      S(2) => \n_0_byte_count[4]_i_3\,
      S(1) => \n_0_byte_count[4]_i_4\,
      S(0) => \n_0_byte_count[4]_i_5\
    );
\byte_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_byte_count_reg[4]_i_1\,
      CO(3) => \n_0_byte_count_reg[8]_i_1\,
      CO(2) => \n_1_byte_count_reg[8]_i_1\,
      CO(1) => \n_2_byte_count_reg[8]_i_1\,
      CO(0) => \n_3_byte_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_byte_count_reg[8]_i_1\,
      O(2) => \n_5_byte_count_reg[8]_i_1\,
      O(1) => \n_6_byte_count_reg[8]_i_1\,
      O(0) => \n_7_byte_count_reg[8]_i_1\,
      S(3) => \n_0_byte_count[8]_i_2\,
      S(2) => \n_0_byte_count[8]_i_3\,
      S(1) => \n_0_byte_count[8]_i_4\,
      S(0) => \n_0_byte_count[8]_i_5\
    );
\byte_en_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
    port map (
      I0 => \n_0_byte_en_reg[0]_i_2\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I2 => \txgen/insert\,
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(1),
      O => \n_0_byte_en_reg[0]_i_1\
    );
\byte_en_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFF00"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(0),
      I2 => \txgen/pos\(1),
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/insert\,
      O => \n_0_byte_en_reg[0]_i_2\
    );
\byte_en_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEF0FE000E000"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(1),
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(2),
      O => \n_0_byte_en_reg[1]_i_1\
    );
\byte_en_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
    port map (
      I0 => \n_0_byte_en_reg[2]_i_2\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I2 => \txgen/insert\,
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(3),
      O => \n_0_byte_en_reg[2]_i_1\
    );
\byte_en_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFF00"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(0),
      I2 => \txgen/pos\(1),
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/insert\,
      O => \n_0_byte_en_reg[2]_i_2\
    );
\byte_en_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB38080"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I2 => \txgen/insert\,
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(4),
      O => \n_0_byte_en_reg[3]_i_1\
    );
\byte_en_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
    port map (
      I0 => \n_0_byte_en_reg[4]_i_2\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I2 => \txgen/insert\,
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(5),
      O => \n_0_byte_en_reg[4]_i_1\
    );
\byte_en_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8FF00"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(0),
      I2 => \txgen/pos\(1),
      I3 => \txgen/crc_pipeline_inst/calculating\,
      I4 => \txgen/insert\,
      O => \n_0_byte_en_reg[4]_i_2\
    );
\byte_en_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F0F80008000"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(1),
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(6),
      O => \n_0_byte_en_reg[5]_i_1\
    );
\byte_en_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/calculating\,
      I1 => \txgen/insert\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \n_0_byte_en_reg[6]_i_1\
    );
\byte_en_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I1 => \txgen/insert\,
      I2 => \txgen/pos\(1),
      I3 => \txgen/pos\(0),
      I4 => \txgen/pos\(2),
      O => \n_0_byte_en_reg[6]_i_2\
    );
\c_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/c_d1\(4),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[0]_i_1\
    );
\c_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/c_d1\(5),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[1]_i_1\
    );
\c_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/c_d1\(6),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[2]_i_1\
    );
\c_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/c_d1\(7),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[3]_i_1\
    );
\c_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[4]_i_1\
    );
\c_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[5]_i_1\
    );
\c_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[6]_i_1\
    );
\c_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7]\,
      I2 => \txgen/flip\,
      O => \n_0_c_out[7]_i_1\
    );
\c_pipeline_reg[8][0]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAABAAAB"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/p_2_in39_in\,
      I2 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I3 => \n_0_c_pipeline_reg[8][0]_srl10_i_2\,
      I4 => \txgen/txframer/d_out_int2\,
      I5 => \n_0_d_out_int[7]_i_2\,
      O => \txgen/txframer/c_out_reg046_out\
    );
\c_pipeline_reg[8][0]_srl10_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(0),
      I4 => \n_0_txgen/txframer/is_pad_d1_reg[0]\,
      I5 => \n_0_txgen/txframer/crc_data_reg_reg[0]\,
      O => \n_0_c_pipeline_reg[8][0]_srl10_i_2\
    );
\c_pipeline_reg[8][0]_srl10_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(0),
      I4 => \n_0_txgen/txframer/crc_data_reg_reg[0]\,
      O => \txgen/txframer/d_out_int2\
    );
\c_pipeline_reg[8][1]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEFAAAAAAAA"
    )
    port map (
      I0 => \n_0_c_pipeline_reg[8][1]_srl10_i_2\,
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      I5 => \n_0_d_out_int[7]_i_2\,
      O => \txgen/txframer/c_out_reg042_out\
    );
\c_pipeline_reg[8][1]_srl10_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
    port map (
      I0 => \n_0_c_pipeline_reg[8][1]_srl10_i_3\,
      I1 => \txgen/txframer/p_2_in39_in\,
      I2 => \txgen/txframer/p_1_in37_in\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_c_pipeline_reg[8][1]_srl10_i_2\
    );
\c_pipeline_reg[8][1]_srl10_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/p_3_in38_in\,
      I4 => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      O => \n_0_c_pipeline_reg[8][1]_srl10_i_3\
    );
\c_pipeline_reg[8][2]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAAABAA"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_1_in31_in\,
      I3 => \n_0_c_pipeline_reg[8][2]_srl10_i_2\,
      I4 => \txgen/txframer/p_0_in55_in\,
      I5 => \n_0_d_out_int[7]_i_2\,
      O => \txgen/txframer/c_out_reg036_out\
    );
\c_pipeline_reg[8][2]_srl10_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111110111110101"
    )
    port map (
      I0 => \n_0_c_pipeline_reg[8][2]_srl10_i_4\,
      I1 => \txgen/txframer/p_2_in33_in\,
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \txgen/txframer/crc_pos_d1\(2),
      I5 => \txgen/txframer/crc_pos_d1\(0),
      O => \n_0_c_pipeline_reg[8][2]_srl10_i_2\
    );
\c_pipeline_reg[8][2]_srl10_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAEE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in1_in\,
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_pos_d1\(2),
      I4 => \txgen/txframer/crc_pos_d1\(0),
      O => \txgen/txframer/p_0_in55_in\
    );
\c_pipeline_reg[8][2]_srl10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \txgen/txframer/p_0_in1_in\,
      I1 => \txgen/txframer/p_3_in32_in\,
      O => \n_0_c_pipeline_reg[8][2]_srl10_i_4\
    );
\c_pipeline_reg[8][3]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F4444"
    )
    port map (
      I0 => \txgen/txframer/p_0_in\(0),
      I1 => \n_0_d_out_int[7]_i_2\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_1_in25_in\,
      I4 => \n_0_c_pipeline_reg[8][3]_srl10_i_3\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/txframer/c_out_reg030_out\
    );
\c_pipeline_reg[8][3]_srl10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_insert_d1\,
      O => \txgen/txframer/p_0_in\(0)
    );
\c_pipeline_reg[8][3]_srl10_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => \txgen/txframer/p_3_in26_in\,
      I1 => \txgen/txframer/p_2_in27_in\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_insert_d1\,
      O => \n_0_c_pipeline_reg[8][3]_srl10_i_3\
    );
\c_pipeline_reg[8][4]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F4444"
    )
    port map (
      I0 => \txgen/txframer/p_0_in\(1),
      I1 => \n_0_d_out_int[7]_i_2\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_1_in18_in\,
      I4 => \n_0_c_pipeline_reg[8][4]_srl10_i_3\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/txframer/c_out_reg024_out\
    );
\c_pipeline_reg[8][4]_srl10_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5060"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(0),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      O => \txgen/txframer/p_0_in\(1)
    );
\c_pipeline_reg[8][4]_srl10_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F3B7"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(0),
      I4 => \txgen/txframer/p_3_in19_in\,
      I5 => \txgen/txframer/p_2_in21_in\,
      O => \n_0_c_pipeline_reg[8][4]_srl10_i_3\
    );
\c_pipeline_reg[8][5]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F4444"
    )
    port map (
      I0 => \txgen/txframer/p_0_in\(2),
      I1 => \n_0_d_out_int[7]_i_2\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_1_in12_in\,
      I4 => \n_0_c_pipeline_reg[8][5]_srl10_i_3\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/txframer/c_out_reg017_out\
    );
\c_pipeline_reg[8][5]_srl10_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      O => \txgen/txframer/p_0_in\(2)
    );
\c_pipeline_reg[8][5]_srl10_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000009F"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/p_3_in13_in\,
      I4 => \txgen/txframer/p_2_in14_in\,
      O => \n_0_c_pipeline_reg[8][5]_srl10_i_3\
    );
\c_pipeline_reg[8][6]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F4444"
    )
    port map (
      I0 => \txgen/txframer/p_0_in\(3),
      I1 => \n_0_d_out_int[7]_i_2\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_1_in6_in\,
      I4 => \n_0_c_pipeline_reg[8][6]_srl10_i_3\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/txframer/c_out_reg011_out\
    );
\c_pipeline_reg[8][6]_srl10_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(0),
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      O => \txgen/txframer/p_0_in\(3)
    );
\c_pipeline_reg[8][6]_srl10_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D75F"
    )
    port map (
      I0 => \txgen/txframer/crc_insert_d1\,
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(0),
      I4 => \txgen/txframer/p_3_in7_in\,
      I5 => \txgen/txframer/p_2_in8_in\,
      O => \n_0_c_pipeline_reg[8][6]_srl10_i_3\
    );
\c_pipeline_reg[8][7]_srl10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/is_error_comb\,
      I3 => \n_0_d_out_int[56]_i_5\,
      I4 => \txgen/txframer/p_1_in4_in\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/txframer/c_out_reg0\
    );
calculating_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2322"
    )
    port map (
      I0 => \txgen/is_start\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \txgen/insert\,
      I3 => \txgen/crc_pipeline_inst/calculating\,
      O => n_0_calculating_i_1
    );
\col_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[0]\,
      I1 => \rsgen/detect_link_fail/seq_lower\,
      I2 => \rsgen/detect_link_fail/seq_upper\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_col_cnt[0]_i_1\
    );
\col_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      O => p_1_in(0)
    );
\col_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      O => p_1_in(1)
    );
\col_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I2 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      O => p_1_in(2)
    );
\col_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I2 => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      I3 => \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\,
      O => p_1_in(3)
    );
\col_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[5]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      I2 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I3 => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      I4 => \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\,
      O => p_1_in(4)
    );
\col_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \rsgen/detect_link_fail/seq_lower\,
      I2 => \rsgen/detect_link_fail/seq_upper\,
      O => \n_0_col_cnt[6]_i_1\
    );
\col_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[6]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\,
      I2 => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      I3 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I4 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      I5 => \n_0_rsgen/detect_link_fail/col_cnt_reg[5]\,
      O => p_1_in(5)
    );
control_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => n_0_control_enable_i_2,
      I2 => \rxgen/control_frame\,
      O => n_0_control_enable_i_1
    );
control_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => n_0_control_enable_i_3,
      I1 => \rxgen/length_type\(13),
      I2 => \rxgen/length_type\(12),
      I3 => n_0_control_enable_i_4,
      I4 => \n_0_frame_is_vlan_i_3__0\,
      O => n_0_control_enable_i_2
    );
control_enable_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \rxgen/length_type\(3),
      I1 => \rxgen/length_type\(15),
      I2 => \rxgen/length_type\(11),
      I3 => \rxgen/length_type\(10),
      I4 => \rxgen/length_type\(14),
      O => n_0_control_enable_i_3
    );
control_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \rxgen/length_type\(8),
      I1 => \rxgen/length_type\(9),
      I2 => \rxgen/length_type\(0),
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      I4 => \rxgen/length_type\(2),
      I5 => \rxgen/length_type\(1),
      O => n_0_control_enable_i_4
    );
control_len_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => \rxgen/error_detection/control_len_error\,
      I1 => \rxgen/padding_length_match\,
      I2 => \n_0_rxgen/error_detection/terminate_reg1_reg[0]\,
      I3 => \rxgen/rx_pause_lt_disable_held\,
      I4 => \rxgen/control_frame\,
      I5 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => n_0_control_len_error_i_1
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => \n_4_count_reg[0]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      O => \n_0_count[0]_i_1\
    );
\count[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080820000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_count[0]_i_10\
    );
\count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      O => \n_0_count[0]_i_11\
    );
\count[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I4 => \n_0_count[0]_i_7\,
      I5 => \n_0_count[0]_i_13\,
      O => \n_0_count[0]_i_12\
    );
\count[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\,
      O => \n_0_count[0]_i_13\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      O => \txgen/tx_controller_inst/plusOp\(0)
    );
\count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA65AAAA"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3]\,
      I1 => \n_0_count[0]_i_7\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\,
      I3 => \n_0_count[0]_i_8\,
      I4 => n_0_term_reg_i_3,
      O => \n_0_count[0]_i_3\
    );
\count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333CCCCC9CC"
    )
    port map (
      I0 => \n_0_count[0]_i_9\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I4 => \n_0_last_bytes_reg[2]_i_2\,
      I5 => \n_0_count[0]_i_8\,
      O => \n_0_count[0]_i_4\
    );
\count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6A556AAA"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\,
      I1 => \n_0_count[0]_i_10\,
      I2 => \n_0_count[0]_i_11\,
      I3 => \n_0_count[0]_i_7\,
      I4 => \txgen/tx_controller_inst/state_inst/last_bytes\(1),
      I5 => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\,
      O => \n_0_count[0]_i_5\
    );
\count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A66AAA6AAAAAAAA"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\,
      I1 => \n_0_last_bytes_reg[0]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I5 => \n_0_count[0]_i_12\,
      O => \n_0_count[0]_i_6\
    );
\count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \n_0_count[0]_i_7\
    );
\count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      O => \n_0_count[0]_i_8\
    );
\count[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3F30BFFFBFFF"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I5 => \n_0_count[0]_i_7\,
      O => \n_0_count[0]_i_9\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \n_7_count_reg[4]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      O => \n_0_count[1]_i_1\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      I1 => \txgen/tx_controller_inst/state_inst/count_reg\(1),
      O => \txgen/tx_controller_inst/plusOp\(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => \n_6_count_reg[4]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      O => \n_0_count[2]_i_1\
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/count_reg\(2),
      I1 => \txgen/tx_controller_inst/state_inst/count_reg\(1),
      I2 => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      O => \txgen/tx_controller_inst/plusOp\(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
    port map (
      I0 => \n_5_count_reg[4]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      O => \n_0_count[3]_i_1\
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => n_0_is_start_d1_i_1,
      O => \n_0_count[3]_i_1__0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      O => \txgen/tx_controller_inst/sel\
    );
\count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/count_reg\(3),
      I1 => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      I2 => \txgen/tx_controller_inst/state_inst/count_reg\(1),
      I3 => \txgen/tx_controller_inst/state_inst/count_reg\(2),
      O => \txgen/tx_controller_inst/plusOp\(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => \n_4_count_reg[4]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\,
      I3 => \n_0_count[4]_i_3\,
      O => \n_0_count[4]_i_1\
    );
\count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      O => \n_0_count[4]_i_3\
    );
\count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7]\,
      O => \n_0_count[4]_i_4\
    );
\count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6]\,
      O => \n_0_count[4]_i_5\
    );
\count[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5]\,
      O => \n_0_count[4]_i_6\
    );
\count[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4]\,
      O => \n_0_count[4]_i_7\
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB888B8888"
    )
    port map (
      I0 => \n_7_count_reg[7]_i_4\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\,
      I3 => \n_0_count[5]_i_2\,
      I4 => \n_0_count[5]_i_3\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\,
      O => \n_0_count[5]_i_1\
    );
\count[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      O => \n_0_count[5]_i_2\
    );
\count[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      O => \n_0_count[5]_i_3\
    );
\count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B8B8B"
    )
    port map (
      I0 => \n_6_count_reg[7]_i_4\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_count[7]_i_5\,
      I3 => \n_0_count[6]_i_2\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\,
      O => \n_0_count[6]_i_1\
    );
\count[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      O => \n_0_count[6]_i_2\
    );
\count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      O => \n_0_count[7]_i_1\
    );
\count[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      O => \n_0_count[7]_i_10\
    );
\count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => \n_5_count_reg[7]_i_4\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_count[7]_i_5\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      O => \n_0_count[7]_i_2\
    );
\count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABABAB"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I1 => n_0_is_underrun_i_3,
      I2 => \n_0_count[7]_i_6\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I4 => n_0_is_underrun_i_2,
      O => \txgen/tx_controller_inst/ifg_control_inst/load\
    );
\count[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I3 => \n_0_count[7]_i_10\,
      O => \n_0_count[7]_i_5\
    );
\count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777777777F"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_39\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I5 => \n_0_reg_next_terminate[2]_i_3\,
      O => \n_0_count[7]_i_6\
    );
\count[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10]\,
      O => \n_0_count[7]_i_7\
    );
\count[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9]\,
      O => \n_0_count[7]_i_8\
    );
\count[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8]\,
      O => \n_0_count[7]_i_9\
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_count_reg[0]_i_2\,
      CO(2) => \n_1_count_reg[0]_i_2\,
      CO(1) => \n_2_count_reg[0]_i_2\,
      CO(0) => \n_3_count_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3]\,
      DI(2) => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2]\,
      DI(1) => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\,
      DI(0) => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\,
      O(3) => \n_4_count_reg[0]_i_2\,
      O(2) => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      O(1) => \n_6_count_reg[0]_i_2\,
      O(0) => \n_7_count_reg[0]_i_2\,
      S(3) => \n_0_count[0]_i_3\,
      S(2) => \n_0_count[0]_i_4\,
      S(1) => \n_0_count[0]_i_5\,
      S(0) => \n_0_count[0]_i_6\
    );
\count_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[0]_i_2\,
      CO(3) => \n_0_count_reg[4]_i_2\,
      CO(2) => \n_1_count_reg[4]_i_2\,
      CO(1) => \n_2_count_reg[4]_i_2\,
      CO(0) => \n_3_count_reg[4]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_reg[4]_i_2\,
      O(2) => \n_5_count_reg[4]_i_2\,
      O(1) => \n_6_count_reg[4]_i_2\,
      O(0) => \n_7_count_reg[4]_i_2\,
      S(3) => \n_0_count[4]_i_4\,
      S(2) => \n_0_count[4]_i_5\,
      S(1) => \n_0_count[4]_i_6\,
      S(0) => \n_0_count[4]_i_7\
    );
\count_reg[7]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[4]_i_2\,
      CO(3) => \NLW_count_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \n_1_count_reg[7]_i_4\,
      CO(1) => \n_2_count_reg[7]_i_4\,
      CO(0) => \n_3_count_reg[7]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const1>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_count_reg[7]_i_4\,
      O(2) => \n_5_count_reg[7]_i_4\,
      O(1) => \n_6_count_reg[7]_i_4\,
      O(0) => \n_7_count_reg[7]_i_4\,
      S(3) => \<const1>\,
      S(2) => \n_0_count[7]_i_7\,
      S(1) => \n_0_count[7]_i_8\,
      S(0) => \n_0_count[7]_i_9\
    );
count_set_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/pause_status_req\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_count_set_i_1
    );
count_set_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEE0EEEE"
    )
    port map (
      I0 => n_0_count_set_int_i_2,
      I1 => n_0_count_set_int_i_3,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/pause_status\,
      I4 => \n_0_pause_count[0]_i_3\,
      I5 => \txgen/pause_status_req\,
      O => n_0_count_set_int_i_1
    );
count_set_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000FE"
    )
    port map (
      I0 => pause_value_local(4),
      I1 => pause_value_local(0),
      I2 => pause_value_local(1),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \n_0_pause_count[0]_i_3\,
      I5 => pause_value_local(5),
      O => n_0_count_set_int_i_2
    );
count_set_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAFAAAE"
    )
    port map (
      I0 => n_0_count_set_int_i_4,
      I1 => pause_value_local(2),
      I2 => \n_0_pause_count[0]_i_3\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => pause_value_local(3),
      I5 => n_0_count_set_int_i_5,
      O => n_0_count_set_int_i_3
    );
count_set_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000FE"
    )
    port map (
      I0 => pause_value_local(10),
      I1 => pause_value_local(9),
      I2 => pause_value_local(7),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \n_0_pause_count[0]_i_3\,
      I5 => pause_value_local(6),
      O => n_0_count_set_int_i_4
    );
count_set_int_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0302"
    )
    port map (
      I0 => pause_value_local(14),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \n_0_pause_count[0]_i_3\,
      I3 => pause_value_local(8),
      I4 => n_0_count_set_int_i_6,
      O => n_0_count_set_int_i_5
    );
count_set_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000FE"
    )
    port map (
      I0 => pause_value_local(11),
      I1 => pause_value_local(15),
      I2 => pause_value_local(13),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \n_0_pause_count[0]_i_3\,
      I5 => pause_value_local(12),
      O => n_0_count_set_int_i_6
    );
\counter[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(14),
      O => \n_0_counter[11]_i_2\
    );
\counter[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(13),
      O => \n_0_counter[11]_i_3\
    );
\counter[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(12),
      O => \n_0_counter[11]_i_4\
    );
\counter[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(11),
      O => \n_0_counter[11]_i_5\
    );
\counter[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(15),
      O => \n_0_counter[15]_i_2\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \rxgen/frame_start\,
      O => \n_0_counter[3]_i_1\
    );
\counter[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(6),
      O => \n_0_counter[3]_i_3\
    );
\counter[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(5),
      O => \n_0_counter[3]_i_4\
    );
\counter[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(4),
      O => \n_0_counter[3]_i_5\
    );
\counter[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_counter\(3),
      O => \n_0_counter[3]_i_6\
    );
\counter[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(10),
      O => \n_0_counter[7]_i_2\
    );
\counter[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(9),
      O => \n_0_counter[7]_i_3\
    );
\counter[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(8),
      O => \n_0_counter[7]_i_4\
    );
\counter[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(7),
      O => \n_0_counter[7]_i_5\
    );
\counter_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_counter_reg[7]_i_1\,
      CO(3) => \n_0_counter_reg[11]_i_1\,
      CO(2) => \n_1_counter_reg[11]_i_1\,
      CO(1) => \n_2_counter_reg[11]_i_1\,
      CO(0) => \n_3_counter_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_counter_reg[11]_i_1\,
      O(2) => \n_5_counter_reg[11]_i_1\,
      O(1) => \n_6_counter_reg[11]_i_1\,
      O(0) => \n_7_counter_reg[11]_i_1\,
      S(3) => \n_0_counter[11]_i_2\,
      S(2) => \n_0_counter[11]_i_3\,
      S(1) => \n_0_counter[11]_i_4\,
      S(0) => \n_0_counter[11]_i_5\
    );
\counter_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_counter\(15),
      I1 => \rxgen/stop_wrap_around\,
      O => \rxgen/decode/counter_reg0\
    );
\counter_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_counter_reg[11]_i_1\,
      CO(3 downto 0) => \NLW_counter_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_counter_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_counter_reg[15]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_counter[15]_i_2\
    );
\counter_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_counter_reg[3]_i_2\,
      CO(2) => \n_1_counter_reg[3]_i_2\,
      CO(1) => \n_2_counter_reg[3]_i_2\,
      CO(0) => \n_3_counter_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_counter_reg[3]_i_2\,
      O(2) => \n_5_counter_reg[3]_i_2\,
      O(1) => \n_6_counter_reg[3]_i_2\,
      O(0) => \n_7_counter_reg[3]_i_2\,
      S(3) => \n_0_counter[3]_i_3\,
      S(2) => \n_0_counter[3]_i_4\,
      S(1) => \n_0_counter[3]_i_5\,
      S(0) => \n_0_counter[3]_i_6\
    );
\counter_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_counter_reg[3]_i_2\,
      CO(3) => \n_0_counter_reg[7]_i_1\,
      CO(2) => \n_1_counter_reg[7]_i_1\,
      CO(1) => \n_2_counter_reg[7]_i_1\,
      CO(0) => \n_3_counter_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_counter_reg[7]_i_1\,
      O(2) => \n_5_counter_reg[7]_i_1\,
      O(1) => \n_6_counter_reg[7]_i_1\,
      O(0) => \n_7_counter_reg[7]_i_1\,
      S(3) => \n_0_counter[7]_i_2\,
      S(2) => \n_0_counter[7]_i_3\,
      S(1) => \n_0_counter[7]_i_4\,
      S(0) => \n_0_counter[7]_i_5\
    );
\crc_bytes_ctrl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      O => \n_0_crc_bytes_ctrl[0]_i_1\
    );
\crc_bytes_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(5),
      O => \n_0_crc_bytes_ctrl[1]_i_1\
    );
\crc_bytes_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \rxgen/frame_terminate\(6),
      I1 => \rxgen/frame_terminate\(4),
      I2 => \rxgen/frame_terminate\(5),
      O => \n_0_crc_bytes_ctrl[2]_i_1\
    );
\crc_bytes_valid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \n_0_rxgen/decode/crc_bytes_ctrl_reg[0]\,
      I2 => \n_0_rxgen/decode/crc_bytes_valid_reg[0]\,
      I3 => \rxgen/decode/p_2_in34_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_crc_bytes_valid[0]_i_1\
    );
\crc_bytes_valid[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_4_in45_in\,
      I2 => \rxgen/decode/p_2_in34_in\,
      I3 => \rxgen/decode/p_5_in35_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_crc_bytes_valid[1]_i_1\
    );
\crc_bytes_valid[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \n_0_rxgen/decode/crc_bytes_ctrl_reg[2]\,
      I2 => \rxgen/decode/p_2_in34_in\,
      I3 => \rxgen/decode/p_6_in38_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_crc_bytes_valid[2]_i_1\
    );
\crc_bytes_valid[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_2_in34_in\,
      I2 => \rxgen/decode/p_7_in41_in\,
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_crc_bytes_valid[3]_i_1\
    );
\crc_bytes_valid[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/frame_terminate\(0),
      I2 => \rxgen/decode/p_8_in55_in\,
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_crc_bytes_valid[4]_i_1\
    );
\crc_bytes_valid[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => \rxgen/decode/p_10_in57_in\,
      I1 => \rxgen/address_decoding/frame_start_reg2\,
      I2 => \rxgen/frame_terminate\(1),
      I3 => \rxgen/frame_terminate\(0),
      I4 => \rxgen/end_of_frame\,
      O => \n_0_crc_bytes_valid[5]_i_1\
    );
\crc_bytes_valid[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => \n_0_rxgen/decode/crc_bytes_valid_reg[6]\,
      I1 => \rxgen/address_decoding/frame_start_reg2\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/frame_terminate\(0),
      I4 => \rxgen/frame_terminate\(1),
      I5 => \rxgen/frame_terminate\(2),
      O => \n_0_crc_bytes_valid[6]_i_1\
    );
\crc_bytes_valid[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => \rxgen/decode/p_2_in34_in\,
      I1 => \rxgen/address_decoding/frame_start_reg2\,
      I2 => \rxgen/frame_terminate\(2),
      I3 => \rxgen/frame_terminate\(3),
      I4 => \n_0_crc_bytes_valid[7]_i_2\,
      I5 => \rxgen/end_of_frame\,
      O => \n_0_crc_bytes_valid[7]_i_1\
    );
\crc_bytes_valid[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/frame_terminate\(1),
      I1 => \rxgen/frame_terminate\(0),
      O => \n_0_crc_bytes_valid[7]_i_2\
    );
\crc_d1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(10),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(58)
    );
\crc_d1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(11),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(59)
    );
\crc_d1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(12),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(60)
    );
\crc_d1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(13),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(61)
    );
\crc_d1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(14),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(62)
    );
\crc_d1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(15),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(63)
    );
\crc_d1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(16),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(56)
    );
\crc_d1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(17),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(57)
    );
\crc_d1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(18),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(58)
    );
\crc_d1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(19),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(59)
    );
\crc_d1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(20),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(60)
    );
\crc_d1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(21),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(61)
    );
\crc_d1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(22),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(62)
    );
\crc_d1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(23),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data5\(63)
    );
\crc_d1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(24),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(56)
    );
\crc_d1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(25),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(57)
    );
\crc_d1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(26),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(58)
    );
\crc_d1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(27),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(59)
    );
\crc_d1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(28),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(60)
    );
\crc_d1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(29),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(61)
    );
\crc_d1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(30),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(62)
    );
\crc_d1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(31),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data4\(63)
    );
\crc_d1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(8),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(56)
    );
\crc_d1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(9),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data6\(57)
    );
\crc_data[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_1_in11_in\,
      O => \n_0_crc_data[15]_i_1\
    );
\crc_data[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_2_in\,
      O => \n_0_crc_data[23]_i_1\
    );
\crc_data[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_3_in\,
      O => \n_0_crc_data[31]_i_1\
    );
\crc_data[39]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_4_in18_in\,
      O => \n_0_crc_data[39]_i_1\
    );
\crc_data[47]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_5_in\,
      O => \n_0_crc_data[47]_i_1\
    );
\crc_data[55]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_6_in23_in\,
      O => \n_0_crc_data[55]_i_1\
    );
\crc_data[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/decode/p_0_in10_in\,
      O => \n_0_crc_data[63]_i_1\
    );
\crc_data[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      O => \n_0_crc_data[7]_i_1\
    );
\crc_data_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_pos_d1\(0),
      I3 => \txgen/txframer/crc_insert_d1\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_crc_data_reg[0]_i_1\
    );
\crc_data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_crc_data_reg[1]_i_1\
    );
\crc_data_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(0),
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_insert_d1\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_crc_data_reg[2]_i_1\
    );
\crc_delay_srl16_reg[3]_srl4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \rxgen/address_decoding/p_1_in\
    );
\crc_dv_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \n_0_crc_dv_reg[2]_i_4\,
      I2 => \n_0_crc_dv_reg[2]_i_2\,
      I3 => \n_0_crc_dv_reg[2]_i_3\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      O => \n_0_crc_dv_reg[1]_i_1\
    );
\crc_dv_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => \txgen/tx_controller_inst/data_avail_muxed\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I3 => \n_0_crc_pos_d1[2]_i_2\,
      O => \n_0_crc_dv_reg[2]_i_2\
    );
\crc_dv_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_is_pad_d1[0]_i_3\,
      O => \n_0_crc_dv_reg[2]_i_3\
    );
\crc_dv_reg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I1 => \n_0_is_data_d1[7]_i_3\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_crc_dv_reg[2]_i_4\
    );
\crc_dv_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE00"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_is_data_d1[6]_i_2\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_crc_dv_reg[3]_i_1\
    );
crc_insert_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
    port map (
      I0 => n_0_crc_insert_d1_i_2,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_insert_d\,
      I5 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \txgen/crc_insert\
    );
crc_insert_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555551"
    )
    port map (
      I0 => n_0_crc_insert_d_i_2,
      I1 => \n_0_is_data_d1[7]_i_3\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_is_pad_d1[0]_i_3\,
      O => n_0_crc_insert_d1_i_2
    );
crc_insert_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFD"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I4 => \n_0_is_pad_d1[0]_i_3\,
      I5 => n_0_crc_insert_d_i_2,
      O => \txgen/tx_controller_inst/state_inst/crc_insert_int139_in\
    );
crc_insert_d_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \txgen/tx_controller_inst/data_avail_muxed\,
      O => n_0_crc_insert_d_i_2
    );
crc_insert_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
    port map (
      I0 => \txgen/txframer/is_error_comb\,
      I1 => n_0_is_error_d1_i_2,
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/is_underrun\,
      I4 => \txgen/txframer/is_underrun_d1\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_crc_insert_out_i_1
    );
\crc_invalid[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCCFFFFCC8C"
    )
    port map (
      I0 => \n_0_crc_invalid[4]_i_2\,
      I1 => \rxgen/error_detection/p_0_in\,
      I2 => \rxgen/calculated_fcs\(6),
      I3 => \n_0_crc_invalid[1]_i_2\,
      I4 => \n_0_crc_invalid[1]_i_3\,
      I5 => \n_0_crc_invalid[6]_i_6\,
      O => \rxgen/error_detection/p_12_out\(1)
    );
\crc_invalid[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(0),
      I1 => \rxgen/calculated_fcs\(2),
      O => \n_0_crc_invalid[1]_i_2\
    );
\crc_invalid[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF7F0000"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(27),
      I2 => \rxgen/calculated_fcs\(18),
      I3 => \n_0_crc_invalid[1]_i_4\,
      I4 => \rxgen/error_detection/p_0_in\,
      I5 => \n_0_crc_invalid[1]_i_5\,
      O => \n_0_crc_invalid[1]_i_3\
    );
\crc_invalid[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(25),
      I1 => \rxgen/calculated_fcs\(30),
      I2 => \rxgen/calculated_fcs\(28),
      I3 => \rxgen/calculated_fcs\(22),
      I4 => \rxgen/calculated_fcs\(16),
      O => \n_0_crc_invalid[1]_i_4\
    );
\crc_invalid[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculated_fcs\(12),
      O => \n_0_crc_invalid[1]_i_5\
    );
\crc_invalid[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCCC8"
    )
    port map (
      I0 => \n_0_crc_invalid[2]_i_2\,
      I1 => \n_0_rxgen/error_detection/terminate_reg5_reg[2]\,
      I2 => \n_0_crc_invalid[5]_i_2\,
      I3 => \n_0_crc_invalid[2]_i_3\,
      I4 => \n_0_crc_invalid[2]_i_4\,
      I5 => \n_0_crc_invalid[2]_i_5\,
      O => \rxgen/error_detection/p_12_out\(2)
    );
\crc_invalid[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(13),
      I1 => \rxgen/calculated_fcs\(17),
      I2 => \rxgen/calculated_fcs\(10),
      I3 => \rxgen/calculated_fcs\(23),
      I4 => n_0_crc_invalid_early_0_i_3,
      O => \n_0_crc_invalid[2]_i_2\
    );
\crc_invalid[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(19),
      I1 => \rxgen/calculated_fcs\(0),
      I2 => \rxgen/calculated_fcs\(2),
      I3 => \rxgen/calculated_fcs\(1),
      I4 => \rxgen/calculated_fcs\(5),
      I5 => \rxgen/calculated_fcs\(31),
      O => \n_0_crc_invalid[2]_i_3\
    );
\crc_invalid[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculated_fcs\(8),
      I2 => \n_0_crc_invalid[2]_i_6\,
      I3 => \n_0_crc_invalid[2]_i_7\,
      I4 => \n_0_rxgen/error_detection/terminate_reg5_reg[2]\,
      I5 => \n_0_crc_invalid[7]_i_7\,
      O => \n_0_crc_invalid[2]_i_4\
    );
\crc_invalid[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \n_0_rxgen/error_detection/terminate_reg5_reg[2]\,
      I3 => \rxgen/calculated_fcs\(9),
      O => \n_0_crc_invalid[2]_i_5\
    );
\crc_invalid[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(18),
      I1 => \rxgen/calculated_fcs\(27),
      O => \n_0_crc_invalid[2]_i_6\
    );
\crc_invalid[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(16),
      I1 => \rxgen/calculated_fcs\(24),
      O => \n_0_crc_invalid[2]_i_7\
    );
\crc_invalid[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCCCFFFECCCC"
    )
    port map (
      I0 => \n_0_crc_invalid[5]_i_3\,
      I1 => \n_0_crc_invalid[3]_i_2\,
      I2 => \rxgen/calculated_fcs\(8),
      I3 => \rxgen/calculated_fcs\(15),
      I4 => \n_0_rxgen/error_detection/terminate_reg5_reg[3]\,
      I5 => \n_0_crc_invalid[3]_i_3\,
      O => \rxgen/error_detection/p_12_out\(3)
    );
\crc_invalid[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFD0000"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(16),
      I1 => \n_0_crc_invalid[7]_i_7\,
      I2 => \n_0_crc_invalid[7]_i_6\,
      I3 => \n_0_crc_invalid[3]_i_4\,
      I4 => \n_0_rxgen/error_detection/terminate_reg5_reg[3]\,
      I5 => \n_0_crc_invalid[3]_i_5\,
      O => \n_0_crc_invalid[3]_i_2\
    );
\crc_invalid[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/calculated_fcs\(23),
      I3 => \rxgen/calculated_fcs\(10),
      I4 => \rxgen/calculated_fcs\(26),
      O => \n_0_crc_invalid[3]_i_3\
    );
\crc_invalid[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(4),
      I1 => \rxgen/calculated_fcs\(11),
      I2 => \rxgen/calculated_fcs\(14),
      I3 => \rxgen/calculated_fcs\(7),
      I4 => \rxgen/calculated_fcs\(9),
      O => \n_0_crc_invalid[3]_i_4\
    );
\crc_invalid[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(29),
      I1 => \rxgen/calculated_fcs\(20),
      I2 => \rxgen/calculated_fcs\(21),
      O => \n_0_crc_invalid[3]_i_5\
    );
\crc_invalid[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCC8CC"
    )
    port map (
      I0 => \n_0_crc_invalid[4]_i_2\,
      I1 => \n_0_rxgen/error_detection/terminate_reg5_reg[4]\,
      I2 => \rxgen/calculated_fcs\(2),
      I3 => \rxgen/calculated_fcs\(0),
      I4 => \n_0_crc_invalid[4]_i_3\,
      I5 => \n_0_crc_invalid[4]_i_4\,
      O => \rxgen/error_detection/p_12_out\(4)
    );
\crc_invalid[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(31),
      I1 => \rxgen/calculated_fcs\(19),
      I2 => \rxgen/calculated_fcs\(8),
      I3 => \rxgen/calculated_fcs\(15),
      I4 => \rxgen/calculated_fcs\(1),
      I5 => \rxgen/calculated_fcs\(5),
      O => \n_0_crc_invalid[4]_i_2\
    );
\crc_invalid[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(21),
      I1 => \rxgen/calculated_fcs\(9),
      I2 => \n_0_crc_invalid[3]_i_3\,
      O => \n_0_crc_invalid[4]_i_3\
    );
\crc_invalid[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAFBAA"
    )
    port map (
      I0 => \n_0_crc_invalid[4]_i_5\,
      I1 => \rxgen/calculated_fcs\(29),
      I2 => \rxgen/calculated_fcs\(20),
      I3 => \n_0_rxgen/error_detection/terminate_reg5_reg[4]\,
      I4 => \rxgen/calculated_fcs\(27),
      I5 => \rxgen/calculated_fcs\(18),
      O => \n_0_crc_invalid[4]_i_4\
    );
\crc_invalid[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FEFFF0F0"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(13),
      I1 => \n_0_crc_invalid[4]_i_6\,
      I2 => \n_0_crc_invalid[4]_i_7\,
      I3 => \rxgen/calculated_fcs\(17),
      I4 => \n_0_rxgen/error_detection/terminate_reg5_reg[4]\,
      I5 => \n_0_crc_invalid[4]_i_8\,
      O => \n_0_crc_invalid[4]_i_5\
    );
\crc_invalid[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(30),
      I1 => \rxgen/calculated_fcs\(28),
      I2 => \rxgen/calculated_fcs\(22),
      O => \n_0_crc_invalid[4]_i_6\
    );
\crc_invalid[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC8CCCCCCCCCCCCC"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(4),
      I1 => \n_0_rxgen/error_detection/terminate_reg5_reg[4]\,
      I2 => \rxgen/calculated_fcs\(11),
      I3 => \rxgen/calculated_fcs\(7),
      I4 => \rxgen/calculated_fcs\(14),
      I5 => \rxgen/calculated_fcs\(6),
      O => \n_0_crc_invalid[4]_i_7\
    );
\crc_invalid[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(16),
      I2 => \rxgen/calculated_fcs\(25),
      O => \n_0_crc_invalid[4]_i_8\
    );
\crc_invalid[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0E0"
    )
    port map (
      I0 => \n_0_crc_invalid[5]_i_2\,
      I1 => \n_0_crc_invalid[5]_i_3\,
      I2 => \rxgen/error_detection/p_8_in\,
      I3 => \n_0_crc_invalid[7]_i_2\,
      I4 => \n_0_crc_invalid[5]_i_4\,
      O => \rxgen/error_detection/p_12_out\(5)
    );
\crc_invalid[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(6),
      I1 => \rxgen/calculated_fcs\(14),
      I2 => \rxgen/calculated_fcs\(7),
      I3 => \rxgen/calculated_fcs\(11),
      I4 => \rxgen/calculated_fcs\(4),
      O => \n_0_crc_invalid[5]_i_2\
    );
\crc_invalid[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_crc_invalid[2]_i_3\,
      I1 => \rxgen/calculated_fcs\(17),
      I2 => \rxgen/calculated_fcs\(13),
      O => \n_0_crc_invalid[5]_i_3\
    );
\crc_invalid[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FF00FF00FF00"
    )
    port map (
      I0 => \n_0_crc_invalid[6]_i_2\,
      I1 => \rxgen/calculated_fcs\(27),
      I2 => \rxgen/calculated_fcs\(18),
      I3 => \rxgen/error_detection/p_8_in\,
      I4 => \rxgen/calculated_fcs\(8),
      I5 => \rxgen/calculated_fcs\(15),
      O => \n_0_crc_invalid[5]_i_4\
    );
\crc_invalid[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCCFFFFFFC8"
    )
    port map (
      I0 => \n_0_crc_invalid[6]_i_2\,
      I1 => \rxgen/error_detection/p_10_in\,
      I2 => \n_0_crc_invalid[6]_i_3\,
      I3 => \n_0_crc_invalid[6]_i_4\,
      I4 => \n_0_crc_invalid[6]_i_5\,
      I5 => \n_0_crc_invalid[6]_i_6\,
      O => \rxgen/error_detection/p_12_out\(6)
    );
\crc_invalid[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(16),
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculated_fcs\(30),
      I4 => \rxgen/calculated_fcs\(22),
      I5 => \rxgen/calculated_fcs\(28),
      O => \n_0_crc_invalid[6]_i_2\
    );
\crc_invalid[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculated_fcs\(8),
      I2 => \rxgen/calculated_fcs\(19),
      O => \n_0_crc_invalid[6]_i_3\
    );
\crc_invalid[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0F0F0F0F0"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/error_detection/p_10_in\,
      I3 => \rxgen/calculated_fcs\(31),
      I4 => \rxgen/calculated_fcs\(5),
      I5 => \rxgen/calculated_fcs\(1),
      O => \n_0_crc_invalid[6]_i_4\
    );
\crc_invalid[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0B0"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(2),
      I1 => \rxgen/calculated_fcs\(0),
      I2 => \rxgen/error_detection/p_10_in\,
      I3 => \rxgen/calculated_fcs\(27),
      I4 => \rxgen/calculated_fcs\(18),
      I5 => \rxgen/calculated_fcs\(6),
      O => \n_0_crc_invalid[6]_i_5\
    );
\crc_invalid[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => \n_0_crc_invalid[2]_i_2\,
      I1 => \rxgen/calculated_fcs\(9),
      I2 => \rxgen/calculated_fcs\(7),
      I3 => \rxgen/calculated_fcs\(14),
      I4 => \rxgen/calculated_fcs\(11),
      I5 => \rxgen/calculated_fcs\(4),
      O => \n_0_crc_invalid[6]_i_6\
    );
\crc_invalid[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => \n_0_rxgen/error_detection/terminate_reg5_reg[7]\,
      I1 => \n_0_crc_invalid[7]_i_2\,
      I2 => \n_0_crc_invalid[7]_i_3\,
      I3 => \n_0_crc_invalid[7]_i_4\,
      I4 => \n_0_crc_invalid[7]_i_5\,
      O => \rxgen/error_detection/p_12_out\(7)
    );
\crc_invalid[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(29),
      I1 => \rxgen/calculated_fcs\(20),
      I2 => \n_0_crc_invalid[3]_i_3\,
      I3 => \rxgen/calculated_fcs\(9),
      I4 => \rxgen/calculated_fcs\(21),
      O => \n_0_crc_invalid[7]_i_2\
    );
\crc_invalid[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0F0F0"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(7),
      I1 => \rxgen/calculated_fcs\(14),
      I2 => \n_0_rxgen/error_detection/terminate_reg5_reg[7]\,
      I3 => \rxgen/calculated_fcs\(13),
      I4 => \rxgen/calculated_fcs\(17),
      O => \n_0_crc_invalid[7]_i_3\
    );
\crc_invalid[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBF0000"
    )
    port map (
      I0 => \n_0_crc_invalid[7]_i_6\,
      I1 => \rxgen/calculated_fcs\(31),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculated_fcs\(5),
      I4 => \n_0_rxgen/error_detection/terminate_reg5_reg[7]\,
      I5 => \n_0_crc_invalid[7]_i_7\,
      O => \n_0_crc_invalid[7]_i_4\
    );
\crc_invalid[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00DF00"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(0),
      I1 => \rxgen/calculated_fcs\(11),
      I2 => \rxgen/calculated_fcs\(2),
      I3 => \n_0_rxgen/error_detection/terminate_reg5_reg[7]\,
      I4 => \n_0_crc_invalid[7]_i_8\,
      I5 => \rxgen/calculated_fcs\(16),
      O => \n_0_crc_invalid[7]_i_5\
    );
\crc_invalid[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(6),
      I1 => \rxgen/calculated_fcs\(18),
      I2 => \rxgen/calculated_fcs\(27),
      I3 => \rxgen/calculated_fcs\(24),
      O => \n_0_crc_invalid[7]_i_6\
    );
\crc_invalid[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(22),
      I1 => \rxgen/calculated_fcs\(28),
      I2 => \rxgen/calculated_fcs\(30),
      I3 => \rxgen/calculated_fcs\(25),
      O => \n_0_crc_invalid[7]_i_7\
    );
\crc_invalid[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(19),
      I1 => \rxgen/calculated_fcs\(8),
      I2 => \rxgen/calculated_fcs\(15),
      I3 => \rxgen/calculated_fcs\(1),
      O => \n_0_crc_invalid[7]_i_8\
    );
crc_invalid_early_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFEAA"
    )
    port map (
      I0 => n_0_crc_invalid_early_0_i_2,
      I1 => \rxgen/calculated_fcs\(13),
      I2 => \rxgen/calculated_fcs\(17),
      I3 => \rxgen/error_detection/terminate_reg4\(0),
      I4 => n_0_crc_invalid_early_0_i_3,
      I5 => n_0_crc_invalid_early_0_i_4,
      O => \rxgen/error_detection/crc_invalid_early_00\
    );
crc_invalid_early_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
    port map (
      I0 => n_0_crc_invalid_early_0_i_5,
      I1 => \rxgen/calculated_fcs\(27),
      I2 => n_0_crc_invalid_early_0_i_6,
      I3 => \rxgen/error_detection/terminate_reg4\(0),
      I4 => \rxgen/calculated_fcs\(28),
      O => n_0_crc_invalid_early_0_i_2
    );
crc_invalid_early_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(21),
      I1 => \rxgen/calculated_fcs\(20),
      I2 => \rxgen/calculated_fcs\(29),
      I3 => \rxgen/calculated_fcs\(26),
      O => n_0_crc_invalid_early_0_i_3
    );
crc_invalid_early_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEAEE"
    )
    port map (
      I0 => n_0_crc_invalid_early_0_i_7,
      I1 => \rxgen/error_detection/terminate_reg4\(0),
      I2 => \rxgen/calculated_fcs\(6),
      I3 => \rxgen/calculated_fcs\(4),
      I4 => \rxgen/calculated_fcs\(5),
      O => n_0_crc_invalid_early_0_i_4
    );
crc_invalid_early_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(22),
      I1 => \rxgen/calculated_fcs\(30),
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculated_fcs\(16),
      I4 => \rxgen/calculated_fcs\(24),
      O => n_0_crc_invalid_early_0_i_5
    );
crc_invalid_early_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(1),
      I1 => \rxgen/calculated_fcs\(15),
      I2 => \rxgen/calculated_fcs\(8),
      I3 => \rxgen/calculated_fcs\(19),
      I4 => \rxgen/calculated_fcs\(31),
      O => n_0_crc_invalid_early_0_i_6
    );
crc_invalid_early_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00BF00"
    )
    port map (
      I0 => \n_0_crc_invalid[1]_i_2\,
      I1 => \rxgen/calculated_fcs\(9),
      I2 => \rxgen/calculated_fcs\(18),
      I3 => \rxgen/error_detection/terminate_reg4\(0),
      I4 => n_0_crc_invalid_early_0_i_8,
      I5 => n_0_crc_invalid_early_0_i_9,
      O => n_0_crc_invalid_early_0_i_7
    );
crc_invalid_early_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(7),
      I2 => \rxgen/calculated_fcs\(11),
      O => n_0_crc_invalid_early_0_i_8
    );
crc_invalid_early_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(10),
      I1 => \rxgen/calculated_fcs\(23),
      I2 => \rxgen/calculated_fcs\(12),
      I3 => \rxgen/calculated_fcs\(3),
      O => n_0_crc_invalid_early_0_i_9
    );
\crc_pos_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_d\(0),
      I5 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \txgen/crc_pos\(0)
    );
\crc_pos_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_d\(1),
      I5 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \txgen/crc_pos\(1)
    );
\crc_pos_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7550455"
    )
    port map (
      I0 => \n_0_crc_pos_d1[2]_i_2\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_d\(2),
      I5 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \txgen/crc_pos\(2)
    );
\crc_pos_d1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_crc_pos_d1[2]_i_3\,
      O => \n_0_crc_pos_d1[2]_i_2\
    );
\crc_pos_d1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      I5 => \n_0_reg_next_terminate[4]_i_5\,
      O => \n_0_crc_pos_d1[2]_i_3\
    );
\crc_pos_d[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_crc_pos_d[0]_i_2\,
      I4 => \n_0_crc_pos_d[0]_i_3\,
      O => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0)
    );
\crc_pos_d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_crc_pos_d[0]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      O => \n_0_crc_pos_d[0]_i_2\
    );
\crc_pos_d[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \n_0_crc_pos_d[0]_i_3\
    );
\crc_pos_d[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      O => \n_0_crc_pos_d[0]_i_4\
    );
\crc_pos_d[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_crc_pos_d[1]_i_2\,
      O => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1)
    );
\crc_pos_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      I5 => \n_0_reg_next_terminate[4]_i_6\,
      O => \n_0_crc_pos_d[1]_i_2\
    );
\crc_pos_d[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_crc_pos_d1[2]_i_2\,
      O => \txgen/tx_controller_inst/state_inst/crc_pos_int\(2)
    );
\crc_pos_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(0),
      I1 => \n_0_crc_pos_out[2]_i_2\,
      O => \n_0_crc_pos_out[0]_i_1\
    );
\crc_pos_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \n_0_crc_pos_out[2]_i_2\,
      O => \n_0_crc_pos_out[1]_i_1\
    );
\crc_pos_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \n_0_crc_pos_out[2]_i_2\,
      O => \n_0_crc_pos_out[2]_i_1\
    );
\crc_pos_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
    port map (
      I0 => n_0_tx_success_i_5,
      I1 => \txgen/mtusize_limit_exceeded\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \n_0_frame_byte_reg[1]_i_6\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      I5 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      O => \n_0_crc_pos_out[2]_i_2\
    );
crc_select_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FF00010000"
    )
    port map (
      I0 => \txgen/pos\(2),
      I1 => \txgen/pos\(0),
      I2 => \txgen/pos\(1),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \txgen/insert\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => n_0_crc_select_i_1
    );
custom_preamble_en_qualify_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I1 => \txgen/axi_tx_xgmac_i/prefixed_en_qualify0\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\,
      O => n_0_custom_preamble_en_qualify_i_1
    );
\d_d1[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[32]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[32]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(32),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[32]_i_1\
    );
\d_d1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(32),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(0),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[32]_i_2\
    );
\d_d1[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(56),
      I1 => \txgen/crc_pipeline_inst/data5\(56),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(32),
      O => \n_0_d_d1[32]_i_3\
    );
\d_d1[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[33]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[33]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(33),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[33]_i_1\
    );
\d_d1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(33),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(1),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[33]_i_2\
    );
\d_d1[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(57),
      I1 => \txgen/crc_pipeline_inst/data5\(57),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(33),
      O => \n_0_d_d1[33]_i_3\
    );
\d_d1[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[34]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[34]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(34),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[34]_i_1\
    );
\d_d1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(34),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(2),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[34]_i_2\
    );
\d_d1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(58),
      I1 => \txgen/crc_pipeline_inst/data5\(58),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(34),
      O => \n_0_d_d1[34]_i_3\
    );
\d_d1[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[35]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[35]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(35),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[35]_i_1\
    );
\d_d1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(35),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(3),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[35]_i_2\
    );
\d_d1[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(59),
      I1 => \txgen/crc_pipeline_inst/data5\(59),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(35),
      O => \n_0_d_d1[35]_i_3\
    );
\d_d1[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[36]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[36]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(36),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[36]_i_1\
    );
\d_d1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(36),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(4),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[36]_i_2\
    );
\d_d1[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(60),
      I1 => \txgen/crc_pipeline_inst/data5\(60),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(36),
      O => \n_0_d_d1[36]_i_3\
    );
\d_d1[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[37]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[37]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(37),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[37]_i_1\
    );
\d_d1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(37),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(5),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[37]_i_2\
    );
\d_d1[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(61),
      I1 => \txgen/crc_pipeline_inst/data5\(61),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(37),
      O => \n_0_d_d1[37]_i_3\
    );
\d_d1[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[38]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[38]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(38),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[38]_i_1\
    );
\d_d1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(38),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(6),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[38]_i_2\
    );
\d_d1[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(62),
      I1 => \txgen/crc_pipeline_inst/data5\(62),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(38),
      O => \n_0_d_d1[38]_i_3\
    );
\d_d1[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[39]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[39]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(39),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[39]_i_1\
    );
\d_d1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDC8CDCDC8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I1 => \txgen/crc_pipeline_inst/data7\(39),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(7),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_d1[39]_i_2\
    );
\d_d1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data6\(63),
      I1 => \txgen/crc_pipeline_inst/data5\(63),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data4\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(39),
      O => \n_0_d_d1[39]_i_3\
    );
\d_d1[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[40]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[40]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(40),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[40]_i_1\
    );
\d_d1[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(40),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(56),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(56),
      O => \n_0_d_d1[40]_i_2\
    );
\d_d1[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(56),
      I1 => \txgen/crc_pipeline_inst/data4\(56),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(40),
      O => \n_0_d_d1[40]_i_3\
    );
\d_d1[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[41]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[41]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(41),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[41]_i_1\
    );
\d_d1[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(41),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(57),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(57),
      O => \n_0_d_d1[41]_i_2\
    );
\d_d1[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(57),
      I1 => \txgen/crc_pipeline_inst/data4\(57),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(41),
      O => \n_0_d_d1[41]_i_3\
    );
\d_d1[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[42]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[42]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(42),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[42]_i_1\
    );
\d_d1[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(42),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(58),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(58),
      O => \n_0_d_d1[42]_i_2\
    );
\d_d1[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(58),
      I1 => \txgen/crc_pipeline_inst/data4\(58),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(42),
      O => \n_0_d_d1[42]_i_3\
    );
\d_d1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[43]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[43]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(43),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[43]_i_1\
    );
\d_d1[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(43),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(59),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(59),
      O => \n_0_d_d1[43]_i_2\
    );
\d_d1[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(59),
      I1 => \txgen/crc_pipeline_inst/data4\(59),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(43),
      O => \n_0_d_d1[43]_i_3\
    );
\d_d1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[44]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[44]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(44),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[44]_i_1\
    );
\d_d1[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(44),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(60),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(60),
      O => \n_0_d_d1[44]_i_2\
    );
\d_d1[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(60),
      I1 => \txgen/crc_pipeline_inst/data4\(60),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(44),
      O => \n_0_d_d1[44]_i_3\
    );
\d_d1[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[45]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[45]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(45),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[45]_i_1\
    );
\d_d1[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(45),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(61),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(61),
      O => \n_0_d_d1[45]_i_2\
    );
\d_d1[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(61),
      I1 => \txgen/crc_pipeline_inst/data4\(61),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(45),
      O => \n_0_d_d1[45]_i_3\
    );
\d_d1[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[46]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[46]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(46),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[46]_i_1\
    );
\d_d1[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(46),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(62),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(62),
      O => \n_0_d_d1[46]_i_2\
    );
\d_d1[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(62),
      I1 => \txgen/crc_pipeline_inst/data4\(62),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(46),
      O => \n_0_d_d1[46]_i_3\
    );
\d_d1[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[47]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[47]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(47),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[47]_i_1\
    );
\d_d1[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(47),
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7__0\(63),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data6\(63),
      O => \n_0_d_d1[47]_i_2\
    );
\d_d1[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFA0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data5\(63),
      I1 => \txgen/crc_pipeline_inst/data4\(63),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7\(47),
      O => \n_0_d_d1[47]_i_3\
    );
\d_d1[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[48]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[48]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(48),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[48]_i_1\
    );
\d_d1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(48),
      I1 => \txgen/crc_pipeline_inst/data7__0\(56),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(56),
      O => \n_0_d_d1[48]_i_2\
    );
\d_d1[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(24),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(48),
      O => \n_0_d_d1[48]_i_3\
    );
\d_d1[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[49]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[49]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(49),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[49]_i_1\
    );
\d_d1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(49),
      I1 => \txgen/crc_pipeline_inst/data7__0\(57),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(57),
      O => \n_0_d_d1[49]_i_2\
    );
\d_d1[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(25),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(49),
      O => \n_0_d_d1[49]_i_3\
    );
\d_d1[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[50]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[50]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(50),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[50]_i_1\
    );
\d_d1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(50),
      I1 => \txgen/crc_pipeline_inst/data7__0\(58),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(58),
      O => \n_0_d_d1[50]_i_2\
    );
\d_d1[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(26),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(50),
      O => \n_0_d_d1[50]_i_3\
    );
\d_d1[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[51]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[51]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(51),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[51]_i_1\
    );
\d_d1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(51),
      I1 => \txgen/crc_pipeline_inst/data7__0\(59),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(59),
      O => \n_0_d_d1[51]_i_2\
    );
\d_d1[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(27),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(51),
      O => \n_0_d_d1[51]_i_3\
    );
\d_d1[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[52]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[52]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(52),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[52]_i_1\
    );
\d_d1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(52),
      I1 => \txgen/crc_pipeline_inst/data7__0\(60),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(60),
      O => \n_0_d_d1[52]_i_2\
    );
\d_d1[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(28),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(52),
      O => \n_0_d_d1[52]_i_3\
    );
\d_d1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[53]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[53]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(53),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[53]_i_1\
    );
\d_d1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(53),
      I1 => \txgen/crc_pipeline_inst/data7__0\(61),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(61),
      O => \n_0_d_d1[53]_i_2\
    );
\d_d1[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(29),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(53),
      O => \n_0_d_d1[53]_i_3\
    );
\d_d1[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[54]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[54]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(54),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[54]_i_1\
    );
\d_d1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(54),
      I1 => \txgen/crc_pipeline_inst/data7__0\(62),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(62),
      O => \n_0_d_d1[54]_i_2\
    );
\d_d1[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(30),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(54),
      O => \n_0_d_d1[54]_i_3\
    );
\d_d1[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_d_d1[55]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \n_0_d_d1[55]_i_3\,
      I3 => \txgen/crc_pipeline_inst/data7\(55),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[55]_i_1\
    );
\d_d1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(55),
      I1 => \txgen/crc_pipeline_inst/data7__0\(63),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data6\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data5\(63),
      O => \n_0_d_d1[55]_i_2\
    );
\d_d1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFFFAC000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(31),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data7\(55),
      O => \n_0_d_d1[55]_i_3\
    );
\d_d1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[56]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(56),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[56]_i_1\
    );
\d_d1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(56),
      I1 => \txgen/crc_pipeline_inst/data6\(56),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(56),
      O => \n_0_d_d1[56]_i_2\
    );
\d_d1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[57]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(57),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[57]_i_1\
    );
\d_d1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(57),
      I1 => \txgen/crc_pipeline_inst/data6\(57),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(57),
      O => \n_0_d_d1[57]_i_2\
    );
\d_d1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[58]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(58),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[58]_i_1\
    );
\d_d1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(58),
      I1 => \txgen/crc_pipeline_inst/data6\(58),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(58),
      O => \n_0_d_d1[58]_i_2\
    );
\d_d1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[59]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(59),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[59]_i_1\
    );
\d_d1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(59),
      I1 => \txgen/crc_pipeline_inst/data6\(59),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(59),
      O => \n_0_d_d1[59]_i_2\
    );
\d_d1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[60]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(60),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[60]_i_1\
    );
\d_d1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(60),
      I1 => \txgen/crc_pipeline_inst/data6\(60),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(60),
      O => \n_0_d_d1[60]_i_2\
    );
\d_d1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[61]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(61),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[61]_i_1\
    );
\d_d1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(61),
      I1 => \txgen/crc_pipeline_inst/data6\(61),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(61),
      O => \n_0_d_d1[61]_i_2\
    );
\d_d1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[62]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(62),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[62]_i_1\
    );
\d_d1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(62),
      I1 => \txgen/crc_pipeline_inst/data6\(62),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(62),
      O => \n_0_d_d1[62]_i_2\
    );
\d_d1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
    port map (
      I0 => \n_0_d_d1[63]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I2 => \txgen/crc_pipeline_inst/data3\(63),
      I3 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_d1[63]_i_1\
    );
\d_d1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(63),
      I1 => \txgen/crc_pipeline_inst/data6\(63),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(63),
      O => \n_0_d_d1[63]_i_2\
    );
\d_in_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[0]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(0),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(0)
    );
\d_in_d1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(0),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(0),
      O => \n_0_d_in_d1[0]_i_2\
    );
\d_in_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[10]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(10),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(10)
    );
\d_in_d1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(10),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(10),
      O => \n_0_d_in_d1[10]_i_2\
    );
\d_in_d1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[11]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(11),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(11)
    );
\d_in_d1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(11),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(11),
      O => \n_0_d_in_d1[11]_i_2\
    );
\d_in_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[12]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(12),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(12)
    );
\d_in_d1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(12),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(12),
      O => \n_0_d_in_d1[12]_i_2\
    );
\d_in_d1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[13]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(13),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(13)
    );
\d_in_d1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(13),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(13),
      O => \n_0_d_in_d1[13]_i_2\
    );
\d_in_d1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[14]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(14),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(14)
    );
\d_in_d1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(14),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(14),
      O => \n_0_d_in_d1[14]_i_2\
    );
\d_in_d1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[15]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(15),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(15)
    );
\d_in_d1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(15),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(15),
      O => \n_0_d_in_d1[15]_i_2\
    );
\d_in_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[16]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(16),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(16)
    );
\d_in_d1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(16),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(16),
      O => \n_0_d_in_d1[16]_i_2\
    );
\d_in_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[17]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(17),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(17)
    );
\d_in_d1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(17),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(17),
      O => \n_0_d_in_d1[17]_i_2\
    );
\d_in_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[18]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(18),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(18)
    );
\d_in_d1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(18),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(18),
      O => \n_0_d_in_d1[18]_i_2\
    );
\d_in_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[19]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(19),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(19)
    );
\d_in_d1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(19),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(19),
      O => \n_0_d_in_d1[19]_i_2\
    );
\d_in_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[1]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(1),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(1)
    );
\d_in_d1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(1),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(1),
      O => \n_0_d_in_d1[1]_i_2\
    );
\d_in_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[20]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(20),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(20)
    );
\d_in_d1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(20),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(20),
      O => \n_0_d_in_d1[20]_i_2\
    );
\d_in_d1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[21]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(21),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(21)
    );
\d_in_d1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(21),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(21),
      O => \n_0_d_in_d1[21]_i_2\
    );
\d_in_d1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[22]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(22),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(22)
    );
\d_in_d1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(22),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(22),
      O => \n_0_d_in_d1[22]_i_2\
    );
\d_in_d1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[23]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(23),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(23)
    );
\d_in_d1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(23),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(23),
      O => \n_0_d_in_d1[23]_i_2\
    );
\d_in_d1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[24]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(24),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(24)
    );
\d_in_d1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(24),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(24),
      O => \n_0_d_in_d1[24]_i_2\
    );
\d_in_d1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[25]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(25),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(25)
    );
\d_in_d1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(25),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(25),
      O => \n_0_d_in_d1[25]_i_2\
    );
\d_in_d1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[26]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(26),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(26)
    );
\d_in_d1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(26),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(26),
      O => \n_0_d_in_d1[26]_i_2\
    );
\d_in_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[27]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(27),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(27)
    );
\d_in_d1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(27),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(27),
      O => \n_0_d_in_d1[27]_i_2\
    );
\d_in_d1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[28]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(28),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(28)
    );
\d_in_d1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(28),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(28),
      O => \n_0_d_in_d1[28]_i_2\
    );
\d_in_d1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[29]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(29),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(29)
    );
\d_in_d1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(29),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(29),
      O => \n_0_d_in_d1[29]_i_2\
    );
\d_in_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[2]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(2),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(2)
    );
\d_in_d1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(2),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(2),
      O => \n_0_d_in_d1[2]_i_2\
    );
\d_in_d1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[30]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(30),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(30)
    );
\d_in_d1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(30),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(30),
      O => \n_0_d_in_d1[30]_i_2\
    );
\d_in_d1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[31]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(31),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(31)
    );
\d_in_d1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(31),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(31),
      O => \n_0_d_in_d1[31]_i_2\
    );
\d_in_d1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[32]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(32),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(32)
    );
\d_in_d1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(32),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(32),
      O => \n_0_d_in_d1[32]_i_2\
    );
\d_in_d1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[33]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(33),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(33)
    );
\d_in_d1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(33),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(33),
      O => \n_0_d_in_d1[33]_i_2\
    );
\d_in_d1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[34]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(34),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(34)
    );
\d_in_d1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(34),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(34),
      O => \n_0_d_in_d1[34]_i_2\
    );
\d_in_d1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[35]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(35),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(35)
    );
\d_in_d1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(35),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(35),
      O => \n_0_d_in_d1[35]_i_2\
    );
\d_in_d1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[36]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(36),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(36)
    );
\d_in_d1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(36),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(36),
      O => \n_0_d_in_d1[36]_i_2\
    );
\d_in_d1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[37]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(37),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(37)
    );
\d_in_d1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(37),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(37),
      O => \n_0_d_in_d1[37]_i_2\
    );
\d_in_d1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[38]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(38),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(38)
    );
\d_in_d1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(38),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(38),
      O => \n_0_d_in_d1[38]_i_2\
    );
\d_in_d1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[39]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(39),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(39)
    );
\d_in_d1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(39),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(39),
      O => \n_0_d_in_d1[39]_i_2\
    );
\d_in_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[3]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(3),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(3)
    );
\d_in_d1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(3),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(3),
      O => \n_0_d_in_d1[3]_i_2\
    );
\d_in_d1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[40]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(40),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(40)
    );
\d_in_d1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(40),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(40),
      O => \n_0_d_in_d1[40]_i_2\
    );
\d_in_d1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[41]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(41),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(41)
    );
\d_in_d1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(41),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(41),
      O => \n_0_d_in_d1[41]_i_2\
    );
\d_in_d1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[42]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(42),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(42)
    );
\d_in_d1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(42),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(42),
      O => \n_0_d_in_d1[42]_i_2\
    );
\d_in_d1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[43]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(43),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(43)
    );
\d_in_d1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(43),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(43),
      O => \n_0_d_in_d1[43]_i_2\
    );
\d_in_d1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[44]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(44),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(44)
    );
\d_in_d1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(44),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(44),
      O => \n_0_d_in_d1[44]_i_2\
    );
\d_in_d1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[45]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(45),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(45)
    );
\d_in_d1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(45),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(45),
      O => \n_0_d_in_d1[45]_i_2\
    );
\d_in_d1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[46]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(46),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(46)
    );
\d_in_d1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(46),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(46),
      O => \n_0_d_in_d1[46]_i_2\
    );
\d_in_d1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[47]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(47),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(47)
    );
\d_in_d1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(47),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(47),
      O => \n_0_d_in_d1[47]_i_2\
    );
\d_in_d1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[48]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(48),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(48)
    );
\d_in_d1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(48),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(48),
      O => \n_0_d_in_d1[48]_i_2\
    );
\d_in_d1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[49]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(49),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(49)
    );
\d_in_d1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(49),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(49),
      O => \n_0_d_in_d1[49]_i_2\
    );
\d_in_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[4]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(4),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(4)
    );
\d_in_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(4),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(4),
      O => \n_0_d_in_d1[4]_i_2\
    );
\d_in_d1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[50]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(50),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(50)
    );
\d_in_d1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(50),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(50),
      O => \n_0_d_in_d1[50]_i_2\
    );
\d_in_d1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[51]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(51),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(51)
    );
\d_in_d1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(51),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(51),
      O => \n_0_d_in_d1[51]_i_2\
    );
\d_in_d1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[52]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(52),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(52)
    );
\d_in_d1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(52),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(52),
      O => \n_0_d_in_d1[52]_i_2\
    );
\d_in_d1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[53]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(53),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(53)
    );
\d_in_d1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(53),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(53),
      O => \n_0_d_in_d1[53]_i_2\
    );
\d_in_d1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[54]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(54),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(54)
    );
\d_in_d1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(54),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(54),
      O => \n_0_d_in_d1[54]_i_2\
    );
\d_in_d1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[55]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(55),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(55)
    );
\d_in_d1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(55),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(55),
      O => \n_0_d_in_d1[55]_i_2\
    );
\d_in_d1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[56]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(56),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(56)
    );
\d_in_d1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(56),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(56),
      O => \n_0_d_in_d1[56]_i_2\
    );
\d_in_d1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[57]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(57),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(57)
    );
\d_in_d1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(57),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(57),
      O => \n_0_d_in_d1[57]_i_2\
    );
\d_in_d1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[58]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(58),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(58)
    );
\d_in_d1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(58),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(58),
      O => \n_0_d_in_d1[58]_i_2\
    );
\d_in_d1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[59]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(59),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(59)
    );
\d_in_d1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(59),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(59),
      O => \n_0_d_in_d1[59]_i_2\
    );
\d_in_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[5]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(5),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(5)
    );
\d_in_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(5),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(5),
      O => \n_0_d_in_d1[5]_i_2\
    );
\d_in_d1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[60]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(60),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(60)
    );
\d_in_d1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(60),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(60),
      O => \n_0_d_in_d1[60]_i_2\
    );
\d_in_d1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[61]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(61),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(61)
    );
\d_in_d1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(61),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(61),
      O => \n_0_d_in_d1[61]_i_2\
    );
\d_in_d1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[62]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(62),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(62)
    );
\d_in_d1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(62),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(62),
      O => \n_0_d_in_d1[62]_i_2\
    );
\d_in_d1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[63]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(63),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(63)
    );
\d_in_d1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(63),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(63),
      O => \n_0_d_in_d1[63]_i_2\
    );
\d_in_d1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002722"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I1 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => \n_0_d_in_d1[63]_i_3\
    );
\d_in_d1[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I1 => \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1\,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => \n_0_d_in_d1[63]_i_4\
    );
\d_in_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[6]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(6),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(6)
    );
\d_in_d1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(6),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(6),
      O => \n_0_d_in_d1[6]_i_2\
    );
\d_in_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[7]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(7),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(7)
    );
\d_in_d1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(7),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(7),
      O => \n_0_d_in_d1[7]_i_2\
    );
\d_in_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[8]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(8),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(8)
    );
\d_in_d1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(8),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(8),
      O => \n_0_d_in_d1[8]_i_2\
    );
\d_in_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_in_d1[9]_i_2\,
      I1 => \n_0_d_in_d1[63]_i_3\,
      I2 => tx_axis_tdata(9),
      I3 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9]\,
      I4 => \n_0_if_byte_counter[4]_i_2\,
      I5 => \n_0_d_in_d1[63]_i_4\,
      O => \txgen/d_in\(9)
    );
\d_in_d1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800F800880088"
    )
    port map (
      I0 => tx_axis_tdata(9),
      I1 => n_0_axi_eof_reg_i_3,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_d_in_d1[63]_i_4\,
      I4 => n_0_axi_eof_reg_i_2,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(9),
      O => \n_0_d_in_d1[9]_i_2\
    );
\d_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(32),
      I1 => \n_0_d_out[32]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[0]_i_1\
    );
\d_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(10),
      I1 => \n_0_d_out[42]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(42),
      I4 => \txgen/flip\,
      O => \n_0_d_out[10]_i_1\
    );
\d_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(11),
      I1 => \n_0_d_out[43]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(43),
      I4 => \txgen/flip\,
      O => \n_0_d_out[11]_i_1\
    );
\d_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(12),
      I1 => \n_0_d_out[44]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(44),
      I4 => \txgen/flip\,
      O => \n_0_d_out[12]_i_1\
    );
\d_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(13),
      I1 => \n_0_d_out[45]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(45),
      I4 => \txgen/flip\,
      O => \n_0_d_out[13]_i_1\
    );
\d_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(14),
      I1 => \n_0_d_out[46]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(46),
      I4 => \txgen/flip\,
      O => \n_0_d_out[14]_i_1\
    );
\d_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(15),
      I1 => \n_0_d_out[47]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(47),
      I4 => \txgen/flip\,
      O => \n_0_d_out[15]_i_1\
    );
\d_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(48),
      I1 => \n_0_d_out[48]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[16]_i_1\
    );
\d_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(49),
      I1 => \n_0_d_out[49]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[17]_i_1\
    );
\d_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(50),
      I1 => \n_0_d_out[50]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[18]_i_1\
    );
\d_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(51),
      I1 => \n_0_d_out[51]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[19]_i_1\
    );
\d_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(33),
      I1 => \n_0_d_out[33]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[1]_i_1\
    );
\d_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(52),
      I1 => \n_0_d_out[52]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[20]_i_1\
    );
\d_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(53),
      I1 => \n_0_d_out[53]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[21]_i_1\
    );
\d_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(54),
      I1 => \n_0_d_out[54]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[22]_i_1\
    );
\d_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(55),
      I1 => \n_0_d_out[55]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[23]_i_1\
    );
\d_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[56]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(24),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(56),
      I5 => \txgen/flip\,
      O => \n_0_d_out[24]_i_1\
    );
\d_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[57]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(25),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(57),
      I5 => \txgen/flip\,
      O => \n_0_d_out[25]_i_1\
    );
\d_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[58]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(26),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(58),
      I5 => \txgen/flip\,
      O => \n_0_d_out[26]_i_1\
    );
\d_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[59]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(27),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(59),
      I5 => \txgen/flip\,
      O => \n_0_d_out[27]_i_1\
    );
\d_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[60]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(28),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(60),
      I5 => \txgen/flip\,
      O => \n_0_d_out[28]_i_1\
    );
\d_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[61]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(29),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(61),
      I5 => \txgen/flip\,
      O => \n_0_d_out[29]_i_1\
    );
\d_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(34),
      I1 => \n_0_d_out[34]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[2]_i_1\
    );
\d_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[62]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(30),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(62),
      I5 => \txgen/flip\,
      O => \n_0_d_out[30]_i_1\
    );
\d_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E4F0E4F0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[63]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(31),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \txgen/startalignment/d_d1\(63),
      I5 => \txgen/flip\,
      O => \n_0_d_out[31]_i_1\
    );
\d_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[32]_i_2\,
      I1 => \n_0_d_d1[32]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[32]_i_1\
    );
\d_out[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(0),
      I2 => \n_0_d_out[32]_i_4\,
      I3 => \n_0_d_out[32]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[32]_i_2\
    );
\d_out[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(0),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(56),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(0)
    );
\d_out[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[32]_i_4\
    );
\d_out[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[32]_i_5\
    );
\d_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[33]_i_2\,
      I1 => \n_0_d_d1[33]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[33]_i_1\
    );
\d_out[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(1),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(1),
      I2 => \n_0_d_out[33]_i_4\,
      I3 => \n_0_d_out[33]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[33]_i_2\
    );
\d_out[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(1),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(57),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(1)
    );
\d_out[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[33]_i_4\
    );
\d_out[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[33]_i_5\
    );
\d_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[34]_i_2\,
      I1 => \n_0_d_d1[34]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[34]_i_1\
    );
\d_out[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(2),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(2),
      I2 => \n_0_d_out[34]_i_4\,
      I3 => \n_0_d_out[34]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[34]_i_2\
    );
\d_out[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(2),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(58),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(2)
    );
\d_out[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[34]_i_4\
    );
\d_out[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[34]_i_5\
    );
\d_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[35]_i_2\,
      I1 => \n_0_d_d1[35]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[35]_i_1\
    );
\d_out[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(3),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(3),
      I2 => \n_0_d_out[35]_i_4\,
      I3 => \n_0_d_out[35]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[35]_i_2\
    );
\d_out[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(3),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(59),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(3)
    );
\d_out[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[35]_i_4\
    );
\d_out[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[35]_i_5\
    );
\d_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[36]_i_2\,
      I1 => \n_0_d_d1[36]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[36]_i_1\
    );
\d_out[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(4),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(4),
      I2 => \n_0_d_out[36]_i_4\,
      I3 => \n_0_d_out[36]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[36]_i_2\
    );
\d_out[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(4),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(60),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(4)
    );
\d_out[36]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[36]_i_4\
    );
\d_out[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[36]_i_5\
    );
\d_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[37]_i_2\,
      I1 => \n_0_d_d1[37]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[37]_i_1\
    );
\d_out[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(5),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(5),
      I2 => \n_0_d_out[37]_i_4\,
      I3 => \n_0_d_out[37]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[37]_i_2\
    );
\d_out[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(5),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(61),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(5)
    );
\d_out[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[37]_i_4\
    );
\d_out[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[37]_i_5\
    );
\d_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[38]_i_2\,
      I1 => \n_0_d_d1[38]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[38]_i_1\
    );
\d_out[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(6),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(6),
      I2 => \n_0_d_out[38]_i_4\,
      I3 => \n_0_d_out[38]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[38]_i_2\
    );
\d_out[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(6),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(62),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(6)
    );
\d_out[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[38]_i_4\
    );
\d_out[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[38]_i_5\
    );
\d_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[39]_i_2\,
      I1 => \n_0_d_d1[39]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[39]_i_1\
    );
\d_out[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7\(7),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(7),
      I2 => \n_0_d_out[39]_i_4\,
      I3 => \n_0_d_out[39]_i_5\,
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[39]_i_2\
    );
\d_out[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I2 => \txgen/crc_pipeline_inst/data7\(7),
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I4 => \txgen/crc_pipeline_inst/data7__0\(63),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(7)
    );
\d_out[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23]\,
      I3 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\,
      I4 => \txgen/crc_pipeline_inst/pos_d1\(1),
      O => \n_0_d_out[39]_i_4\
    );
\d_out[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I2 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I3 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[39]_i_5\
    );
\d_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(35),
      I1 => \n_0_d_out[35]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[3]_i_1\
    );
\d_out[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(8),
      I1 => \n_0_d_out[40]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[40]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[40]_i_1\
    );
\d_out[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(8),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(56),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(8)
    );
\d_out[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\,
      I3 => \n_0_d_out[40]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(8),
      O => \n_0_d_out[40]_i_3\
    );
\d_out[40]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[40]_i_4\
    );
\d_out[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(9),
      I1 => \n_0_d_out[41]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[41]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[41]_i_1\
    );
\d_out[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(9),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(57),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(9)
    );
\d_out[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\,
      I3 => \n_0_d_out[41]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(9),
      O => \n_0_d_out[41]_i_3\
    );
\d_out[41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[41]_i_4\
    );
\d_out[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(10),
      I1 => \n_0_d_out[42]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[42]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[42]_i_1\
    );
\d_out[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(10),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(58),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(10)
    );
\d_out[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\,
      I3 => \n_0_d_out[42]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(10),
      O => \n_0_d_out[42]_i_3\
    );
\d_out[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[42]_i_4\
    );
\d_out[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(11),
      I1 => \n_0_d_out[43]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[43]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[43]_i_1\
    );
\d_out[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(11),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(59),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(11)
    );
\d_out[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\,
      I3 => \n_0_d_out[43]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(11),
      O => \n_0_d_out[43]_i_3\
    );
\d_out[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[43]_i_4\
    );
\d_out[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(12),
      I1 => \n_0_d_out[44]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[44]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[44]_i_1\
    );
\d_out[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(12),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(60),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(12)
    );
\d_out[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\,
      I3 => \n_0_d_out[44]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(12),
      O => \n_0_d_out[44]_i_3\
    );
\d_out[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[44]_i_4\
    );
\d_out[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(13),
      I1 => \n_0_d_out[45]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[45]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[45]_i_1\
    );
\d_out[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(13),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(61),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(13)
    );
\d_out[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\,
      I3 => \n_0_d_out[45]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(13),
      O => \n_0_d_out[45]_i_3\
    );
\d_out[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[45]_i_4\
    );
\d_out[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(14),
      I1 => \n_0_d_out[46]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[46]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[46]_i_1\
    );
\d_out[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(14),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(62),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(14)
    );
\d_out[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\,
      I3 => \n_0_d_out[46]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(14),
      O => \n_0_d_out[46]_i_3\
    );
\d_out[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[46]_i_4\
    );
\d_out[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(15),
      I1 => \n_0_d_out[47]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \n_0_d_d1[47]_i_1\,
      I4 => \txgen/flip\,
      O => \n_0_d_out[47]_i_1\
    );
\d_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(15),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data6\(63),
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(15)
    );
\d_out[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23]\,
      I1 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I2 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\,
      I3 => \n_0_d_out[47]_i_4\,
      I4 => \txgen/crc_pipeline_inst/data7\(15),
      O => \n_0_d_out[47]_i_3\
    );
\d_out[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I1 => \txgen/crc_pipeline_inst/pos_d1\(2),
      I2 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I3 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      O => \n_0_d_out[47]_i_4\
    );
\d_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[48]_i_2\,
      I1 => \n_0_d_d1[48]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[48]_i_1\
    );
\d_out[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(16),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\,
      I2 => \n_0_d_out[48]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(16),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[48]_i_2\
    );
\d_out[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(16),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[48]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(16)
    );
\d_out[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[48]_i_4\
    );
\d_out[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(8),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(16),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[48]_i_5\
    );
\d_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[49]_i_2\,
      I1 => \n_0_d_d1[49]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[49]_i_1\
    );
\d_out[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(17),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\,
      I2 => \n_0_d_out[49]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(17),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[49]_i_2\
    );
\d_out[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(17),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[49]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(17)
    );
\d_out[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[49]_i_4\
    );
\d_out[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(9),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(17),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[49]_i_5\
    );
\d_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(36),
      I1 => \n_0_d_out[36]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[4]_i_1\
    );
\d_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[50]_i_2\,
      I1 => \n_0_d_d1[50]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[50]_i_1\
    );
\d_out[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(18),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\,
      I2 => \n_0_d_out[50]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(18),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[50]_i_2\
    );
\d_out[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(18),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[50]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(18)
    );
\d_out[50]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[50]_i_4\
    );
\d_out[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(10),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(18),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[50]_i_5\
    );
\d_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[51]_i_2\,
      I1 => \n_0_d_d1[51]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[51]_i_1\
    );
\d_out[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(19),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\,
      I2 => \n_0_d_out[51]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(19),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[51]_i_2\
    );
\d_out[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(19),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[51]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(19)
    );
\d_out[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[51]_i_4\
    );
\d_out[51]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(11),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(19),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[51]_i_5\
    );
\d_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[52]_i_2\,
      I1 => \n_0_d_d1[52]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[52]_i_1\
    );
\d_out[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(20),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\,
      I2 => \n_0_d_out[52]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(20),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[52]_i_2\
    );
\d_out[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(20),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[52]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(20)
    );
\d_out[52]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[52]_i_4\
    );
\d_out[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(12),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(20),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[52]_i_5\
    );
\d_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[53]_i_2\,
      I1 => \n_0_d_d1[53]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[53]_i_1\
    );
\d_out[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(21),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\,
      I2 => \n_0_d_out[53]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(21),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[53]_i_2\
    );
\d_out[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(21),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[53]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(21)
    );
\d_out[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[53]_i_4\
    );
\d_out[53]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(13),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(21),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[53]_i_5\
    );
\d_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[54]_i_2\,
      I1 => \n_0_d_d1[54]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[54]_i_1\
    );
\d_out[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(22),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\,
      I2 => \n_0_d_out[54]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(22),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[54]_i_2\
    );
\d_out[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(22),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[54]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(22)
    );
\d_out[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[54]_i_4\
    );
\d_out[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(14),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(22),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[54]_i_5\
    );
\d_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_0_d_out[55]_i_2\,
      I1 => \n_0_d_d1[55]_i_1\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[55]_i_1\
    );
\d_out[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(23),
      I1 => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\,
      I2 => \n_0_d_out[55]_i_4\,
      I3 => \txgen/crc_pipeline_inst/data7\(23),
      I4 => \n_0_d_out[63]_i_3\,
      O => \n_0_d_out[55]_i_2\
    );
\d_out[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \txgen/crc_pipeline_inst/data7\(23),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/data7__0\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I5 => \n_0_d_out[55]_i_5\,
      O => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(23)
    );
\d_out[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/pos_d1\(0),
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I3 => \txgen/crc_pipeline_inst/pos_d1\(1),
      I4 => \txgen/crc_pipeline_inst/pos_d1\(2),
      O => \n_0_d_out[55]_i_4\
    );
\d_out[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(15),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\,
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I3 => \txgen/crc_pipeline_inst/crc_d1\(23),
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\,
      I5 => \txgen/crc_pipeline_inst/crc_select\,
      O => \n_0_d_out[55]_i_5\
    );
\d_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[56]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(24),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[56]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[56]_i_1\
    );
\d_out[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(56),
      I1 => \txgen/crc_pipeline_inst/data6\(56),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(56),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(56),
      O => \n_0_d_out[56]_i_2\
    );
\d_out[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(0),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(56)
    );
\d_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[57]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(25),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[57]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[57]_i_1\
    );
\d_out[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(57),
      I1 => \txgen/crc_pipeline_inst/data6\(57),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(57),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(57),
      O => \n_0_d_out[57]_i_2\
    );
\d_out[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(1),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(57)
    );
\d_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[58]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(26),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[58]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[58]_i_1\
    );
\d_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(58),
      I1 => \txgen/crc_pipeline_inst/data6\(58),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(58),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(58),
      O => \n_0_d_out[58]_i_2\
    );
\d_out[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(2),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(58)
    );
\d_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[59]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(27),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[59]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[59]_i_1\
    );
\d_out[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(59),
      I1 => \txgen/crc_pipeline_inst/data6\(59),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(59),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(59),
      O => \n_0_d_out[59]_i_2\
    );
\d_out[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(3),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(59)
    );
\d_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(37),
      I1 => \n_0_d_out[37]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[5]_i_1\
    );
\d_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[60]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(28),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[60]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[60]_i_1\
    );
\d_out[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(60),
      I1 => \txgen/crc_pipeline_inst/data6\(60),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(60),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(60),
      O => \n_0_d_out[60]_i_2\
    );
\d_out[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(4),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(60)
    );
\d_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[61]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(29),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[61]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[61]_i_1\
    );
\d_out[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(61),
      I1 => \txgen/crc_pipeline_inst/data6\(61),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(61),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(61),
      O => \n_0_d_out[61]_i_2\
    );
\d_out[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(5),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(61)
    );
\d_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[62]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(30),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[62]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[62]_i_1\
    );
\d_out[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(62),
      I1 => \txgen/crc_pipeline_inst/data6\(62),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(62),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(62),
      O => \n_0_d_out[62]_i_2\
    );
\d_out[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(6),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(62)
    );
\d_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4F0E4F0FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      I1 => \n_0_d_out[63]_i_2\,
      I2 => \txgen/crc_pipeline_inst/data7\(31),
      I3 => \n_0_d_out[63]_i_3\,
      I4 => \n_0_d_d1[63]_i_1\,
      I5 => \txgen/flip\,
      O => \n_0_d_out[63]_i_1\
    );
\d_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/data7__0\(63),
      I1 => \txgen/crc_pipeline_inst/data6\(63),
      I2 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      I3 => \txgen/crc_pipeline_inst/data5\(63),
      I4 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      I5 => \txgen/crc_pipeline_inst/data4\(63),
      O => \n_0_d_out[63]_i_2\
    );
\d_out[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      I1 => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      O => \n_0_d_out[63]_i_3\
    );
\d_out[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/crc_d1\(7),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I2 => \txgen/crc_pipeline_inst/crc_select\,
      O => \txgen/crc_pipeline_inst/data7__0\(63)
    );
\d_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(38),
      I1 => \n_0_d_out[38]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[6]_i_1\
    );
\d_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/startalignment/d_d1\(39),
      I1 => \n_0_d_out[39]_i_2\,
      I2 => \txgen/flip\,
      O => \n_0_d_out[7]_i_1\
    );
\d_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(8),
      I1 => \n_0_d_out[40]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(40),
      I4 => \txgen/flip\,
      O => \n_0_d_out[8]_i_1\
    );
\d_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/insertcrc_inst/d_out_i\(9),
      I1 => \n_0_d_out[41]_i_3\,
      I2 => \n_0_d_out[63]_i_3\,
      I3 => \txgen/startalignment/d_d1\(41),
      I4 => \txgen/flip\,
      O => \n_0_d_out[9]_i_1\
    );
\d_out_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF8A"
    )
    port map (
      I0 => \n_0_d_out_int[0]_i_2\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/is_error_comb\,
      I3 => \n_0_d_out_int[0]_i_3\,
      I4 => \n_0_d_out_int[0]_i_4\,
      O => \n_0_d_out_int[0]_i_1\
    );
\d_out_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF0000"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[8]\,
      I1 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \n_0_d_out_int[0]_i_5\,
      I5 => \txgen/txframer/p_67_in\,
      O => \n_0_d_out_int[0]_i_2\
    );
\d_out_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEEE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I5 => \txgen/txframer/is_underrun_d1\,
      O => \n_0_d_out_int[0]_i_3\
    );
\d_out_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \n_0_d_out_int[56]_i_4\,
      I2 => \txgen/txframer/p_67_in\,
      I3 => \txgen/txframer/is_underrun_d1\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_txgen/txframer/d_in_d2_reg[0]\,
      O => \n_0_d_out_int[0]_i_4\
    );
\d_out_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A8A8A"
    )
    port map (
      I0 => \n_0_d_out_int[0]_i_6\,
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I3 => \txgen/txframer/pause_tx_count_d1\(1),
      I4 => \n_0_txgen/txframer/pause_source_held_reg[16]\,
      I5 => \n_0_c_pipeline_reg[8][0]_srl10_i_2\,
      O => \n_0_d_out_int[0]_i_5\
    );
\d_out_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF555580FF"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I4 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I5 => \n_0_txgen/txframer/d_in_d2_reg[0]\,
      O => \n_0_d_out_int[0]_i_6\
    );
\d_out_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FFFFFFFF"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_3\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[10]_i_2\,
      I4 => \n_0_d_out_int[15]_i_2\,
      I5 => \n_0_d_out_int[10]_i_3\,
      O => \n_0_d_out_int[10]_i_1\
    );
\d_out_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/p_1_in\(2),
      I3 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(2),
      O => \n_0_d_out_int[10]_i_2\
    );
\d_out_int[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF10D0"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[26]\,
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/p_2_in39_in\,
      I3 => \n_0_txgen/txframer/pause_value_held_reg[2]\,
      I4 => \n_0_d_out_int[10]_i_4\,
      I5 => \n_0_d_out_int[10]_i_5\,
      O => \n_0_d_out_int[10]_i_3\
    );
\d_out_int[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFEFE"
    )
    port map (
      I0 => \n_0_d_out_int[10]_i_6\,
      I1 => \n_0_d_out_int[17]_i_9\,
      I2 => \txgen/txframer/p_2_in39_in\,
      I3 => \txgen/txframer/pause_tx_count_d1\(2),
      I4 => \txgen/txframer/pause_tx_count_d1\(1),
      I5 => \n_0_c_pipeline_reg[8][1]_srl10_i_3\,
      O => \n_0_d_out_int[10]_i_4\
    );
\d_out_int[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
    port map (
      I0 => \txgen/txframer/p_1_in\(2),
      I1 => \txgen/txframer/p_1_in37_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/pause_tx_count_d1\(2),
      I4 => \txgen/txframer/pause_tx_count_d1\(0),
      I5 => \txgen/txframer/p_2_in39_in\,
      O => \n_0_d_out_int[10]_i_5\
    );
\d_out_int[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in69_in\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[10]_i_6\
    );
\d_out_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_d_out_int[11]_i_2\,
      O => \n_0_d_out_int[11]_i_1\
    );
\d_out_int[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_d_out_int[14]_i_3\,
      I1 => \txgen/txframer/p_1_in\(3),
      I2 => \n_0_d_out_int[15]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(3),
      I5 => \n_0_d_out_int[11]_i_3\,
      O => \n_0_d_out_int[11]_i_2\
    );
\d_out_int[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[3]\,
      I1 => \n_0_d_out_int[9]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[27]\,
      I3 => \n_0_d_out_int[15]_i_11\,
      O => \n_0_d_out_int[11]_i_3\
    );
\d_out_int[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_d_out_int[12]_i_2\,
      O => \n_0_d_out_int[12]_i_1\
    );
\d_out_int[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_d_out_int[14]_i_3\,
      I1 => \txgen/txframer/p_1_in\(4),
      I2 => \n_0_d_out_int[15]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(4),
      I5 => \n_0_d_out_int[12]_i_3\,
      O => \n_0_d_out_int[12]_i_2\
    );
\d_out_int[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[4]\,
      I1 => \n_0_d_out_int[9]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[28]\,
      I3 => \n_0_d_out_int[15]_i_11\,
      O => \n_0_d_out_int[12]_i_3\
    );
\d_out_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_d_out_int[13]_i_2\,
      O => \n_0_d_out_int[13]_i_1\
    );
\d_out_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_d_out_int[14]_i_3\,
      I1 => \txgen/txframer/p_1_in\(5),
      I2 => \n_0_d_out_int[15]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(5),
      I5 => \n_0_d_out_int[13]_i_3\,
      O => \n_0_d_out_int[13]_i_2\
    );
\d_out_int[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[5]\,
      I1 => \n_0_d_out_int[9]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[29]\,
      I3 => \n_0_d_out_int[15]_i_11\,
      O => \n_0_d_out_int[13]_i_3\
    );
\d_out_int[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_d_out_int[14]_i_2\,
      O => \n_0_d_out_int[14]_i_1\
    );
\d_out_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_d_out_int[14]_i_3\,
      I1 => \txgen/txframer/p_1_in\(6),
      I2 => \n_0_d_out_int[15]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(6),
      I5 => \n_0_d_out_int[14]_i_4\,
      O => \n_0_d_out_int[14]_i_2\
    );
\d_out_int[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABAAAA"
    )
    port map (
      I0 => \n_0_d_out_int[14]_i_5\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[14]_i_3\
    );
\d_out_int[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[6]\,
      I1 => \n_0_d_out_int[9]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[30]\,
      I3 => \n_0_d_out_int[15]_i_11\,
      O => \n_0_d_out_int[14]_i_4\
    );
\d_out_int[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \txgen/txframer/p_0_in57_in\,
      I1 => \txgen/txframer/p_2_in39_in\,
      I2 => \txgen/txframer/p_1_in37_in\,
      I3 => \txgen/txframer/p_3_in38_in\,
      I4 => \n_0_d_out_int[17]_i_7\,
      I5 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[14]_i_5\
    );
\d_out_int[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      O => \txgen/txframer/p_0_in57_in\
    );
\d_out_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAFE"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[15]_i_3\,
      I4 => \n_0_d_out_int[15]_i_4\,
      I5 => \n_0_d_out_int[15]_i_5\,
      O => \n_0_d_out_int[15]_i_1\
    );
\d_out_int[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in37_in\,
      O => \n_0_d_out_int[15]_i_10\
    );
\d_out_int[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_6\,
      I1 => \n_0_d_out_int[23]_i_11\,
      O => \n_0_d_out_int[15]_i_11\
    );
\d_out_int[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in64_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \n_0_d_out_int[17]_i_9\,
      I4 => \n_0_d_out_int[1]_i_8\,
      O => \n_0_d_out_int[15]_i_12\
    );
\d_out_int[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in83_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[15]_i_2\
    );
\d_out_int[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      O => \n_0_d_out_int[15]_i_3\
    );
\d_out_int[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_6\,
      I1 => \n_0_d_out_int[15]_i_7\,
      I2 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I3 => \txgen/txframer/p_1_in\(7),
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \n_0_d_out_int[15]_i_8\,
      O => \n_0_d_out_int[15]_i_4\
    );
\d_out_int[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_9\,
      I1 => \txgen/txframer/p_2_in39_in\,
      I2 => \txgen/txframer/p_1_in\(7),
      I3 => \n_0_d_out_int[15]_i_10\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[31]\,
      I5 => \n_0_d_out_int[15]_i_11\,
      O => \n_0_d_out_int[15]_i_5\
    );
\d_out_int[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
    port map (
      I0 => \txgen/txframer/p_2_in39_in\,
      I1 => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      I2 => \txgen/txframer/p_3_in38_in\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \txgen/txframer/crc_insert_d1\,
      I5 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[15]_i_6\
    );
\d_out_int[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_d_out_int[1]_i_8\,
      I1 => \n_0_d_out_int[48]_i_5\,
      I2 => \n_0_d_out_int[17]_i_9\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      I5 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[15]_i_7\
    );
\d_out_int[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_12\,
      I1 => \n_0_txgen/txframer/pause_value_held_reg[7]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(0),
      I3 => \n_0_d_out_int[15]_i_6\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(7),
      O => \n_0_d_out_int[15]_i_8\
    );
\d_out_int[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
    port map (
      I0 => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      I1 => \txgen/txframer/p_3_in38_in\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_insert_d1\,
      I4 => \txgen/txframer/crc_pos_d1\(2),
      I5 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[15]_i_9\
    );
\d_out_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000808"
    )
    port map (
      I0 => \n_0_d_out_int[16]_i_2\,
      I1 => \n_0_d_out_int[16]_i_3\,
      I2 => \n_0_d_out_int[17]_i_4\,
      I3 => \txgen/txframer/last_column_data182_out\,
      I4 => \txgen/txframer/is_error_comb\,
      I5 => \n_0_d_out_int[16]_i_4\,
      O => \n_0_d_out_int[16]_i_1\
    );
\d_out_int[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF0C00AAAA"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[16]\,
      I1 => \n_0_d_out_int[16]_i_5\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \n_0_txgen/txframer/pause_source_held_reg[32]\,
      I4 => \txgen/txframer/p_2_in33_in\,
      I5 => \n_0_d_out_int[16]_i_6\,
      O => \n_0_d_out_int[16]_i_2\
    );
\d_out_int[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111001111"
    )
    port map (
      I0 => \txgen/txframer/p_0_in1_in\,
      I1 => \txgen/txframer/p_3_in32_in\,
      I2 => \txgen/txframer/crc_pos_d1\(0),
      I3 => \txgen/txframer/crc_pos_d1\(2),
      I4 => \txgen/txframer/crc_insert_d1\,
      I5 => \txgen/txframer/crc_pos_d1\(1),
      O => \n_0_d_out_int[16]_i_3\
    );
\d_out_int[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[16]\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[16]_i_7\,
      O => \n_0_d_out_int[16]_i_4\
    );
\d_out_int[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(1),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      O => \n_0_d_out_int[16]_i_5\
    );
\d_out_int[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in31_in\,
      O => \n_0_d_out_int[16]_i_6\
    );
\d_out_int[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/preamble_reg\(8),
      I2 => \n_0_d_out_int[16]_i_8\,
      I3 => \txgen/txframer/p_0_in80_in\,
      I4 => \txgen/txframer/p_0_in83_in\,
      I5 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[16]_i_7\
    );
\d_out_int[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in64_in\,
      I2 => \txgen/txframer/last_column_data1\,
      I3 => \txgen/txframer/is_underrun_d1\,
      O => \n_0_d_out_int[16]_i_8\
    );
\d_out_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_2\,
      I1 => \n_0_d_out_int[17]_i_3\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[17]_i_4\,
      I5 => \txgen/txframer/last_column_data182_out\,
      O => \n_0_d_out_int[17]_i_1\
    );
\d_out_int[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_9\,
      I1 => \n_0_d_out_int[23]_i_10\,
      I2 => \txgen/txframer/p_2_in33_in\,
      I3 => \txgen/txframer/p_0_in1_in\,
      I4 => \txgen/txframer/p_3_in32_in\,
      I5 => \n_0_d_out_int[15]_i_7\,
      O => \n_0_d_out_int[17]_i_10\
    );
\d_out_int[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \n_0_d_out_int[56]_i_4\,
      I2 => \n_0_d_out_int[17]_i_6\,
      I3 => \n_0_txgen/txframer/d_in_d2_reg[17]\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \txgen/txframer/p_0_in80_in\,
      O => \n_0_d_out_int[17]_i_2\
    );
\d_out_int[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_c_pipeline_reg[8][2]_srl10_i_2\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[17]\,
      I3 => \n_0_d_out_int[17]_i_7\,
      I4 => \txgen/txframer/p_1_in31_in\,
      I5 => \n_0_d_out_int[17]_i_8\,
      O => \n_0_d_out_int[17]_i_3\
    );
\d_out_int[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_9\,
      I1 => \txgen/txframer/p_0_in64_in\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_0_in83_in\,
      I4 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I5 => \txgen/txframer/p_0_in69_in\,
      O => \n_0_d_out_int[17]_i_4\
    );
\d_out_int[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I1 => \txgen/txframer/p_0_in83_in\,
      I2 => \txgen/txframer/p_0_in80_in\,
      O => \txgen/txframer/last_column_data182_out\
    );
\d_out_int[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF32"
    )
    port map (
      I0 => \txgen/txframer/is_error_d1\,
      I1 => \txgen/ifg_dic_frame\,
      I2 => \txgen/txframer/error_reg\,
      I3 => \txgen/txframer/p_0_in80_in\,
      I4 => \txgen/txframer/p_0_in83_in\,
      I5 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[17]_i_6\
    );
\d_out_int[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(1),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[17]_i_7\
    );
\d_out_int[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => \n_0_d_out_int[41]_i_2\,
      I1 => \n_0_d_out_int[17]_i_10\,
      I2 => \txgen/preamble_reg\(9),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[23]_i_6\,
      I5 => \n_0_txgen/txframer/pause_source_held_reg[33]\,
      O => \n_0_d_out_int[17]_i_8\
    );
\d_out_int[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in71_in\,
      I1 => \txgen/txframer/p_0_in74_in\,
      I2 => \txgen/txframer/p_0_in77_in\,
      I3 => \txgen/txframer/p_0_in80_in\,
      O => \n_0_d_out_int[17]_i_9\
    );
\d_out_int[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_5\,
      I1 => \n_0_d_out_int[18]_i_2\,
      I2 => \n_0_d_out_int[23]_i_3\,
      I3 => \n_0_d_out_int[23]_i_2\,
      I4 => \n_0_d_out_int[18]_i_3\,
      I5 => \n_0_d_out_int[18]_i_4\,
      O => \n_0_d_out_int[18]_i_1\
    );
\d_out_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I3 => \txgen/txframer/p_0_in83_in\,
      I4 => \txgen/txframer/p_0_in80_in\,
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[18]_i_2\
    );
\d_out_int[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_out_int[18]_i_5\,
      I1 => \txgen/preamble_reg\(10),
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in80_in\,
      O => \n_0_d_out_int[18]_i_3\
    );
\d_out_int[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444044404440"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[18]\,
      I2 => \txgen/txframer/last_column_data1\,
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[34]\,
      I5 => \n_0_d_out_int[23]_i_6\,
      O => \n_0_d_out_int[18]_i_4\
    );
\d_out_int[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15001500FF001500"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/p_1_in31_in\,
      I2 => \n_0_d_out_int[17]_i_7\,
      I3 => \n_0_c_pipeline_reg[8][2]_srl10_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[18]\,
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[18]_i_5\
    );
\d_out_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[19]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[19]\,
      I5 => \n_0_d_out_int[21]_i_3\,
      O => \n_0_d_out_int[19]_i_1\
    );
\d_out_int[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[35]\,
      I1 => \n_0_d_out_int[23]_i_6\,
      I2 => \txgen/preamble_reg\(11),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[23]_i_7\,
      O => \n_0_d_out_int[19]_i_2\
    );
\d_out_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCEECCFECCEE"
    )
    port map (
      I0 => \txgen/txframer/is_error_comb\,
      I1 => \n_0_d_out_int[1]_i_3\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[1]\,
      I3 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I4 => \txgen/txframer/p_67_in\,
      I5 => \txgen/txframer/is_underrun_d1\,
      O => \n_0_d_out_int[1]_i_1\
    );
\d_out_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAAAA"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \txgen/ifg_dic_frame\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \n_0_d_out_int[56]_i_3\,
      O => \txgen/txframer/is_error_comb\
    );
\d_out_int[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
    port map (
      I0 => \n_0_d_out_int[1]_i_4\,
      I1 => \n_0_txgen/txframer/pause_value_held_reg[9]\,
      I2 => \n_0_d_out_int[1]_i_5\,
      I3 => \n_0_d_out_int[1]_i_6\,
      I4 => \txgen/txframer/p_67_in\,
      I5 => \n_0_d_out_int[1]_i_7\,
      O => \n_0_d_out_int[1]_i_3\
    );
\d_out_int[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(0),
      I1 => \txgen/txframer/pause_tx_count_d1\(1),
      O => \n_0_d_out_int[1]_i_4\
    );
\d_out_int[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_9\,
      I1 => \n_0_d_out_int[1]_i_8\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \n_0_d_out_int[2]_i_9\,
      O => \n_0_d_out_int[1]_i_5\
    );
\d_out_int[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055551055"
    )
    port map (
      I0 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I1 => \n_0_d_out_int[1]_i_4\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[1]\,
      I5 => \n_0_c_pipeline_reg[8][0]_srl10_i_2\,
      O => \n_0_d_out_int[1]_i_6\
    );
\d_out_int[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
    port map (
      I0 => \n_0_d_out_int[1]_i_5\,
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \n_0_txgen/txframer/pause_source_held_reg[17]\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[1]_i_7\
    );
\d_out_int[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in83_in\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in69_in\,
      O => \n_0_d_out_int[1]_i_8\
    );
\d_out_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[20]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[20]\,
      I5 => \n_0_d_out_int[21]_i_3\,
      O => \n_0_d_out_int[20]_i_1\
    );
\d_out_int[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[36]\,
      I1 => \n_0_d_out_int[23]_i_6\,
      I2 => \txgen/preamble_reg\(12),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[23]_i_7\,
      O => \n_0_d_out_int[20]_i_2\
    );
\d_out_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[21]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[21]\,
      I5 => \n_0_d_out_int[21]_i_3\,
      O => \n_0_d_out_int[21]_i_1\
    );
\d_out_int[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[37]\,
      I1 => \n_0_d_out_int[23]_i_6\,
      I2 => \txgen/preamble_reg\(13),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[23]_i_7\,
      O => \n_0_d_out_int[21]_i_2\
    );
\d_out_int[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[21]_i_4\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/last_column_data182_out\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[21]_i_3\
    );
\d_out_int[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_7\,
      I1 => \txgen/txframer/p_3_in32_in\,
      I2 => \txgen/txframer/p_1_in31_in\,
      I3 => \txgen/txframer/p_2_in33_in\,
      I4 => \txgen/txframer/p_0_in55_in\,
      O => \n_0_d_out_int[21]_i_4\
    );
\d_out_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_2\,
      I1 => \n_0_d_out_int[23]_i_3\,
      I2 => \n_0_d_out_int[22]_i_2\,
      I3 => \n_0_d_out_int[23]_i_5\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[38]\,
      I5 => \n_0_d_out_int[23]_i_6\,
      O => \n_0_d_out_int[22]_i_1\
    );
\d_out_int[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/preamble_reg\(14),
      I2 => \n_0_txgen/txframer/d_in_d2_reg[22]\,
      I3 => \n_0_d_out_int[21]_i_3\,
      O => \n_0_d_out_int[22]_i_2\
    );
\d_out_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_2\,
      I1 => \n_0_d_out_int[23]_i_3\,
      I2 => \n_0_d_out_int[23]_i_4\,
      I3 => \n_0_d_out_int[23]_i_5\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[39]\,
      I5 => \n_0_d_out_int[23]_i_6\,
      O => \n_0_d_out_int[23]_i_1\
    );
\d_out_int[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[23]_i_10\
    );
\d_out_int[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_d_out_int[1]_i_8\,
      I1 => \n_0_d_out_int[16]_i_5\,
      I2 => \n_0_d_out_int[17]_i_9\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      I5 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[23]_i_11\
    );
\d_out_int[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in80_in\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[23]_i_2\
    );
\d_out_int[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
    port map (
      I0 => \txgen/ifg_dic_frame\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[56]_i_3\,
      I5 => \n_0_d_out_int[2]_i_3\,
      O => \n_0_d_out_int[23]_i_3\
    );
\d_out_int[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/preamble_reg\(15),
      I2 => \n_0_txgen/txframer/d_in_d2_reg[23]\,
      I3 => \n_0_d_out_int[21]_i_3\,
      O => \n_0_d_out_int[23]_i_4\
    );
\d_out_int[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_7\,
      I1 => \n_0_d_out_int[15]_i_7\,
      I2 => \n_0_d_out_int[23]_i_8\,
      O => \n_0_d_out_int[23]_i_5\
    );
\d_out_int[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_9\,
      I1 => \n_0_d_out_int[23]_i_10\,
      I2 => \txgen/txframer/p_2_in33_in\,
      I3 => \txgen/txframer/p_0_in1_in\,
      I4 => \txgen/txframer/p_3_in32_in\,
      I5 => \n_0_d_out_int[23]_i_11\,
      O => \n_0_d_out_int[23]_i_6\
    );
\d_out_int[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in80_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[23]_i_7\
    );
\d_out_int[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440444440404"
    )
    port map (
      I0 => \n_0_c_pipeline_reg[8][2]_srl10_i_4\,
      I1 => \txgen/txframer/p_2_in33_in\,
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \txgen/txframer/crc_pos_d1\(2),
      I5 => \txgen/txframer/crc_pos_d1\(0),
      O => \n_0_d_out_int[23]_i_8\
    );
\d_out_int[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(0),
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_insert_d1\,
      O => \n_0_d_out_int[23]_i_9\
    );
\d_out_int[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555501"
    )
    port map (
      I0 => \n_0_d_out_int[24]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \txgen/txframer/p_0_in77_in\,
      I4 => \txgen/txframer/last_column_data182_out\,
      I5 => \n_0_d_out_int[24]_i_3\,
      O => \n_0_d_out_int[24]_i_1\
    );
\d_out_int[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      I0 => \n_0_d_out_int[24]_i_4\,
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/p_3_in26_in\,
      I4 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[24]_i_2\
    );
\d_out_int[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[24]\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[24]_i_5\,
      O => \n_0_d_out_int[24]_i_3\
    );
\d_out_int[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF0C00AAAA"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[24]\,
      I1 => \n_0_d_out_int[16]_i_5\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \n_0_txgen/txframer/pause_source_held_reg[40]\,
      I4 => \txgen/txframer/p_2_in27_in\,
      I5 => \n_0_d_out_int[24]_i_6\,
      O => \n_0_d_out_int[24]_i_4\
    );
\d_out_int[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E0000000E00"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \n_0_d_out_int[25]_i_2\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(16),
      O => \n_0_d_out_int[24]_i_5\
    );
\d_out_int[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in25_in\,
      O => \n_0_d_out_int[24]_i_6\
    );
\d_out_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_d_out_int[25]_i_2\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[2]_i_3\,
      I4 => \n_0_d_out_int[25]_i_3\,
      I5 => \n_0_d_out_int[25]_i_4\,
      O => \n_0_d_out_int[25]_i_1\
    );
\d_out_int[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in77_in\,
      I1 => \txgen/txframer/p_0_in80_in\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[25]_i_2\
    );
\d_out_int[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_7\,
      I1 => \n_0_txgen/txframer/pause_source_held_reg[41]\,
      I2 => \txgen/preamble_reg\(17),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[25]_i_5\,
      I5 => \n_0_d_out_int[41]_i_2\,
      O => \n_0_d_out_int[25]_i_3\
    );
\d_out_int[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \n_0_d_out_int[56]_i_4\,
      I2 => \n_0_d_out_int[17]_i_6\,
      I3 => \n_0_txgen/txframer/d_in_d2_reg[25]\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \txgen/txframer/p_0_in77_in\,
      O => \n_0_d_out_int[25]_i_4\
    );
\d_out_int[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
    port map (
      I0 => \txgen/txframer/p_1_in25_in\,
      I1 => \n_0_d_out_int[17]_i_7\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[25]\,
      I3 => \n_0_c_pipeline_reg[8][3]_srl10_i_3\,
      I4 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[25]_i_5\
    );
\d_out_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_5\,
      I1 => \n_0_d_out_int[26]_i_2\,
      I2 => \n_0_d_out_int[31]_i_3\,
      I3 => \n_0_d_out_int[31]_i_2\,
      I4 => \n_0_d_out_int[26]_i_3\,
      I5 => \n_0_d_out_int[26]_i_4\,
      O => \n_0_d_out_int[26]_i_1\
    );
\d_out_int[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[26]\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[26]_i_2\
    );
\d_out_int[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAEAEA"
    )
    port map (
      I0 => \n_0_d_out_int[26]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[26]\,
      I2 => \n_0_c_pipeline_reg[8][3]_srl10_i_3\,
      I3 => \txgen/preamble_reg\(18),
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \n_0_d_out_int[18]_i_2\,
      O => \n_0_d_out_int[26]_i_3\
    );
\d_out_int[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF044404440444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_c_pipeline_reg[8][3]_srl10_i_3\,
      I2 => \txgen/txframer/p_1_in25_in\,
      I3 => \n_0_d_out_int[17]_i_7\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[42]\,
      I5 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[26]_i_4\
    );
\d_out_int[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/p_0_in77_in\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[26]_i_5\
    );
\d_out_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_2\,
      I1 => \n_0_d_out_int[31]_i_3\,
      I2 => \n_0_d_out_int[27]_i_2\,
      I3 => \n_0_d_out_int[31]_i_5\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(19),
      O => \n_0_d_out_int[27]_i_1\
    );
\d_out_int[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[27]\,
      I1 => \n_0_d_out_int[31]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[43]\,
      I3 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[27]_i_2\
    );
\d_out_int[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_2\,
      I1 => \n_0_d_out_int[31]_i_3\,
      I2 => \n_0_d_out_int[28]_i_2\,
      I3 => \n_0_d_out_int[31]_i_5\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(20),
      O => \n_0_d_out_int[28]_i_1\
    );
\d_out_int[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[28]\,
      I1 => \n_0_d_out_int[31]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[44]\,
      I3 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[28]_i_2\
    );
\d_out_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_2\,
      I1 => \n_0_d_out_int[31]_i_3\,
      I2 => \n_0_d_out_int[29]_i_2\,
      I3 => \n_0_d_out_int[31]_i_5\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(21),
      O => \n_0_d_out_int[29]_i_1\
    );
\d_out_int[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[29]\,
      I1 => \n_0_d_out_int[31]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[45]\,
      I3 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[29]_i_2\
    );
\d_out_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[2]_i_3\,
      I4 => \n_0_d_out_int[2]_i_4\,
      I5 => \n_0_d_out_int[2]_i_5\,
      O => \n_0_d_out_int[2]_i_1\
    );
\d_out_int[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[10]\,
      I1 => \n_0_d_out_int[2]_i_9\,
      I2 => \n_0_d_out_int[9]_i_8\,
      I3 => \n_0_d_out_int[17]_i_9\,
      I4 => \n_0_d_out_int[1]_i_8\,
      I5 => \n_0_d_out_int[1]_i_4\,
      O => \n_0_d_out_int[2]_i_10\
    );
\d_out_int[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(0),
      O => \n_0_d_out_int[2]_i_11\
    );
\d_out_int[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I4 => \txgen/ifg_dic_frame\,
      O => \n_0_d_out_int[2]_i_2\
    );
\d_out_int[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => \txgen/txframer/error_reg\,
      I1 => \txgen/ifg_dic_frame\,
      I2 => \txgen/txframer/is_error_d1\,
      O => \n_0_d_out_int[2]_i_3\
    );
\d_out_int[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_6\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[2]\,
      I2 => \n_0_d_out_int[9]_i_2\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \n_0_d_out_int[2]_i_7\,
      O => \n_0_d_out_int[2]_i_4\
    );
\d_out_int[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFE0000"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \txgen/txframer/is_underrun_d1\,
      I2 => \n_0_d_out_int[56]_i_3\,
      I3 => \n_0_d_out_int[56]_i_4\,
      I4 => \n_0_d_out_int[9]_i_2\,
      O => \n_0_d_out_int[2]_i_5\
    );
\d_out_int[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
    port map (
      I0 => \n_0_c_pipeline_reg[8][0]_srl10_i_2\,
      I1 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I2 => \n_0_d_out_int[2]_i_8\,
      I3 => \n_0_d_out_int[23]_i_11\,
      I4 => \n_0_d_out_int[2]_i_9\,
      I5 => \n_0_txgen/txframer/pause_source_held_reg[18]\,
      O => \n_0_d_out_int[2]_i_6\
    );
\d_out_int[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/last_column_data1\,
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \n_0_d_out_int[2]_i_10\,
      O => \n_0_d_out_int[2]_i_7\
    );
\d_out_int[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF1515"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[17]_i_7\,
      I2 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[2]\,
      O => \n_0_d_out_int[2]_i_8\
    );
\d_out_int[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DF00"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_11\,
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I4 => \n_0_txgen/txframer/crc_data_reg_reg[0]\,
      I5 => \n_0_txgen/txframer/is_pad_d1_reg[0]\,
      O => \n_0_d_out_int[2]_i_9\
    );
\d_out_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_2\,
      I1 => \n_0_d_out_int[31]_i_3\,
      I2 => \n_0_d_out_int[30]_i_2\,
      I3 => \n_0_d_out_int[31]_i_5\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(22),
      O => \n_0_d_out_int[30]_i_1\
    );
\d_out_int[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[30]\,
      I1 => \n_0_d_out_int[31]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[46]\,
      I3 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[30]_i_2\
    );
\d_out_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_2\,
      I1 => \n_0_d_out_int[31]_i_3\,
      I2 => \n_0_d_out_int[31]_i_4\,
      I3 => \n_0_d_out_int[31]_i_5\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(23),
      O => \n_0_d_out_int[31]_i_1\
    );
\d_out_int[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in77_in\,
      I2 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I3 => \txgen/txframer/p_0_in83_in\,
      I4 => \txgen/txframer/p_0_in80_in\,
      O => \n_0_d_out_int[31]_i_2\
    );
\d_out_int[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
    port map (
      I0 => \txgen/ifg_dic_frame\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[56]_i_3\,
      I5 => \n_0_d_out_int[2]_i_3\,
      O => \n_0_d_out_int[31]_i_3\
    );
\d_out_int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[31]\,
      I1 => \n_0_d_out_int[31]_i_6\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[47]\,
      I3 => \n_0_d_out_int[31]_i_7\,
      O => \n_0_d_out_int[31]_i_4\
    );
\d_out_int[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in77_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[31]_i_5\
    );
\d_out_int[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABAAAA"
    )
    port map (
      I0 => \n_0_d_out_int[31]_i_8\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in77_in\,
      I3 => \txgen/txframer/last_column_data182_out\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[31]_i_6\
    );
\d_out_int[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
    port map (
      I0 => \txgen/txframer/crc_insert_d1\,
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/p_2_in27_in\,
      I3 => \txgen/txframer/p_3_in26_in\,
      I4 => \n_0_d_out_int[23]_i_11\,
      O => \n_0_d_out_int[31]_i_7\
    );
\d_out_int[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \txgen/txframer/p_0_in\(0),
      I1 => \txgen/txframer/p_2_in27_in\,
      I2 => \txgen/txframer/p_1_in25_in\,
      I3 => \txgen/txframer/p_3_in26_in\,
      I4 => \n_0_d_out_int[17]_i_7\,
      I5 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[31]_i_8\
    );
\d_out_int[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
    port map (
      I0 => \n_0_d_out_int[32]_i_2\,
      I1 => \txgen/txframer/last_column_data176_out\,
      I2 => \txgen/txframer/is_error_comb\,
      I3 => \n_0_d_out_int[32]_i_3\,
      O => \n_0_d_out_int[32]_i_1\
    );
\d_out_int[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF40FFFF"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[32]\,
      I1 => \n_0_d_out_int[17]_i_7\,
      I2 => \txgen/txframer/p_1_in18_in\,
      I3 => \n_0_d_out_int[17]_i_4\,
      I4 => \n_0_d_out_int[39]_i_5\,
      I5 => \txgen/txframer/p_2_in21_in\,
      O => \n_0_d_out_int[32]_i_2\
    );
\d_out_int[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[32]\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[32]_i_4\,
      O => \n_0_d_out_int[32]_i_3\
    );
\d_out_int[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFC0C0C0EAC0C0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in74_in\,
      I1 => \txgen/preamble_reg\(24),
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/is_underrun_d1\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \txgen/txframer/last_column_data176_out\,
      O => \n_0_d_out_int[32]_i_4\
    );
\d_out_int[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFFE"
    )
    port map (
      I0 => \n_0_d_out_int[33]_i_2\,
      I1 => \n_0_d_out_int[33]_i_3\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[2]_i_2\,
      I4 => \n_0_d_out_int[17]_i_4\,
      I5 => \txgen/txframer/last_column_data176_out\,
      O => \n_0_d_out_int[33]_i_1\
    );
\d_out_int[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \n_0_d_out_int[56]_i_4\,
      I2 => \n_0_d_out_int[33]_i_5\,
      I3 => \n_0_txgen/txframer/d_in_d2_reg[33]\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \txgen/txframer/p_0_in74_in\,
      O => \n_0_d_out_int[33]_i_2\
    );
\d_out_int[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_out_int[33]_i_6\,
      I1 => \txgen/preamble_reg\(25),
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/is_underrun_d1\,
      O => \n_0_d_out_int[33]_i_3\
    );
\d_out_int[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I1 => \txgen/txframer/p_0_in83_in\,
      I2 => \txgen/txframer/p_0_in80_in\,
      I3 => \txgen/txframer/p_0_in77_in\,
      I4 => \txgen/txframer/p_0_in74_in\,
      O => \txgen/txframer/last_column_data176_out\
    );
\d_out_int[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \txgen/txframer/p_0_in74_in\,
      I2 => \txgen/txframer/p_0_in77_in\,
      I3 => \txgen/txframer/p_0_in80_in\,
      I4 => \txgen/txframer/p_0_in83_in\,
      I5 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[33]_i_5\
    );
\d_out_int[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0700000000"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_7\,
      I1 => \txgen/txframer/p_1_in18_in\,
      I2 => \n_0_d_out_int[17]_i_4\,
      I3 => \n_0_txgen/txframer/d_in_d2_reg[33]\,
      I4 => \txgen/txframer/p_2_in21_in\,
      I5 => \n_0_d_out_int[39]_i_5\,
      O => \n_0_d_out_int[33]_i_6\
    );
\d_out_int[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF54"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[34]_i_2\,
      I4 => \n_0_d_out_int[34]_i_3\,
      I5 => \n_0_d_out_int[2]_i_5\,
      O => \n_0_d_out_int[34]_i_1\
    );
\d_out_int[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040000"
    )
    port map (
      I0 => \n_0_d_out_int[34]_i_4\,
      I1 => \n_0_d_out_int[34]_i_5\,
      I2 => \txgen/txframer/p_2_in21_in\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[34]\,
      I5 => \n_0_d_out_int[9]_i_2\,
      O => \n_0_d_out_int[34]_i_2\
    );
\d_out_int[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_out_int[34]_i_6\,
      I1 => \txgen/preamble_reg\(26),
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/p_0_in64_in\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in74_in\,
      O => \n_0_d_out_int[34]_i_3\
    );
\d_out_int[34]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(0),
      O => \n_0_d_out_int[34]_i_4\
    );
\d_out_int[34]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(2),
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/p_3_in19_in\,
      O => \n_0_d_out_int[34]_i_5\
    );
\d_out_int[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00150000"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[17]_i_7\,
      I2 => \txgen/txframer/p_1_in18_in\,
      I3 => \txgen/txframer/p_2_in21_in\,
      I4 => \n_0_d_out_int[39]_i_5\,
      I5 => \n_0_d_out_int[42]_i_5\,
      O => \n_0_d_out_int[34]_i_6\
    );
\d_out_int[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[35]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[35]\,
      I5 => \n_0_d_out_int[39]_i_4\,
      O => \n_0_d_out_int[35]_i_1\
    );
\d_out_int[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
    port map (
      I0 => \txgen/txframer/p_2_in21_in\,
      I1 => \n_0_d_out_int[39]_i_5\,
      I2 => \n_0_d_out_int[23]_i_11\,
      I3 => \n_0_d_out_int[39]_i_6\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(27),
      O => \n_0_d_out_int[35]_i_2\
    );
\d_out_int[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[39]_i_4\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[36]\,
      I5 => \n_0_d_out_int[36]_i_2\,
      O => \n_0_d_out_int[36]_i_1\
    );
\d_out_int[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in74_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(28),
      O => \n_0_d_out_int[36]_i_2\
    );
\d_out_int[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[39]_i_4\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[37]\,
      I5 => \n_0_d_out_int[37]_i_2\,
      O => \n_0_d_out_int[37]_i_1\
    );
\d_out_int[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in74_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(29),
      O => \n_0_d_out_int[37]_i_2\
    );
\d_out_int[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[39]_i_4\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[38]\,
      I5 => \n_0_d_out_int[38]_i_2\,
      O => \n_0_d_out_int[38]_i_1\
    );
\d_out_int[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in74_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(30),
      O => \n_0_d_out_int[38]_i_2\
    );
\d_out_int[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[39]_i_2\,
      I1 => \n_0_d_out_int[2]_i_2\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \n_0_d_out_int[39]_i_3\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[39]\,
      I5 => \n_0_d_out_int[39]_i_4\,
      O => \n_0_d_out_int[39]_i_1\
    );
\d_out_int[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in74_in\,
      I2 => \txgen/txframer/p_0_in77_in\,
      I3 => \txgen/txframer/p_0_in80_in\,
      I4 => \txgen/txframer/p_0_in83_in\,
      I5 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[39]_i_2\
    );
\d_out_int[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF80FF80FF80"
    )
    port map (
      I0 => \txgen/txframer/p_2_in21_in\,
      I1 => \n_0_d_out_int[39]_i_5\,
      I2 => \n_0_d_out_int[23]_i_11\,
      I3 => \n_0_d_out_int[39]_i_6\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(31),
      O => \n_0_d_out_int[39]_i_3\
    );
\d_out_int[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[39]_i_7\,
      I2 => \txgen/txframer/is_start_d1\,
      I3 => \txgen/txframer/last_column_data176_out\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[39]_i_4\
    );
\d_out_int[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554155"
    )
    port map (
      I0 => \txgen/txframer/p_3_in19_in\,
      I1 => \txgen/txframer/crc_pos_d1\(0),
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_insert_d1\,
      I4 => \txgen/txframer/crc_pos_d1\(1),
      O => \n_0_d_out_int[39]_i_5\
    );
\d_out_int[39]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in74_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[39]_i_6\
    );
\d_out_int[39]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_7\,
      I1 => \txgen/txframer/p_3_in19_in\,
      I2 => \txgen/txframer/p_1_in18_in\,
      I3 => \txgen/txframer/p_2_in21_in\,
      I4 => \txgen/txframer/p_0_in\(1),
      O => \n_0_d_out_int[39]_i_7\
    );
\d_out_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[7]_i_2\,
      I3 => \txgen/txframer/p_67_in\,
      I4 => \n_0_d_out_int[7]_i_4\,
      I5 => \n_0_d_out_int[3]_i_2\,
      O => \n_0_d_out_int[3]_i_1\
    );
\d_out_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[3]\,
      I1 => \n_0_d_out_int[7]_i_6\,
      I2 => \n_0_d_out_int[7]_i_7\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[19]\,
      I4 => \n_0_d_out_int[7]_i_8\,
      I5 => \n_0_txgen/txframer/pause_value_held_reg[11]\,
      O => \n_0_d_out_int[3]_i_2\
    );
\d_out_int[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545455"
    )
    port map (
      I0 => \n_0_d_out_int[40]_i_2\,
      I1 => \txgen/txframer/p_0_in71_in\,
      I2 => \txgen/txframer/last_column_data176_out\,
      I3 => \n_0_d_out_int[2]_i_3\,
      I4 => \n_0_d_out_int[2]_i_2\,
      I5 => \n_0_d_out_int[40]_i_3\,
      O => \n_0_d_out_int[40]_i_1\
    );
\d_out_int[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEEEFFFFFFFF"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/p_3_in13_in\,
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \txgen/txframer/crc_pos_d1\(2),
      I5 => \n_0_d_out_int[40]_i_4\,
      O => \n_0_d_out_int[40]_i_2\
    );
\d_out_int[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[40]\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[40]_i_5\,
      O => \n_0_d_out_int[40]_i_3\
    );
\d_out_int[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32222E2233333F33"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[40]\,
      I1 => \txgen/txframer/p_2_in14_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \txgen/txframer/pause_tx_count_d1\(1),
      I5 => \txgen/txframer/p_1_in12_in\,
      O => \n_0_d_out_int[40]_i_4\
    );
\d_out_int[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0E0000000E00"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \n_0_d_out_int[41]_i_6\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(32),
      O => \n_0_d_out_int[40]_i_5\
    );
\d_out_int[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => \n_0_d_out_int[41]_i_2\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/preamble_reg\(33),
      I3 => \n_0_d_out_int[41]_i_3\,
      I4 => \n_0_d_out_int[41]_i_4\,
      I5 => \n_0_d_out_int[41]_i_5\,
      O => \n_0_d_out_int[41]_i_1\
    );
\d_out_int[41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[41]_i_2\
    );
\d_out_int[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \n_0_d_out_int[56]_i_3\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[41]_i_6\,
      I4 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[41]_i_3\
    );
\d_out_int[41]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
    port map (
      I0 => \txgen/txframer/p_1_in12_in\,
      I1 => \n_0_d_out_int[17]_i_7\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[41]\,
      I3 => \n_0_c_pipeline_reg[8][5]_srl10_i_3\,
      I4 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[41]_i_4\
    );
\d_out_int[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF20000"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_3\,
      I1 => \n_0_d_out_int[56]_i_4\,
      I2 => \n_0_d_out_int[33]_i_5\,
      I3 => \n_0_txgen/txframer/d_in_d2_reg[41]\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \txgen/txframer/p_0_in71_in\,
      O => \n_0_d_out_int[41]_i_5\
    );
\d_out_int[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in83_in\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in74_in\,
      I3 => \txgen/txframer/p_0_in71_in\,
      I4 => \txgen/txframer/p_0_in80_in\,
      I5 => \txgen/txframer/p_0_in77_in\,
      O => \n_0_d_out_int[41]_i_6\
    );
\d_out_int[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF54"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[42]_i_2\,
      I4 => \n_0_d_out_int[42]_i_3\,
      I5 => \n_0_d_out_int[2]_i_5\,
      O => \n_0_d_out_int[42]_i_1\
    );
\d_out_int[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22002F002F002F00"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[42]\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[17]_i_4\,
      I3 => \n_0_c_pipeline_reg[8][5]_srl10_i_3\,
      I4 => \txgen/txframer/p_1_in12_in\,
      I5 => \n_0_d_out_int[17]_i_7\,
      O => \n_0_d_out_int[42]_i_2\
    );
\d_out_int[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_d_out_int[9]_i_2\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[42]\,
      I2 => \n_0_d_out_int[42]_i_4\,
      I3 => \txgen/preamble_reg\(34),
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \n_0_d_out_int[42]_i_5\,
      O => \n_0_d_out_int[42]_i_3\
    );
\d_out_int[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/p_0_in71_in\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[42]_i_4\
    );
\d_out_int[42]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/last_column_data176_out\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[42]_i_5\
    );
\d_out_int[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FF54FF54"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[43]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[43]\,
      I5 => \n_0_d_out_int[47]_i_3\,
      O => \n_0_d_out_int[43]_i_1\
    );
\d_out_int[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
    port map (
      I0 => \n_0_d_out_int[23]_i_11\,
      I1 => \n_0_d_out_int[43]_i_3\,
      I2 => \txgen/txframer/p_2_in14_in\,
      I3 => \txgen/preamble_reg\(35),
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \n_0_d_out_int[43]_i_4\,
      O => \n_0_d_out_int[43]_i_2\
    );
\d_out_int[43]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5115"
    )
    port map (
      I0 => \txgen/txframer/p_3_in13_in\,
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[43]_i_3\
    );
\d_out_int[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in71_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[43]_i_4\
    );
\d_out_int[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[47]_i_3\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[44]\,
      I5 => \n_0_d_out_int[44]_i_2\,
      O => \n_0_d_out_int[44]_i_1\
    );
\d_out_int[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in71_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(36),
      O => \n_0_d_out_int[44]_i_2\
    );
\d_out_int[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[47]_i_3\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[45]\,
      I5 => \n_0_d_out_int[45]_i_2\,
      O => \n_0_d_out_int[45]_i_1\
    );
\d_out_int[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in71_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(37),
      O => \n_0_d_out_int[45]_i_2\
    );
\d_out_int[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[47]_i_3\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[46]\,
      I5 => \n_0_d_out_int[46]_i_2\,
      O => \n_0_d_out_int[46]_i_1\
    );
\d_out_int[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in71_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(38),
      O => \n_0_d_out_int[46]_i_2\
    );
\d_out_int[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
    port map (
      I0 => \n_0_d_out_int[47]_i_2\,
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_d_out_int[2]_i_2\,
      I3 => \n_0_d_out_int[47]_i_3\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[47]\,
      I5 => \n_0_d_out_int[47]_i_4\,
      O => \n_0_d_out_int[47]_i_1\
    );
\d_out_int[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in71_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/last_column_data176_out\,
      O => \n_0_d_out_int[47]_i_2\
    );
\d_out_int[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[47]_i_5\,
      I2 => \n_0_d_out_int[9]_i_2\,
      I3 => \txgen/txframer/last_column_data176_out\,
      I4 => \txgen/txframer/p_0_in71_in\,
      O => \n_0_d_out_int[47]_i_3\
    );
\d_out_int[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE00000EEE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/p_0_in71_in\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(39),
      O => \n_0_d_out_int[47]_i_4\
    );
\d_out_int[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_7\,
      I1 => \txgen/txframer/p_2_in14_in\,
      I2 => \txgen/txframer/p_1_in12_in\,
      I3 => \txgen/txframer/p_3_in13_in\,
      I4 => \n_0_d_out_int[47]_i_6\,
      I5 => \n_0_d_out_int[47]_i_7\,
      O => \n_0_d_out_int[47]_i_5\
    );
\d_out_int[47]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(1),
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[47]_i_6\
    );
\d_out_int[47]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \txgen/txframer/crc_insert_d1\,
      I1 => \txgen/txframer/crc_pos_d1\(1),
      I2 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[47]_i_7\
    );
\d_out_int[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40004040"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[48]_i_2\,
      I2 => \n_0_d_out_int[48]_i_3\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/is_error_comb\,
      I5 => \n_0_d_out_int[48]_i_4\,
      O => \n_0_d_out_int[48]_i_1\
    );
\d_out_int[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41055555"
    )
    port map (
      I0 => \txgen/txframer/p_3_in7_in\,
      I1 => \txgen/txframer/crc_pos_d1\(0),
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/crc_pos_d1\(1),
      I4 => \txgen/txframer/crc_insert_d1\,
      O => \n_0_d_out_int[48]_i_2\
    );
\d_out_int[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00FFFF0C00AAAA"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[48]\,
      I1 => \n_0_d_out_int[48]_i_5\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \n_0_txgen/txframer/pause_source_held_reg[0]\,
      I4 => \txgen/txframer/p_2_in8_in\,
      I5 => \n_0_d_out_int[48]_i_6\,
      O => \n_0_d_out_int[48]_i_3\
    );
\d_out_int[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[48]\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[48]_i_7\,
      O => \n_0_d_out_int[48]_i_4\
    );
\d_out_int[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(0),
      I1 => \txgen/txframer/pause_tx_count_d1\(1),
      O => \n_0_d_out_int[48]_i_5\
    );
\d_out_int[48]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in6_in\,
      O => \n_0_d_out_int[48]_i_6\
    );
\d_out_int[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA33AA30AA33AA00"
    )
    port map (
      I0 => \txgen/preamble_reg\(40),
      I1 => \txgen/txframer/is_underrun_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/txframer/last_column_data1\,
      I5 => \txgen/txframer/p_0_in69_in\,
      O => \n_0_d_out_int[48]_i_7\
    );
\d_out_int[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
    port map (
      I0 => \n_0_d_out_int[49]_i_2\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \n_0_txgen/txframer/pause_source_held_reg[1]\,
      I3 => \txgen/txframer/p_0_in69_in\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \n_0_d_out_int[49]_i_4\,
      O => \n_0_d_out_int[49]_i_1\
    );
\d_out_int[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11110100"
    )
    port map (
      I0 => \txgen/txframer/last_column_data1\,
      I1 => \n_0_d_out_int[17]_i_4\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[2]_i_3\,
      I5 => \n_0_d_out_int[49]_i_5\,
      O => \n_0_d_out_int[49]_i_2\
    );
\d_out_int[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \txgen/txframer/p_2_in8_in\,
      I1 => \n_0_d_out_int[48]_i_2\,
      I2 => \n_0_d_out_int[15]_i_7\,
      O => \n_0_d_out_int[49]_i_3\
    );
\d_out_int[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_4\,
      I1 => \n_0_d_out_int[56]_i_3\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[49]\,
      I3 => \n_0_d_out_int[2]_i_3\,
      I4 => \txgen/txframer/last_column_data1\,
      O => \n_0_d_out_int[49]_i_4\
    );
\d_out_int[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAABAAAB"
    )
    port map (
      I0 => \n_0_d_out_int[41]_i_2\,
      I1 => \n_0_d_out_int[17]_i_4\,
      I2 => \txgen/txframer/p_2_in8_in\,
      I3 => \n_0_d_out_int[49]_i_6\,
      I4 => \txgen/preamble_reg\(41),
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[49]_i_5\
    );
\d_out_int[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777777755555555"
    )
    port map (
      I0 => \n_0_d_out_int[48]_i_2\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[49]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \txgen/txframer/pause_tx_count_d1\(1),
      I5 => \txgen/txframer/p_1_in6_in\,
      O => \n_0_d_out_int[49]_i_6\
    );
\d_out_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[7]_i_2\,
      I3 => \txgen/txframer/p_67_in\,
      I4 => \n_0_d_out_int[7]_i_4\,
      I5 => \n_0_d_out_int[4]_i_2\,
      O => \n_0_d_out_int[4]_i_1\
    );
\d_out_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[4]\,
      I1 => \n_0_d_out_int[7]_i_6\,
      I2 => \n_0_d_out_int[7]_i_7\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[20]\,
      I4 => \n_0_d_out_int[7]_i_8\,
      I5 => \n_0_txgen/txframer/pause_value_held_reg[12]\,
      O => \n_0_d_out_int[4]_i_2\
    );
\d_out_int[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
    port map (
      I0 => \n_0_d_out_int[7]_i_2\,
      I1 => \n_0_d_out_int[9]_i_2\,
      I2 => \n_0_d_out_int[50]_i_2\,
      I3 => \n_0_d_out_int[55]_i_3\,
      I4 => \n_0_d_out_int[50]_i_3\,
      I5 => \n_0_d_out_int[50]_i_4\,
      O => \n_0_d_out_int[50]_i_1\
    );
\d_out_int[50]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[50]\,
      I2 => \txgen/txframer/p_2_in8_in\,
      I3 => \n_0_d_out_int[48]_i_2\,
      O => \n_0_d_out_int[50]_i_2\
    );
\d_out_int[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      O => \n_0_d_out_int[50]_i_3\
    );
\d_out_int[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00EC"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_txgen/txframer/d_in_d2_reg[50]\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[50]_i_5\,
      I5 => \n_0_d_out_int[50]_i_6\,
      O => \n_0_d_out_int[50]_i_4\
    );
\d_out_int[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
    port map (
      I0 => \n_0_d_out_int[15]_i_7\,
      I1 => \n_0_txgen/txframer/pause_source_held_reg[2]\,
      I2 => \txgen/txframer/p_2_in8_in\,
      I3 => \n_0_d_out_int[48]_i_2\,
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/preamble_reg\(42),
      O => \n_0_d_out_int[50]_i_5\
    );
\d_out_int[50]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000111"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/p_2_in8_in\,
      I2 => \n_0_d_out_int[17]_i_7\,
      I3 => \txgen/txframer/p_1_in6_in\,
      I4 => \n_0_d_out_int[50]_i_7\,
      I5 => \n_0_d_out_int[50]_i_8\,
      O => \n_0_d_out_int[50]_i_6\
    );
\d_out_int[50]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFCCECCC"
    )
    port map (
      I0 => \txgen/txframer/crc_pos_d1\(0),
      I1 => \txgen/txframer/p_3_in7_in\,
      I2 => \txgen/txframer/crc_pos_d1\(1),
      I3 => \txgen/txframer/crc_insert_d1\,
      I4 => \txgen/txframer/crc_pos_d1\(2),
      O => \n_0_d_out_int[50]_i_7\
    );
\d_out_int[50]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \txgen/txframer/p_0_in69_in\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[50]_i_8\
    );
\d_out_int[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[55]_i_3\,
      I3 => \n_0_d_out_int[51]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[51]\,
      I5 => \n_0_d_out_int[55]_i_5\,
      O => \n_0_d_out_int[51]_i_1\
    );
\d_out_int[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[3]\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \txgen/preamble_reg\(43),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[55]_i_6\,
      O => \n_0_d_out_int[51]_i_2\
    );
\d_out_int[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[55]_i_3\,
      I3 => \n_0_d_out_int[52]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[52]\,
      I5 => \n_0_d_out_int[55]_i_5\,
      O => \n_0_d_out_int[52]_i_1\
    );
\d_out_int[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[4]\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \txgen/preamble_reg\(44),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[55]_i_6\,
      O => \n_0_d_out_int[52]_i_2\
    );
\d_out_int[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[55]_i_3\,
      I3 => \n_0_d_out_int[53]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[53]\,
      I5 => \n_0_d_out_int[55]_i_5\,
      O => \n_0_d_out_int[53]_i_1\
    );
\d_out_int[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[5]\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \txgen/preamble_reg\(45),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[55]_i_6\,
      O => \n_0_d_out_int[53]_i_2\
    );
\d_out_int[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[55]_i_3\,
      I3 => \n_0_d_out_int[54]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[54]\,
      I5 => \n_0_d_out_int[55]_i_5\,
      O => \n_0_d_out_int[54]_i_1\
    );
\d_out_int[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[6]\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \txgen/preamble_reg\(46),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[55]_i_6\,
      O => \n_0_d_out_int[54]_i_2\
    );
\d_out_int[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF10FF10FF10"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[55]_i_3\,
      I3 => \n_0_d_out_int[55]_i_4\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[55]\,
      I5 => \n_0_d_out_int[55]_i_5\,
      O => \n_0_d_out_int[55]_i_1\
    );
\d_out_int[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in69_in\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[17]_i_9\,
      O => \txgen/txframer/last_column_data1\
    );
\d_out_int[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
    port map (
      I0 => \txgen/ifg_dic_frame\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[56]_i_3\,
      I5 => \n_0_d_out_int[2]_i_3\,
      O => \n_0_d_out_int[55]_i_3\
    );
\d_out_int[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[7]\,
      I1 => \n_0_d_out_int[49]_i_3\,
      I2 => \txgen/preamble_reg\(47),
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \n_0_d_out_int[55]_i_6\,
      O => \n_0_d_out_int[55]_i_4\
    );
\d_out_int[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \n_0_d_out_int[55]_i_7\,
      I2 => \txgen/txframer/p_0_in\(3),
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[55]_i_5\
    );
\d_out_int[55]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32323200"
    )
    port map (
      I0 => \txgen/txframer/p_0_in69_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/last_column_data1\,
      I4 => \txgen/txframer/p_0_in64_in\,
      O => \n_0_d_out_int[55]_i_6\
    );
\d_out_int[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404040404"
    )
    port map (
      I0 => \txgen/txframer/p_3_in7_in\,
      I1 => \txgen/txframer/p_1_in6_in\,
      I2 => \txgen/txframer/p_2_in8_in\,
      I3 => \txgen/txframer/pause_tx_count_d1\(2),
      I4 => \txgen/txframer/pause_tx_count_d1\(0),
      I5 => \txgen/txframer/pause_tx_count_d1\(1),
      O => \n_0_d_out_int[55]_i_7\
    );
\d_out_int[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEFEEEE"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_2\,
      I1 => \n_0_d_out_int[9]_i_2\,
      I2 => \n_0_d_out_int[56]_i_3\,
      I3 => \n_0_d_out_int[56]_i_4\,
      I4 => \n_0_d_out_int[56]_i_5\,
      I5 => \n_0_d_out_int[56]_i_6\,
      O => \n_0_d_out_int[56]_i_1\
    );
\d_out_int[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8888888F888F88"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/preamble_reg\(48),
      I2 => \n_0_d_out_int[56]_i_7\,
      I3 => \n_0_d_out_int[58]_i_4\,
      I4 => \n_0_d_out_int[56]_i_4\,
      I5 => \n_0_d_out_int[56]_i_3\,
      O => \n_0_d_out_int[56]_i_2\
    );
\d_out_int[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEEEEEEEEE"
    )
    port map (
      I0 => n_0_tx_success_i_5,
      I1 => \txgen/mtusize_limit_exceeded\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      I5 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_d_out_int[56]_i_3\
    );
\d_out_int[56]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      I0 => \txgen/ifg_dic_frame\,
      I1 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[56]_i_4\
    );
\d_out_int[56]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \txgen/txframer/crc_insert_d1\,
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/p_2_in\,
      I3 => \txgen/txframer/p_3_in\,
      I4 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[56]_i_5\
    );
\d_out_int[56]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBAAAAAAAA"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \n_0_txgen/txframer/d_in_d2_reg[56]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \txgen/txframer/pause_tx_count_d1\(1),
      I5 => \txgen/txframer/p_1_in4_in\,
      O => \n_0_d_out_int[56]_i_6\
    );
\d_out_int[56]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFABF"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \n_0_txgen/txframer/pause_source_held_reg[8]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(0),
      I3 => \txgen/txframer/pause_tx_count_d1\(1),
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[56]_i_7\
    );
\d_out_int[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[57]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(49),
      I5 => \n_0_d_out_int[57]_i_3\,
      O => \n_0_d_out_int[57]_i_1\
    );
\d_out_int[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/last_column_data1\,
      I3 => \txgen/txframer/is_underrun_d1\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[9]\,
      I5 => \n_0_d_out_int[63]_i_2\,
      O => \n_0_d_out_int[57]_i_2\
    );
\d_out_int[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00000000"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in4_in\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[57]\,
      I5 => \n_0_d_out_int[57]_i_4\,
      O => \n_0_d_out_int[57]_i_3\
    );
\d_out_int[57]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \txgen/txframer/crc_insert_d1\,
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/p_2_in\,
      I3 => \txgen/txframer/p_3_in\,
      I4 => \n_0_d_out_int[17]_i_4\,
      O => \n_0_d_out_int[57]_i_4\
    );
\d_out_int[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
    port map (
      I0 => \txgen/txframer/is_error_comb\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/preamble_reg\(50),
      I3 => \n_0_d_out_int[58]_i_2\,
      I4 => \n_0_d_out_int[9]_i_2\,
      I5 => \n_0_d_out_int[58]_i_3\,
      O => \n_0_d_out_int[58]_i_1\
    );
\d_out_int[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[10]\,
      I1 => \txgen/txframer/pause_tx_count_d1\(2),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \txgen/txframer/is_start_d1\,
      I5 => \n_0_d_out_int[58]_i_4\,
      O => \n_0_d_out_int[58]_i_2\
    );
\d_out_int[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00000000"
    )
    port map (
      I0 => \txgen/txframer/pause_tx_count_d1\(2),
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/p_1_in4_in\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[58]\,
      I5 => \n_0_d_out_int[56]_i_5\,
      O => \n_0_d_out_int[58]_i_3\
    );
\d_out_int[58]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
    port map (
      I0 => \txgen/txframer/p_3_in\,
      I1 => \txgen/txframer/crc_pos_d1\(2),
      I2 => \txgen/txframer/crc_insert_d1\,
      I3 => \txgen/txframer/p_2_in\,
      O => \n_0_d_out_int[58]_i_4\
    );
\d_out_int[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[63]_i_2\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[11]\,
      I4 => \n_0_d_out_int[59]_i_2\,
      O => \n_0_d_out_int[59]_i_1\
    );
\d_out_int[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFB8FFB8"
    )
    port map (
      I0 => \txgen/preamble_reg\(51),
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \n_0_d_out_int[41]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[59]\,
      I5 => \n_0_d_out_int[63]_i_4\,
      O => \n_0_d_out_int[59]_i_2\
    );
\d_out_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[7]_i_2\,
      I3 => \txgen/txframer/p_67_in\,
      I4 => \n_0_d_out_int[7]_i_4\,
      I5 => \n_0_d_out_int[5]_i_2\,
      O => \n_0_d_out_int[5]_i_1\
    );
\d_out_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[5]\,
      I1 => \n_0_d_out_int[7]_i_6\,
      I2 => \n_0_d_out_int[7]_i_7\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[21]\,
      I4 => \n_0_d_out_int[7]_i_8\,
      I5 => \n_0_txgen/txframer/pause_value_held_reg[13]\,
      O => \n_0_d_out_int[5]_i_2\
    );
\d_out_int[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[63]_i_2\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[12]\,
      I4 => \n_0_d_out_int[60]_i_2\,
      O => \n_0_d_out_int[60]_i_1\
    );
\d_out_int[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFB8FFB8"
    )
    port map (
      I0 => \txgen/preamble_reg\(52),
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \n_0_d_out_int[41]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[60]\,
      I5 => \n_0_d_out_int[63]_i_4\,
      O => \n_0_d_out_int[60]_i_2\
    );
\d_out_int[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[63]_i_2\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[13]\,
      I4 => \n_0_d_out_int[61]_i_2\,
      O => \n_0_d_out_int[61]_i_1\
    );
\d_out_int[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFB8FFB8"
    )
    port map (
      I0 => \txgen/preamble_reg\(53),
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \n_0_d_out_int[41]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[61]\,
      I5 => \n_0_d_out_int[63]_i_4\,
      O => \n_0_d_out_int[61]_i_2\
    );
\d_out_int[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[63]_i_2\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[14]\,
      I4 => \n_0_d_out_int[62]_i_2\,
      O => \n_0_d_out_int[62]_i_1\
    );
\d_out_int[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFB8FFB8"
    )
    port map (
      I0 => \txgen/preamble_reg\(54),
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \n_0_d_out_int[41]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[62]\,
      I5 => \n_0_d_out_int[63]_i_4\,
      O => \n_0_d_out_int[62]_i_2\
    );
\d_out_int[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => \n_0_d_out_int[17]_i_4\,
      I1 => \txgen/txframer/is_error_comb\,
      I2 => \n_0_d_out_int[63]_i_2\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[15]\,
      I4 => \n_0_d_out_int[63]_i_3\,
      O => \n_0_d_out_int[63]_i_1\
    );
\d_out_int[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
    port map (
      I0 => \txgen/txframer/p_2_in\,
      I1 => \txgen/txframer/crc_insert_d1\,
      I2 => \txgen/txframer/crc_pos_d1\(2),
      I3 => \txgen/txframer/p_3_in\,
      I4 => \n_0_d_out_int[15]_i_7\,
      O => \n_0_d_out_int[63]_i_2\
    );
\d_out_int[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8FFB8FFB8"
    )
    port map (
      I0 => \txgen/preamble_reg\(55),
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \txgen/txframer/p_0_in64_in\,
      I3 => \n_0_d_out_int[41]_i_2\,
      I4 => \n_0_txgen/txframer/d_in_d2_reg[63]\,
      I5 => \n_0_d_out_int[63]_i_4\,
      O => \n_0_d_out_int[63]_i_3\
    );
\d_out_int[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
    port map (
      I0 => \n_0_d_out_int[57]_i_4\,
      I1 => \txgen/txframer/p_1_in4_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/pause_tx_count_d1\(0),
      I4 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[63]_i_4\
    );
\d_out_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[7]_i_2\,
      I3 => \txgen/txframer/p_67_in\,
      I4 => \n_0_d_out_int[7]_i_4\,
      I5 => \n_0_d_out_int[6]_i_2\,
      O => \n_0_d_out_int[6]_i_1\
    );
\d_out_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[6]\,
      I1 => \n_0_d_out_int[7]_i_6\,
      I2 => \n_0_d_out_int[7]_i_7\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[22]\,
      I4 => \n_0_d_out_int[7]_i_8\,
      I5 => \n_0_txgen/txframer/pause_value_held_reg[14]\,
      O => \n_0_d_out_int[6]_i_2\
    );
\d_out_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/txframer/is_start_d1\,
      I2 => \n_0_d_out_int[7]_i_2\,
      I3 => \txgen/txframer/p_67_in\,
      I4 => \n_0_d_out_int[7]_i_4\,
      I5 => \n_0_d_out_int[7]_i_5\,
      O => \n_0_d_out_int[7]_i_1\
    );
\d_out_int[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/pause_tx_count_d1\(2),
      I2 => \n_0_d_out_int[1]_i_8\,
      I3 => \n_0_d_out_int[17]_i_9\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \n_0_d_out_int[2]_i_9\,
      O => \n_0_d_out_int[7]_i_10\
    );
\d_out_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFFFF4F4FFF4"
    )
    port map (
      I0 => \n_0_d_out_int[56]_i_4\,
      I1 => \n_0_d_out_int[56]_i_3\,
      I2 => \txgen/txframer/is_underrun_d1\,
      I3 => \txgen/txframer/error_reg\,
      I4 => \txgen/ifg_dic_frame\,
      I5 => \txgen/txframer/is_error_d1\,
      O => \n_0_d_out_int[7]_i_2\
    );
\d_out_int[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      O => \txgen/txframer/p_67_in\
    );
\d_out_int[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0EFE0"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I3 => \n_0_d_out_int[2]_i_3\,
      I4 => \n_0_d_out_int[56]_i_4\,
      I5 => \n_0_d_out_int[56]_i_3\,
      O => \n_0_d_out_int[7]_i_4\
    );
\d_out_int[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_txgen/txframer/d_in_d2_reg[7]\,
      I1 => \n_0_d_out_int[7]_i_6\,
      I2 => \n_0_d_out_int[7]_i_7\,
      I3 => \n_0_txgen/txframer/pause_source_held_reg[23]\,
      I4 => \n_0_d_out_int[7]_i_8\,
      I5 => \n_0_txgen/txframer/pause_value_held_reg[15]\,
      O => \n_0_d_out_int[7]_i_5\
    );
\d_out_int[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[7]_i_9\,
      I3 => \txgen/txframer/d_out_int2\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_d_out_int[7]_i_6\
    );
\d_out_int[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_d_out_int[7]_i_10\,
      I1 => \txgen/txframer/pause_tx_count_d1\(0),
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      O => \n_0_d_out_int[7]_i_7\
    );
\d_out_int[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_d_out_int[7]_i_10\,
      I1 => \txgen/txframer/pause_tx_count_d1\(1),
      I2 => \txgen/txframer/pause_tx_count_d1\(0),
      O => \n_0_d_out_int[7]_i_8\
    );
\d_out_int[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020202020202"
    )
    port map (
      I0 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I1 => \n_0_txgen/txframer/is_pad_d1_reg[0]\,
      I2 => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      I3 => \txgen/txframer/pause_tx_count_d1\(2),
      I4 => \txgen/txframer/pause_tx_count_d1\(0),
      I5 => \txgen/txframer/pause_tx_count_d1\(1),
      O => \n_0_d_out_int[7]_i_9\
    );
\d_out_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00FD"
    )
    port map (
      I0 => \txgen/txframer/is_error_comb\,
      I1 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I2 => \txgen/txframer/p_0_in83_in\,
      I3 => \n_0_d_out_int[8]_i_2\,
      I4 => \n_0_d_out_int[8]_i_3\,
      O => \n_0_d_out_int[8]_i_1\
    );
\d_out_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAABFAA"
    )
    port map (
      I0 => \n_0_d_out_int[10]_i_4\,
      I1 => \n_0_txgen/txframer/pause_value_held_reg[0]\,
      I2 => \txgen/txframer/pause_tx_count_d1\(0),
      I3 => \txgen/txframer/p_2_in39_in\,
      I4 => \n_0_txgen/txframer/pause_source_held_reg[24]\,
      I5 => \n_0_d_out_int[8]_i_4\,
      O => \n_0_d_out_int[8]_i_2\
    );
\d_out_int[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \n_0_d_out_int[8]_i_5\,
      I1 => \txgen/txframer/p_1_in\(0),
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \n_0_d_out_int[56]_i_3\,
      I4 => \n_0_d_out_int[8]_i_6\,
      O => \n_0_d_out_int[8]_i_3\
    );
\d_out_int[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
    port map (
      I0 => \txgen/txframer/p_1_in\(0),
      I1 => \txgen/txframer/p_1_in37_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(1),
      I3 => \txgen/txframer/pause_tx_count_d1\(2),
      I4 => \txgen/txframer/pause_tx_count_d1\(0),
      I5 => \txgen/txframer/p_2_in39_in\,
      O => \n_0_d_out_int[8]_i_4\
    );
\d_out_int[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_d_out_int[2]_i_3\,
      I3 => \txgen/txframer/is_underrun_d1\,
      I4 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[8]_i_5\
    );
\d_out_int[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F88888"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/preamble_reg\(0),
      I2 => \n_0_d_out_int[9]_i_2\,
      I3 => \txgen/txframer/is_underrun_d1\,
      I4 => \txgen/txframer/p_0_in83_in\,
      I5 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      O => \n_0_d_out_int[8]_i_6\
    );
\d_out_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
    port map (
      I0 => \txgen/txframer/p_0_in83_in\,
      I1 => \n_0_d_out_int[9]_i_2\,
      I2 => \n_0_d_out_int[9]_i_3\,
      I3 => \n_0_d_out_int[9]_i_4\,
      I4 => \n_0_d_out_int[9]_i_5\,
      O => \n_0_d_out_int[9]_i_1\
    );
\d_out_int[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \txgen/txframer/last_column_data1\,
      I1 => \txgen/txframer/p_0_in64_in\,
      I2 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[9]_i_2\
    );
\d_out_int[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
    port map (
      I0 => \txgen/txframer/p_1_in\(1),
      I1 => \n_0_d_out_int[2]_i_3\,
      I2 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I3 => \n_0_d_out_int[56]_i_4\,
      I4 => \n_0_d_out_int[56]_i_3\,
      O => \n_0_d_out_int[9]_i_3\
    );
\d_out_int[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_value_held_reg[1]\,
      I1 => \n_0_d_out_int[9]_i_6\,
      I2 => \n_0_d_out_int[41]_i_2\,
      I3 => \txgen/txframer/is_start_d1\,
      I4 => \txgen/preamble_reg\(1),
      I5 => \n_0_d_out_int[9]_i_7\,
      O => \n_0_d_out_int[9]_i_4\
    );
\d_out_int[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
    port map (
      I0 => \n_0_d_out_int[2]_i_3\,
      I1 => \n_0_d_out_int[56]_i_3\,
      I2 => \n_0_d_out_int[56]_i_4\,
      I3 => \txgen/txframer/p_0_in83_in\,
      I4 => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      I5 => \txgen/txframer/is_start_d1\,
      O => \n_0_d_out_int[9]_i_5\
    );
\d_out_int[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_d_out_int[9]_i_8\,
      I1 => \n_0_d_out_int[17]_i_9\,
      I2 => \n_0_d_out_int[1]_i_8\,
      I3 => \txgen/txframer/pause_tx_count_d1\(1),
      I4 => \txgen/txframer/pause_tx_count_d1\(0),
      I5 => \n_0_d_out_int[15]_i_6\,
      O => \n_0_d_out_int[9]_i_6\
    );
\d_out_int[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F8F8F88"
    )
    port map (
      I0 => \n_0_txgen/txframer/pause_source_held_reg[25]\,
      I1 => \n_0_d_out_int[15]_i_11\,
      I2 => \n_0_d_out_int[15]_i_9\,
      I3 => \txgen/txframer/p_1_in\(1),
      I4 => \n_0_d_out_int[15]_i_10\,
      I5 => \txgen/txframer/p_2_in39_in\,
      O => \n_0_d_out_int[9]_i_7\
    );
\d_out_int[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/txframer/is_start_d1\,
      I1 => \txgen/txframer/p_0_in64_in\,
      I2 => \txgen/txframer/pause_tx_count_d1\(2),
      O => \n_0_d_out_int[9]_i_8\
    );
\data_avail_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(0),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(0)
    );
\data_avail_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(1),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(1)
    );
\data_avail_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(2),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(2)
    );
\data_avail_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(3),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(3)
    );
\data_avail_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(4),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(4)
    );
\data_avail_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(5),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(5)
    );
\data_avail_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6]\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(6),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(6)
    );
\data_avail_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/p_0_in8_in\,
      I1 => \n_0_data_avail_reg[7]_i_2\,
      I2 => tx_axis_tkeep(7),
      I3 => \n_0_data_avail_reg[7]_i_3\,
      O => \txgen/data_avail\(7)
    );
\data_avail_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => n_0_axi_eof_reg_i_2,
      I2 => tx_axis_tvalid,
      I3 => \n_0_if_byte_counter[4]_i_2\,
      O => \n_0_data_avail_reg[7]_i_2\
    );
\data_avail_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004404440444044"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I1 => tx_axis_tvalid,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I5 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      O => \n_0_data_avail_reg[7]_i_3\
    );
\data_bytes_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \rxgen/length_type\(2),
      I1 => \rxgen/length_type\(1),
      I2 => \rxgen/length_type\(0),
      O => \n_0_data_bytes_ctrl[0]_i_1\
    );
\data_bytes_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/length_type\(2),
      I1 => \rxgen/length_type\(1),
      O => \n_0_data_bytes_ctrl[1]_i_1\
    );
\data_bytes_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CB"
    )
    port map (
      I0 => \rxgen/length_type\(0),
      I1 => \rxgen/length_type\(2),
      I2 => \rxgen/length_type\(1),
      O => \n_0_data_bytes_ctrl[2]_i_1\
    );
\data_bytes_ctrl[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \rxgen/length_type\(2),
      I1 => \rxgen/length_type\(1),
      O => \n_0_data_bytes_ctrl[3]_i_1\
    );
\data_bytes_ctrl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
    port map (
      I0 => \rxgen/length_type\(0),
      I1 => \rxgen/length_type\(2),
      I2 => \rxgen/length_type\(1),
      O => \n_0_data_bytes_ctrl[4]_i_1\
    );
\data_bytes_ctrl[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/length_type\(2),
      I1 => \rxgen/length_type\(1),
      O => \n_0_data_bytes_ctrl[5]_i_1\
    );
\data_bytes_ctrl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \rxgen/length_type\(1),
      I1 => \rxgen/length_type\(0),
      I2 => \rxgen/length_type\(2),
      O => \n_0_data_bytes_ctrl[6]_i_1\
    );
\data_bytes_valid[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[0]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[0]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(0)
    );
\data_bytes_valid[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[1]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[1]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(1)
    );
\data_bytes_valid[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[2]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[2]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(2)
    );
\data_bytes_valid[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[3]\,
      I3 => \rxgen/decode/p_7_in\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(3)
    );
\data_bytes_valid[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[4]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[4]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(4)
    );
\data_bytes_valid[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[5]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[5]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(5)
    );
\data_bytes_valid[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAEAEA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/p_1_in\,
      I2 => \n_0_rxgen/decode/data_bytes_valid_reg[6]\,
      I3 => \n_0_rxgen/decode/data_bytes_ctrl_reg[6]\,
      I4 => \rxgen/decode/less_than_2bytes\,
      I5 => \rxgen/data_length_match\,
      O => \rxgen/decode/p_14_out\(6)
    );
\data_bytes_valid[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \rxgen/address_decoding/frame_start_reg2\,
      I1 => \rxgen/decode/less_than_2bytes\,
      I2 => \rxgen/data_length_match\,
      I3 => \rxgen/decode/p_1_in\,
      O => \rxgen/decode/p_14_out\(7)
    );
\data_valid[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/rx_lt_disable_held\,
      I1 => \rxgen/padded_frame\,
      O => \n_0_data_valid[7]_i_2\
    );
\data_valid[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rxgen/decode/preserve_preamble_reg3\,
      I1 => \rxgen/address_decoding/frame_start_reg2\,
      O => \rxgen/decode/data_valid0\
    );
\decode/data_valid[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[0]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \n_0_rxgen/decode/crc_bytes_valid_reg[0]\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[0]_i_1\
    );
\decode/data_valid[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[1]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_5_in35_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_1_in11_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[1]_i_1\
    );
\decode/data_valid[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[2]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_6_in38_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_2_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[2]_i_1\
    );
\decode/data_valid[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[3]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_7_in41_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_3_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[3]_i_1\
    );
\decode/data_valid[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[4]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_8_in55_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_4_in18_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[4]_i_1\
    );
\decode/data_valid[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[5]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_10_in57_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_5_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[5]_i_1\
    );
\decode/data_valid[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \n_0_rxgen/decode/data_bytes_valid_reg[6]\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \n_0_rxgen/decode/crc_bytes_valid_reg[6]\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_6_in23_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[6]_i_1\
    );
\decode/data_valid[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
    port map (
      I0 => \rxgen/decode/p_1_in\,
      I1 => \n_0_data_valid[7]_i_2\,
      I2 => \rxgen/decode/p_2_in34_in\,
      I3 => \n_0_rxgen/inband_fcs_en_held_reg\,
      I4 => \rxgen/decode/p_0_in10_in\,
      I5 => \rxgen/decode/data_valid0\,
      O => \n_0_decode/data_valid[7]_i_1\
    );
\decode/exceed_18bytes_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
    port map (
      I0 => \rxgen/exceed_18bytes\,
      I1 => \rxgen/rxc_sync\(0),
      I2 => \rxgen/rxc_sync\(1),
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      I4 => \rxgen/frame_start\,
      I5 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_decode/exceed_18bytes_i_1\
    );
\decode/exceed_length_type_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => \rxgen/exceed_length_type\,
      I1 => \n_0_dest_add[0]_i_2\,
      I2 => \rxgen/decode/start_flag_reg1\,
      I3 => \rxgen/frame_start\,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_decode/exceed_length_type_i_1\
    );
\decode/exceed_min_length_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \rxgen/exceed_min_length\,
      I1 => \rxgen/frame_counter\(6),
      I2 => \rxgen/frame_start\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_decode/exceed_min_length_i_1\
    );
\decode/number_of_bytes[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \rxgen/decode/p_0_in10_in\,
      I1 => \rxgen/address_decoding/end_of_frame_reg\,
      I2 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_decode/number_of_bytes[3]_i_1\
    );
\decode/stats_length[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_rxgen/decode/terminate_control_reg[0]\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/stop_wrap_around\,
      O => \n_0_decode/stats_length[0]_i_1\
    );
\decode/stats_length[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_rxgen/decode/terminate_control_reg[1]\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/stop_wrap_around\,
      O => \n_0_decode/stats_length[1]_i_1\
    );
\decode/stats_length[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_rxgen/decode/terminate_control_reg[2]\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/stop_wrap_around\,
      O => \n_0_decode/stats_length[2]_i_1\
    );
\decode/stop_wrap_around_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \rxgen/stop_wrap_around\,
      I1 => \rxgen/frame_counter\(15),
      I2 => \rxgen/frame_start\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_decode/stop_wrap_around_i_1\
    );
\decode/terminate_control[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \n_0_terminate_control[1]_i_5\,
      I1 => \n_0_terminate_control[1]_i_3\,
      I2 => \n_0_terminate_control[1]_i_4\,
      I3 => \n_0_terminate_control[1]_i_6\,
      I4 => \n_0_terminate_control[1]_i_2\,
      O => \n_0_decode/terminate_control[2]_i_1\
    );
deferring_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001055550010"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => n_0_deferring_q_i_2,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/state_in_frame\,
      I5 => n_0_deferring_q_i_3,
      O => n_0_deferring_q_i_1
    );
deferring_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      I2 => \txgen/tx_controller_inst/start_align_current\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip_save\,
      I4 => \n_0_count[7]_i_10\,
      I5 => n_0_deferring_q_i_4,
      O => n_0_deferring_q_i_2
    );
deferring_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8808"
    )
    port map (
      I0 => \n_4_count_reg[7]_i_4\,
      I1 => \n_0_FSM_onehot_state[15]_i_20\,
      I2 => \n_4_count_reg[0]_i_2\,
      I3 => n_0_deferring_q_i_5,
      I4 => \n_0_state[2]_i_4\,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      O => n_0_deferring_q_i_3
    );
deferring_q_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\,
      O => n_0_deferring_q_i_4
    );
deferring_q_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \txgen/tx_controller_inst/start_align_current\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      O => n_0_deferring_q_i_5
    );
\dest_add[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/rxd_sync\(0),
      I1 => \n_0_dest_add[0]_i_2\,
      O => \rxgen/decode/p_1_out\(0)
    );
\dest_add[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync\(5),
      I1 => \rxgen/rxc_sync\(4),
      I2 => \rxgen/rxc_sync\(2),
      I3 => \rxgen/rxc_sync\(3),
      I4 => \rxgen/rxc_sync\(0),
      I5 => \rxgen/rxc_sync\(1),
      O => \n_0_dest_add[0]_i_2\
    );
\detect_link_fail/seq_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFFB800"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0]\,
      I1 => \n_0_seq_cnt[2]_i_3\,
      I2 => \rsgen/in\(0),
      I3 => \n_0_seq_cnt[2]_i_4\,
      I4 => \rsgen/detect_link_fail/seq_cnt_reg\(0),
      O => \n_0_detect_link_fail/seq_cnt[0]_i_1\
    );
\detect_link_fail/seq_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFFB88B0000"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1]\,
      I1 => \n_0_seq_cnt[2]_i_3\,
      I2 => \n_0_seq_cnt[2]_i_2\,
      I3 => \rsgen/in\(1),
      I4 => \n_0_seq_cnt[2]_i_4\,
      I5 => \rsgen/detect_link_fail/seq_cnt_reg\(1),
      O => \n_0_detect_link_fail/seq_cnt[1]_i_1\
    );
\detect_link_fail/seq_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002BFFFF00D40000"
    )
    port map (
      I0 => \n_0_seq_cnt[2]_i_2\,
      I1 => \rsgen/in\(1),
      I2 => \rsgen/detect_link_fail/seq_cnt_reg\(1),
      I3 => \n_0_seq_cnt[2]_i_3\,
      I4 => \n_0_seq_cnt[2]_i_4\,
      I5 => \rsgen/detect_link_fail/seq_cnt_reg\(2),
      O => \n_0_detect_link_fail/seq_cnt[2]_i_1\
    );
\detect_link_fail/seq_type_lower[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/rxd_reg_reg[24]\,
      I1 => \n_0_rsgen/detect_link_fail/stage2_reg\,
      I2 => \n_0_rsgen/detect_link_fail/stage1_reg\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_detect_link_fail/seq_type_lower[0]_i_1\
    );
\detect_link_fail/seq_type_lower[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/rxd_reg_reg[25]\,
      I1 => \n_0_rsgen/detect_link_fail/stage2_reg\,
      I2 => \n_0_rsgen/detect_link_fail/stage1_reg\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_detect_link_fail/seq_type_lower[1]_i_1\
    );
\detect_link_fail/seq_type_upper[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/rxd_reg_reg[56]\,
      I1 => \rsgen/detect_link_fail/stage2\,
      I2 => \rsgen/detect_link_fail/stage1\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_detect_link_fail/seq_type_upper[0]_i_1\
    );
\detect_link_fail/seq_type_upper[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/rxd_reg_reg[57]\,
      I1 => \rsgen/detect_link_fail/stage2\,
      I2 => \rsgen/detect_link_fail/stage1\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_detect_link_fail/seq_type_upper[1]_i_1\
    );
\detect_link_fail/sm_active_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      I1 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      I2 => \rsgen/detect_link_fail/sm_active\,
      I3 => n_0_sm_active_i_2,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_detect_link_fail/sm_active_i_1\
    );
enable_shift8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4454"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay\(7),
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80\
    );
end_of_padding_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \rxgen/frame_counter\(15),
      I1 => \rxgen/frame_counter\(5),
      I2 => n_0_end_of_padding_i_2,
      I3 => n_0_end_of_padding_i_3,
      O => \rxgen/decode/end_of_padding\
    );
end_of_padding_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/frame_counter\(11),
      I1 => \rxgen/frame_counter\(9),
      I2 => \rxgen/frame_counter\(12),
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I4 => \rxgen/frame_counter\(14),
      I5 => \rxgen/frame_counter\(13),
      O => n_0_end_of_padding_i_2
    );
end_of_padding_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \rxgen/frame_counter\(3),
      I1 => \rxgen/frame_counter\(4),
      I2 => \rxgen/frame_counter\(8),
      I3 => \rxgen/frame_counter\(10),
      I4 => \rxgen/frame_counter\(7),
      I5 => \rxgen/frame_counter\(6),
      O => n_0_end_of_padding_i_3
    );
eof_during_pad_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066666066"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I2 => \txgen/tx_controller_inst/data_avail_muxed\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0\
    );
eof_min_length_inband_frame_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0\
    );
eof_underrun_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060606000606060"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I2 => \txgen/underrun\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      O => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun0\
    );
\error_code_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(2),
      I1 => \rxgen/rxd_sync\(3),
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(0),
      I4 => \n_0_error_code_reg[0]_i_2\,
      I5 => \n_0_error_code_reg[0]_i_3\,
      O => \rxgen/decode/p_16_out\(0)
    );
\error_code_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(4),
      I1 => \rxgen/rxd_sync\(5),
      O => \n_0_error_code_reg[0]_i_2\
    );
\error_code_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(7),
      I1 => \rxgen/rxd_sync\(1),
      I2 => \rxgen/decode/frame\,
      I3 => \rxgen/rxd_sync\(6),
      I4 => \rxgen/rxd_sync\(0),
      O => \n_0_error_code_reg[0]_i_3\
    );
\error_code_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(10),
      I1 => \rxgen/rxd_sync\(11),
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(1),
      I4 => \n_0_error_code_reg[1]_i_2\,
      I5 => \n_0_error_code_reg[1]_i_3\,
      O => \rxgen/decode/p_16_out\(1)
    );
\error_code_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(12),
      I1 => \rxgen/rxd_sync\(13),
      O => \n_0_error_code_reg[1]_i_2\
    );
\error_code_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(14),
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/rxd_sync\(8),
      I3 => \rxgen/rxd_sync\(15),
      I4 => \rxgen/rxd_sync\(9),
      O => \n_0_error_code_reg[1]_i_3\
    );
\error_code_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(18),
      I1 => \rxgen/rxd_sync\(19),
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(2),
      I4 => \n_0_error_code_reg[2]_i_2\,
      I5 => \n_0_error_code_reg[2]_i_3\,
      O => \rxgen/decode/p_16_out\(2)
    );
\error_code_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(20),
      I1 => \rxgen/rxd_sync\(21),
      O => \n_0_error_code_reg[2]_i_2\
    );
\error_code_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(22),
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/rxd_sync\(16),
      I3 => \rxgen/rxd_sync\(23),
      I4 => \rxgen/rxd_sync\(17),
      O => \n_0_error_code_reg[2]_i_3\
    );
\error_code_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(26),
      I1 => \rxgen/rxd_sync\(27),
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(3),
      I4 => \n_0_error_code_reg[3]_i_2\,
      I5 => \n_0_error_code_reg[3]_i_3\,
      O => \rxgen/decode/p_16_out\(3)
    );
\error_code_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(28),
      I1 => \rxgen/rxd_sync\(29),
      O => \n_0_error_code_reg[3]_i_2\
    );
\error_code_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(30),
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/rxd_sync\(24),
      I3 => \rxgen/rxd_sync\(31),
      I4 => \rxgen/rxd_sync\(25),
      O => \n_0_error_code_reg[3]_i_3\
    );
\error_code_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/rxc_sync\(4),
      I2 => \rxgen/rxd_sync\(36),
      I3 => \rxgen/rxd_sync\(37),
      I4 => \n_0_error_code_reg[4]_i_2\,
      I5 => \n_0_error_code_reg[4]_i_3\,
      O => \rxgen/decode/p_16_out\(4)
    );
\error_code_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(34),
      I1 => \rxgen/rxd_sync\(35),
      O => \n_0_error_code_reg[4]_i_2\
    );
\error_code_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \rxgen/decode/frame\,
      I1 => \rxgen/rxd_sync\(38),
      I2 => \rxgen/rxd_sync\(39),
      I3 => \rxgen/rxd_sync\(33),
      I4 => \rxgen/rxd_sync\(32),
      O => \n_0_error_code_reg[4]_i_3\
    );
\error_code_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/rxc_sync\(5),
      I2 => \rxgen/rxd_sync\(44),
      I3 => \rxgen/rxd_sync\(45),
      I4 => \n_0_error_code_reg[5]_i_2\,
      I5 => \n_0_error_code_reg[5]_i_3\,
      O => \rxgen/decode/p_16_out\(5)
    );
\error_code_reg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(42),
      I1 => \rxgen/rxd_sync\(43),
      O => \n_0_error_code_reg[5]_i_2\
    );
\error_code_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \rxgen/decode/frame\,
      I1 => \rxgen/rxd_sync\(46),
      I2 => \rxgen/rxd_sync\(47),
      I3 => \rxgen/rxd_sync\(41),
      I4 => \rxgen/rxd_sync\(40),
      O => \n_0_error_code_reg[5]_i_3\
    );
\error_code_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(52),
      I1 => \rxgen/rxd_sync\(53),
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(6),
      I4 => \n_0_error_code_reg[6]_i_2\,
      I5 => \n_0_error_code_reg[6]_i_3\,
      O => \rxgen/decode/p_16_out\(6)
    );
\error_code_reg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(50),
      I1 => \rxgen/rxd_sync\(51),
      O => \n_0_error_code_reg[6]_i_2\
    );
\error_code_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(54),
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/rxd_sync\(55),
      I3 => \rxgen/rxd_sync\(49),
      I4 => \rxgen/rxd_sync\(48),
      O => \n_0_error_code_reg[6]_i_3\
    );
\error_code_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_error_code_reg[7]_i_2\,
      I1 => \rxgen/rxd_sync\(57),
      I2 => \rxgen/rxd_sync\(63),
      I3 => \rxgen/rxd_sync\(62),
      I4 => \rxgen/rxd_sync\(56),
      I5 => \n_0_error_code_reg[7]_i_3\,
      O => \rxgen/decode/p_16_out\(7)
    );
\error_code_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(60),
      I1 => \rxgen/rxd_sync\(58),
      I2 => \rxgen/rxd_sync\(61),
      I3 => \rxgen/rxd_sync\(59),
      O => \n_0_error_code_reg[7]_i_2\
    );
\error_code_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \rxgen/decode/frame\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/rxc_sync\(7),
      O => \n_0_error_code_reg[7]_i_3\
    );
error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F4FFFE"
    )
    port map (
      I0 => \txgen/ifg_dic_frame\,
      I1 => \txgen/txframer/is_error_d1\,
      I2 => \txgen/txframer/error_reg\,
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      I4 => n_0_is_error_d1_i_2,
      I5 => n_0_error_reg_i_2,
      O => n_0_error_reg_i_1
    );
\error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000074744474"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/start_int_d1\,
      I1 => \n_0_error_reg_i_2__0\,
      I2 => \txgen/tx_controller_inst/state_inst/error_reg\,
      I3 => \n_0_tx_statistics_vector[24]_INST_0_i_5\,
      I4 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I5 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      O => \n_0_error_reg_i_1__0\
    );
error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
    port map (
      I0 => \txgen/txframer/p_0_in64_in\,
      I1 => \txgen/txframer/last_column_data1\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => n_0_error_reg_i_3,
      I4 => \txgen/txframer/p_1_in37_in\,
      I5 => \txgen/txframer/p_1_in6_in\,
      O => n_0_error_reg_i_2
    );
\error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEEEEEEEEE"
    )
    port map (
      I0 => n_0_tx_success_i_5,
      I1 => \txgen/mtusize_limit_exceeded\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      I5 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_error_reg_i_2__0\
    );
error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \txgen/txframer/p_1_in4_in\,
      I1 => \txgen/txframer/p_1_in25_in\,
      I2 => \txgen/txframer/p_1_in18_in\,
      I3 => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      I4 => \txgen/txframer/p_1_in31_in\,
      I5 => \txgen/txframer/p_1_in12_in\,
      O => n_0_error_reg_i_3
    );
exceed_normal_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D5"
    )
    port map (
      I0 => \n_0_rxgen/mtu_en_held_reg\,
      I1 => \rxgen/error_detection/osize_violate\,
      I2 => n_0_exceed_normal_frame_i_3,
      I3 => \n_0_rxgen/jumbo_frames_held_reg\,
      I4 => \n_0_rxgen/start_code_found_reg_reg\,
      I5 => n_0_exceed_normal_frame_i_4,
      O => n_0_exceed_normal_frame_i_1
    );
exceed_normal_frame_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[14]\,
      I1 => \rxgen/frame_counter\(14),
      O => n_0_exceed_normal_frame_i_10
    );
exceed_normal_frame_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[13]\,
      I1 => \rxgen/frame_counter\(13),
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[12]\,
      I3 => \rxgen/frame_counter\(12),
      O => n_0_exceed_normal_frame_i_11
    );
exceed_normal_frame_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[11]\,
      I1 => \rxgen/frame_counter\(11),
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[10]\,
      I3 => \rxgen/frame_counter\(10),
      O => n_0_exceed_normal_frame_i_12
    );
exceed_normal_frame_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[9]\,
      I1 => \rxgen/frame_counter\(9),
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[8]\,
      I3 => \rxgen/frame_counter\(8),
      O => n_0_exceed_normal_frame_i_13
    );
exceed_normal_frame_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/error_detection/rxc_sync_reg2\(3),
      I1 => \rxgen/error_detection/rxc_sync_reg2\(4),
      I2 => \rxgen/error_detection/rxc_sync_reg2\(5),
      I3 => \rxgen/error_detection/rxc_sync_reg2\(1),
      I4 => \rxgen/error_detection/rxc_sync_reg2\(7),
      I5 => \rxgen/error_detection/rxc_sync_reg2\(0),
      O => n_0_exceed_normal_frame_i_14
    );
exceed_normal_frame_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
    port map (
      I0 => \rxgen/frame_counter\(10),
      I1 => \rxgen/frame_counter\(7),
      I2 => \rxgen/frame_counter\(4),
      I3 => \^rx_statistics_vector\(22),
      I4 => \rxgen/rxc_sync_reg1\(6),
      I5 => \rxgen/frame_counter\(3),
      O => n_0_exceed_normal_frame_i_15
    );
exceed_normal_frame_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \rxgen/frame_counter\(7),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[7]\,
      I2 => \rxgen/frame_counter\(6),
      I3 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[6]\,
      O => n_0_exceed_normal_frame_i_16
    );
exceed_normal_frame_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \rxgen/frame_counter\(5),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[5]\,
      I2 => \rxgen/frame_counter\(4),
      I3 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[4]\,
      O => n_0_exceed_normal_frame_i_17
    );
exceed_normal_frame_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00000010"
    )
    port map (
      I0 => n_0_exceed_normal_frame_i_24,
      I1 => \rxgen/rxc_sync_reg1\(0),
      I2 => \rxgen/rxc_sync_reg1\(7),
      I3 => \rxgen/rxc_sync_reg1\(1),
      I4 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[3]\,
      I5 => \rxgen/frame_counter\(3),
      O => n_0_exceed_normal_frame_i_18
    );
exceed_normal_frame_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004005D550400"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[1]\,
      I1 => n_0_exceed_normal_frame_i_25,
      I2 => n_0_exceed_normal_frame_i_26,
      I3 => n_0_exceed_normal_frame_i_27,
      I4 => n_0_exceed_normal_frame_i_28,
      I5 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[0]\,
      O => n_0_exceed_normal_frame_i_19
    );
exceed_normal_frame_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[7]\,
      I1 => \rxgen/frame_counter\(7),
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[6]\,
      I3 => \rxgen/frame_counter\(6),
      O => n_0_exceed_normal_frame_i_20
    );
exceed_normal_frame_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[5]\,
      I1 => \rxgen/frame_counter\(5),
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[4]\,
      I3 => \rxgen/frame_counter\(4),
      O => n_0_exceed_normal_frame_i_21
    );
exceed_normal_frame_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009099999909"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[3]\,
      I1 => \rxgen/frame_counter\(3),
      I2 => n_0_exceed_normal_frame_i_29,
      I3 => n_0_exceed_normal_frame_i_26,
      I4 => n_0_exceed_normal_frame_i_30,
      I5 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[2]\,
      O => n_0_exceed_normal_frame_i_22
    );
exceed_normal_frame_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => n_0_exceed_normal_frame_i_31,
      I1 => n_0_exceed_normal_frame_i_28,
      I2 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[0]\,
      O => n_0_exceed_normal_frame_i_23
    );
exceed_normal_frame_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFEFFFE"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[2]\,
      I1 => \rxgen/rxc_sync_reg1\(2),
      I2 => \rxgen/rxc_sync_reg1\(3),
      I3 => \rxgen/rxc_sync_reg1\(5),
      I4 => \rxgen/rxc_sync_reg1\(6),
      I5 => \rxgen/rxc_sync_reg1\(4),
      O => n_0_exceed_normal_frame_i_24
    );
exceed_normal_frame_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(3),
      I1 => \rxgen/rxc_sync_reg1\(2),
      I2 => \rxgen/rxc_sync_reg1\(4),
      O => n_0_exceed_normal_frame_i_25
    );
exceed_normal_frame_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(1),
      I1 => \rxgen/rxc_sync_reg1\(7),
      I2 => \rxgen/rxc_sync_reg1\(0),
      O => n_0_exceed_normal_frame_i_26
    );
exceed_normal_frame_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"83"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(6),
      I1 => \rxgen/rxc_sync_reg1\(4),
      I2 => \rxgen/rxc_sync_reg1\(5),
      O => n_0_exceed_normal_frame_i_27
    );
exceed_normal_frame_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(5),
      I1 => \rxgen/rxc_sync_reg1\(6),
      I2 => \rxgen/rxc_sync_reg1\(0),
      I3 => \rxgen/rxc_sync_reg1\(7),
      I4 => n_0_exceed_normal_frame_i_32,
      O => n_0_exceed_normal_frame_i_28
    );
exceed_normal_frame_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(4),
      I1 => \rxgen/rxc_sync_reg1\(6),
      I2 => \rxgen/rxc_sync_reg1\(5),
      O => n_0_exceed_normal_frame_i_29
    );
exceed_normal_frame_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
    port map (
      I0 => \n_0_start_errors[1]_i_2\,
      I1 => \rxgen/rxc_sync_reg1\(0),
      I2 => \rxgen/rxc_sync_reg1\(1),
      I3 => n_0_exceed_normal_frame_i_14,
      I4 => \rxgen/error_detection/rxc_sync_reg2\(2),
      I5 => \rxgen/error_detection/rxc_sync_reg2\(6),
      O => n_0_exceed_normal_frame_i_3
    );
exceed_normal_frame_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/rxc_sync_reg1\(3),
      O => n_0_exceed_normal_frame_i_30
    );
exceed_normal_frame_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955555955555559"
    )
    port map (
      I0 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[1]\,
      I1 => n_0_exceed_normal_frame_i_25,
      I2 => n_0_exceed_normal_frame_i_26,
      I3 => \rxgen/rxc_sync_reg1\(5),
      I4 => \rxgen/rxc_sync_reg1\(4),
      I5 => \rxgen/rxc_sync_reg1\(6),
      O => n_0_exceed_normal_frame_i_31
    );
exceed_normal_frame_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFEFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/rxc_sync_reg1\(1),
      I2 => \rxgen/rxc_sync_reg1\(4),
      I3 => \rxgen/rxc_sync_reg1\(3),
      I4 => \rxgen/rxc_sync_reg1\(5),
      O => n_0_exceed_normal_frame_i_32
    );
exceed_normal_frame_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455555555555555"
    )
    port map (
      I0 => \n_0_rxgen/mtu_en_held_reg\,
      I1 => n_0_exceed_normal_frame_i_15,
      I2 => \rxgen/frame_counter\(9),
      I3 => \rxgen/frame_counter\(5),
      I4 => \rxgen/frame_counter\(8),
      I5 => \rxgen/frame_counter\(6),
      O => n_0_exceed_normal_frame_i_4
    );
exceed_normal_frame_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/frame_counter\(14),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[14]\,
      O => n_0_exceed_normal_frame_i_6
    );
exceed_normal_frame_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \rxgen/frame_counter\(13),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[13]\,
      I2 => \rxgen/frame_counter\(12),
      I3 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[12]\,
      O => n_0_exceed_normal_frame_i_7
    );
exceed_normal_frame_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \rxgen/frame_counter\(11),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[11]\,
      I2 => \rxgen/frame_counter\(10),
      I3 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[10]\,
      O => n_0_exceed_normal_frame_i_8
    );
exceed_normal_frame_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \rxgen/frame_counter\(9),
      I1 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[9]\,
      I2 => \rxgen/frame_counter\(8),
      I3 => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[8]\,
      O => n_0_exceed_normal_frame_i_9
    );
exceed_normal_frame_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_exceed_normal_frame_reg_i_5,
      CO(3) => \rxgen/error_detection/osize_violate\,
      CO(2) => n_1_exceed_normal_frame_reg_i_2,
      CO(1) => n_2_exceed_normal_frame_reg_i_2,
      CO(0) => n_3_exceed_normal_frame_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => n_0_exceed_normal_frame_i_6,
      DI(2) => n_0_exceed_normal_frame_i_7,
      DI(1) => n_0_exceed_normal_frame_i_8,
      DI(0) => n_0_exceed_normal_frame_i_9,
      O(3 downto 0) => NLW_exceed_normal_frame_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_exceed_normal_frame_i_10,
      S(2) => n_0_exceed_normal_frame_i_11,
      S(1) => n_0_exceed_normal_frame_i_12,
      S(0) => n_0_exceed_normal_frame_i_13
    );
exceed_normal_frame_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_exceed_normal_frame_reg_i_5,
      CO(2) => n_1_exceed_normal_frame_reg_i_5,
      CO(1) => n_2_exceed_normal_frame_reg_i_5,
      CO(0) => n_3_exceed_normal_frame_reg_i_5,
      CYINIT => \<const0>\,
      DI(3) => n_0_exceed_normal_frame_i_16,
      DI(2) => n_0_exceed_normal_frame_i_17,
      DI(1) => n_0_exceed_normal_frame_i_18,
      DI(0) => n_0_exceed_normal_frame_i_19,
      O(3 downto 0) => NLW_exceed_normal_frame_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_exceed_normal_frame_i_20,
      S(2) => n_0_exceed_normal_frame_i_21,
      S(1) => n_0_exceed_normal_frame_i_22,
      S(0) => n_0_exceed_normal_frame_i_23
    );
exceed_vlan_frame_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
    port map (
      I0 => n_0_exceed_vlan_frame_i_2,
      I1 => n_0_exceed_vlan_frame_i_3,
      I2 => \n_0_rxgen/mtu_en_held_reg\,
      I3 => \rxgen/error_detection/exceed_vlan_frame\,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => n_0_exceed_vlan_frame_i_1
    );
exceed_vlan_frame_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/frame_counter\(4),
      I3 => \rxgen/frame_counter\(3),
      I4 => \n_0_rxgen/start_code_found_reg_reg\,
      I5 => \n_0_rxgen/jumbo_frames_held_reg\,
      O => n_0_exceed_vlan_frame_i_2
    );
exceed_vlan_frame_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \rxgen/frame_counter\(6),
      I1 => \rxgen/frame_counter\(8),
      I2 => \rxgen/frame_counter\(5),
      I3 => \rxgen/frame_counter\(9),
      I4 => \rxgen/frame_counter\(10),
      I5 => \rxgen/frame_counter\(7),
      O => n_0_exceed_vlan_frame_i_3
    );
fcs_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54445555"
    )
    port map (
      I0 => \^rx_statistics_valid\,
      I1 => \rxgen/error_detection/start_error_srl16\,
      I2 => \rxgen/error_detection/termination_error\,
      I3 => \rxgen/end_of_frame\,
      I4 => n_0_bad_frame_i_2,
      O => n_0_fcs_error_i_1
    );
feed_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/feed_d1\,
      I1 => \txgen/axi_tx_xgmac_i/feed\,
      I2 => tx_axis_tuser(0),
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_feed_d1_i_1
    );
feed_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[8]_i_4\,
      I1 => n_0_block_other_underruns_i_2,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_5\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \txgen/axi_tx_xgmac_i/feed\
    );
flip_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBA8888888A"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/flip_int30_out\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \n_0_FSM_onehot_state[15]_i_8\,
      I3 => n_0_flip_int_i_3,
      I4 => n_0_flip_int_i_4,
      I5 => \txgen/tx_controller_inst/flip_int\,
      O => n_0_flip_int_i_1
    );
flip_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_7\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_6\,
      I2 => n_0_flip_int_i_3,
      I3 => n_0_flip_int_i_5,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      O => \txgen/tx_controller_inst/state_inst/flip_int30_out\
    );
flip_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_20\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I2 => \n_0_FSM_onehot_state[15]_i_21\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I4 => n_0_flip_int_i_6,
      O => n_0_flip_int_i_3
    );
flip_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_9\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_5\,
      I2 => \txgen/pause_status_req\,
      I3 => \txgen/pause_status\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      I5 => \n_0_is_data_d1[6]_i_2\,
      O => n_0_flip_int_i_4
    );
flip_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_5\,
      I3 => n_0_flip_int_i_7,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => n_0_flip_int_i_8,
      O => n_0_flip_int_i_5
    );
flip_int_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_state[1]_i_4\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip_save\,
      O => n_0_flip_int_i_6
    );
flip_int_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      O => n_0_flip_int_i_7
    );
flip_int_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      O => n_0_flip_int_i_8
    );
flip_save_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/flip_save\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_flip_save_i_1
    );
\frame_byte_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I1 => \n_0_frame_byte_reg[1]_i_4\,
      I2 => \txgen/tx_controller_inst/frame_byte_count\(0),
      O => \n_0_frame_byte_reg[0]_i_2\
    );
\frame_byte_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D000D0D0"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/is_pad_reg_3\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/in_frame_reg\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\,
      I5 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[0]_i_3\
    );
\frame_byte_reg[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(4),
      O => \n_0_frame_byte_reg[13]_i_10\
    );
\frame_byte_reg[13]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(5),
      O => \n_0_frame_byte_reg[13]_i_11\
    );
\frame_byte_reg[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_frame_byte_reg[0]_i_3\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(13),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[13]\,
      O => \n_0_frame_byte_reg[13]_i_3\
    );
\frame_byte_reg[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_frame_byte_reg[0]_i_3\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(12),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[12]\,
      O => \n_0_frame_byte_reg[13]_i_4\
    );
\frame_byte_reg[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_frame_byte_reg[0]_i_3\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(11),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[11]\,
      O => \n_0_frame_byte_reg[13]_i_5\
    );
\frame_byte_reg[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[10]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(10),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[13]_i_6\
    );
\frame_byte_reg[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(2),
      O => \n_0_frame_byte_reg[13]_i_8\
    );
\frame_byte_reg[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(3),
      O => \n_0_frame_byte_reg[13]_i_9\
    );
\frame_byte_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/in_frame_reg\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/is_pad_reg_3\,
      O => \txgen/tx_controller_inst/state_inst/frame_byte_valid\
    );
\frame_byte_reg[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => \txgen/tx_controller_inst/frame_byte_count\(14),
      I1 => \n_0_frame_byte_reg[1]_i_4\,
      I2 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I3 => \n_0_frame_byte_reg[0]_i_3\,
      O => \n_0_frame_byte_reg[14]_i_4\
    );
\frame_byte_reg[14]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(0),
      O => \n_0_frame_byte_reg[14]_i_6\
    );
\frame_byte_reg[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(1),
      O => \n_0_frame_byte_reg[14]_i_7\
    );
\frame_byte_reg[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(13),
      O => \n_0_frame_byte_reg[1]_i_10\
    );
\frame_byte_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[1]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(1),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \txgen/tx_controller_inst/frame_byte_count_fin\(1)
    );
\frame_byte_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/in_frame_reg\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/is_pad_reg_3\,
      O => \n_0_frame_byte_reg[1]_i_3\
    );
\frame_byte_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => \txgen/mtu_en_frame\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      I3 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      O => \n_0_frame_byte_reg[1]_i_4\
    );
\frame_byte_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      I1 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      I3 => \txgen/mtu_en_frame\,
      I4 => \n_0_txgen/jumbo_en_frame_reg\,
      O => \n_0_frame_byte_reg[1]_i_6\
    );
\frame_byte_reg[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(10),
      O => \n_0_frame_byte_reg[1]_i_7\
    );
\frame_byte_reg[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(11),
      O => \n_0_frame_byte_reg[1]_i_8\
    );
\frame_byte_reg[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(12),
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_frame_byte_reg[1]_i_9\
    );
\frame_byte_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(3),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[5]_i_3\
    );
\frame_byte_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(5),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[5]_i_4\
    );
\frame_byte_reg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_frame_byte_reg[0]_i_3\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(4),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[4]\,
      O => \n_0_frame_byte_reg[5]_i_5\
    );
\frame_byte_reg[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[2]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(2),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[5]_i_7\
    );
\frame_byte_reg[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(7),
      O => \n_0_frame_byte_reg[9]_i_10\
    );
\frame_byte_reg[9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(8),
      O => \n_0_frame_byte_reg[9]_i_11\
    );
\frame_byte_reg[9]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(9),
      O => \n_0_frame_byte_reg[9]_i_12\
    );
\frame_byte_reg[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \n_0_frame_byte_reg[0]_i_3\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(9),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[9]\,
      O => \n_0_frame_byte_reg[9]_i_3\
    );
\frame_byte_reg[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[8]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(8),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[9]_i_4\
    );
\frame_byte_reg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A80"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_3\,
      I1 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \txgen/tx_controller_inst/frame_byte_count\(7),
      I4 => \n_0_frame_byte_reg[1]_i_6\,
      O => \n_0_frame_byte_reg[9]_i_5\
    );
\frame_byte_reg[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88AAAA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I1 => \n_0_frame_byte_reg[1]_i_6\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/is_pad_reg_3\,
      I4 => \n_0_frame_byte_reg[9]_i_8\,
      O => \n_0_frame_byte_reg[9]_i_6\
    );
\frame_byte_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535353535353555"
    )
    port map (
      I0 => \txgen/tx_controller_inst/frame_byte_count\(6),
      I1 => \n_0_txgen/mtu_size_frame_reg[6]\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I4 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      I5 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      O => \n_0_frame_byte_reg[9]_i_8\
    );
\frame_byte_reg[9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/L\(6),
      O => \n_0_frame_byte_reg[9]_i_9\
    );
frame_complete_ext1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/data_length_match\,
      I1 => \rxgen/error_detection/frame_complete\,
      O => \rxgen/error_detection/frame_complete_ext10\
    );
frame_complete_ext2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \rxgen/error_detection/frame_complete_ext1\,
      I1 => \rxgen/error_detection/frame_complete\,
      I2 => \rxgen/data_length_match\,
      O => \rxgen/error_detection/frame_complete_ext20\
    );
frame_da_muxed_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000FF00"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I3 => \txgen/tx_controller_inst/data_avail_muxed\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\,
      O => n_0_frame_da_muxed_i_1
    );
frame_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      O => \rxgen/decode/frame0\
    );
frame_is_ctrl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
    port map (
      I0 => n_0_frame_is_vlan_i_2,
      I1 => n_0_frame_is_vlan_i_3,
      I2 => n_0_frame_is_ctrl_i_2,
      I3 => \txgen/decode_frame/start_d3\,
      I4 => \^tx_statistics_vector\(4),
      O => n_0_frame_is_ctrl_i_1
    );
frame_is_ctrl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \txgen/decode_frame/p_2_in\,
      I1 => \n_0_txgen/decode_frame/len_type_reg[0]\,
      I2 => \txgen/decode_frame/p_8_in\,
      I3 => \n_0_txgen/decode_frame/len_type_reg[2]\,
      I4 => \n_0_txgen/decode_frame/len_type_reg[10]\,
      I5 => \n_0_txgen/decode_frame/len_type_reg[1]\,
      O => n_0_frame_is_ctrl_i_2
    );
frame_is_type_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/type_frame\,
      I2 => \rxgen/address_decoding/frame_start_reg3\,
      I3 => \rxgen/address_decoding/type_not_length\,
      O => n_0_frame_is_type_i_1
    );
frame_is_vlan_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
    port map (
      I0 => n_0_frame_is_vlan_i_2,
      I1 => n_0_frame_is_vlan_i_3,
      I2 => n_0_frame_is_vlan_i_4,
      I3 => n_0_frame_is_vlan_i_5,
      I4 => \txgen/decode_frame/start_d3\,
      I5 => \^tx_statistics_vector\(20),
      O => n_0_frame_is_vlan_i_1
    );
\frame_is_vlan_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF100000"
    )
    port map (
      I0 => \n_0_frame_is_vlan_i_2__0\,
      I1 => \n_0_frame_is_vlan_i_3__0\,
      I2 => \n_0_frame_is_vlan_i_4__0\,
      I3 => \rxgen/vlan_frame\,
      I4 => \rxgen/vlan_enable\,
      I5 => \rxgen/end_of_frame\,
      O => \rxgen/address_decoding/frame_is_vlan0\
    );
frame_is_vlan_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/decode_frame/len_type_reg[8]\,
      I1 => \n_0_txgen/decode_frame/len_type_reg[9]\,
      I2 => \n_0_txgen/decode_frame/len_type_reg[14]\,
      I3 => \n_0_txgen/decode_frame/len_type_reg[15]\,
      O => n_0_frame_is_vlan_i_2
    );
\frame_is_vlan_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \rxgen/length_type\(1),
      I1 => \rxgen/length_type\(2),
      I2 => \rxgen/address_decoding/frame_start_reg2\,
      I3 => \rxgen/length_type\(0),
      O => \n_0_frame_is_vlan_i_2__0\
    );
frame_is_vlan_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_txgen/decode_frame/len_type_reg[13]\,
      I1 => \txgen/decode_frame/p_4_in\,
      I2 => \n_0_txgen/decode_frame/len_type_reg[6]\,
      I3 => \n_0_txgen/decode_frame/len_type_reg[5]\,
      I4 => \n_0_txgen/decode_frame/len_type_reg[4]\,
      I5 => \n_0_txgen/decode_frame/len_type_reg[12]\,
      O => n_0_frame_is_vlan_i_3
    );
\frame_is_vlan_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/length_type\(7),
      I1 => \rxgen/length_type\(6),
      I2 => \rxgen/length_type\(5),
      I3 => \rxgen/length_type\(4),
      O => \n_0_frame_is_vlan_i_3__0\
    );
frame_is_vlan_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/decode_frame/len_type_reg[1]\,
      I1 => \n_0_txgen/decode_frame/len_type_reg[10]\,
      O => n_0_frame_is_vlan_i_4
    );
\frame_is_vlan_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => n_0_stage1_i_2,
      I1 => \rxgen/length_type\(3),
      I2 => \rxgen/length_type\(14),
      I3 => \rxgen/length_type\(15),
      I4 => \rxgen/length_type\(9),
      I5 => \rxgen/length_type\(8),
      O => \n_0_frame_is_vlan_i_4__0\
    );
frame_is_vlan_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \txgen/vlan_en_frame\,
      I1 => \txgen/decode_frame/p_2_in\,
      I2 => \n_0_txgen/decode_frame/len_type_reg[0]\,
      I3 => \txgen/decode_frame/p_8_in\,
      I4 => \n_0_txgen/decode_frame/len_type_reg[2]\,
      O => n_0_frame_is_vlan_i_5
    );
frame_len_error_stats_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => n_0_frame_len_error_stats_i_2,
      I1 => \rxgen/type_frame_pipeline\(5),
      I2 => \rxgen/exceed_length_type_pipeline\(5),
      I3 => \^rx_statistics_valid\,
      I4 => \rxgen/error_detection/lt_check_srl16\,
      O => \rxgen/error_detection/frame_len_error_stats0\
    );
frame_len_error_stats_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAAAAAAABA"
    )
    port map (
      I0 => \^rx_statistics_vector\(29),
      I1 => \rxgen/error_detection/terminate_ok\,
      I2 => \rxgen/error_detection/frame_complete_ext2\,
      I3 => \rxgen/error_detection/frame_complete_reg__0\,
      I4 => \rxgen/padded_frame\,
      I5 => n_0_frame_len_error_stats_i_3,
      O => n_0_frame_len_error_stats_i_2
    );
frame_len_error_stats_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
    port map (
      I0 => \rxgen/exceed_min_frame_pipeline\(5),
      I1 => \rxgen/error_detection/end_crc_pipeline\,
      I2 => \rxgen/padding_length_match\,
      I3 => \n_0_rxgen/error_detection/terminate_reg1_reg[0]\,
      O => n_0_frame_len_error_stats_i_3
    );
\frame_offset[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      O => \n_0_frame_offset[2]_i_2\
    );
\full_bytes_ctrl[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_terminate\(0),
      O => \n_0_full_bytes_ctrl[0]_i_1\
    );
\full_bytes_ctrl[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rxgen/frame_terminate\(0),
      I1 => \rxgen/frame_terminate\(1),
      O => \n_0_full_bytes_ctrl[1]_i_1\
    );
\full_bytes_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \rxgen/frame_terminate\(2),
      I1 => \rxgen/frame_terminate\(0),
      I2 => \rxgen/frame_terminate\(1),
      O => \n_0_full_bytes_ctrl[2]_i_1\
    );
\full_bytes_ctrl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \rxgen/frame_terminate\(1),
      I1 => \rxgen/frame_terminate\(0),
      I2 => \rxgen/frame_terminate\(3),
      I3 => \rxgen/frame_terminate\(2),
      O => \n_0_full_bytes_ctrl[3]_i_1\
    );
\full_bytes_ctrl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \rxgen/frame_terminate\(2),
      I1 => \rxgen/frame_terminate\(3),
      I2 => \rxgen/frame_terminate\(0),
      I3 => \rxgen/frame_terminate\(1),
      I4 => \rxgen/frame_terminate\(4),
      O => \n_0_full_bytes_ctrl[4]_i_1\
    );
\full_bytes_ctrl[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(5),
      I2 => \rxgen/frame_terminate\(1),
      I3 => \rxgen/frame_terminate\(0),
      I4 => \rxgen/frame_terminate\(3),
      I5 => \rxgen/frame_terminate\(2),
      O => \n_0_full_bytes_ctrl[5]_i_1\
    );
\full_bytes_ctrl[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/frame_terminate\(5),
      I1 => \rxgen/frame_terminate\(6),
      I2 => \rxgen/frame_terminate\(2),
      I3 => \rxgen/frame_terminate\(3),
      I4 => \n_0_crc_bytes_valid[7]_i_2\,
      I5 => \rxgen/frame_terminate\(4),
      O => \n_0_full_bytes_ctrl[6]_i_1\
    );
\full_bytes_valid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \n_0_rxgen/decode/full_bytes_ctrl_reg[0]\,
      I2 => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      I3 => \rxgen/decode/p_0_in10_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[0]_i_1\
    );
\full_bytes_valid[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_4_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_1_in11_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[1]_i_1\
    );
\full_bytes_valid[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_6_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_2_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[2]_i_1\
    );
\full_bytes_valid[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_8_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_3_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[3]_i_1\
    );
\full_bytes_valid[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_10_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_4_in18_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[4]_i_1\
    );
\full_bytes_valid[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_12_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_5_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[5]_i_1\
    );
\full_bytes_valid[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD000"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/p_14_in\,
      I2 => \rxgen/decode/p_0_in10_in\,
      I3 => \rxgen/decode/p_6_in23_in\,
      I4 => \rxgen/address_decoding/frame_start_reg2\,
      O => \n_0_full_bytes_valid[6]_i_1\
    );
\full_bytes_valid[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \rxgen/decode/p_0_in10_in\,
      I1 => \rxgen/address_decoding/frame_start_reg2\,
      I2 => \rxgen/end_of_frame\,
      O => \n_0_full_bytes_valid[7]_i_1\
    );
full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/calculating\,
      I1 => \txgen/insert\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL\
    );
good_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => \rxgen/error_detection/end_crc_pipeline\,
      I1 => n_0_bad_frame_i_2,
      I2 => \rxgen/error_detection/max_length_error\,
      I3 => \^rx_statistics_vector\(29),
      I4 => \rxgen/exceed_min_frame_pipeline\(5),
      I5 => \rxgen/error_detection/control_len_error\,
      O => \rxgen/error_detection/good_frame0\
    );
good_frame_to_tx_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \rxgen/rx_pause_control_i/good_frame_in3\,
      I1 => \rxgen/rx_pause_control_i/good_frame_in1\,
      I2 => \rxgen/rx_pause_control_i/good_frame_in2\,
      O => n_0_good_frame_to_tx_i_1
    );
\if_byte_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_7_if_byte_counter_reg[2]_i_2\,
      O => \n_0_if_byte_counter[0]_i_1\
    );
\if_byte_counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_5_if_byte_counter_reg[11]_i_2\,
      O => \n_0_if_byte_counter[10]_i_1\
    );
\if_byte_counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_4_if_byte_counter_reg[11]_i_2\,
      O => \n_0_if_byte_counter[11]_i_1\
    );
\if_byte_counter[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      O => \n_0_if_byte_counter[11]_i_3\
    );
\if_byte_counter[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      O => \n_0_if_byte_counter[11]_i_4\
    );
\if_byte_counter[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      O => \n_0_if_byte_counter[11]_i_5\
    );
\if_byte_counter[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      O => \n_0_if_byte_counter[11]_i_6\
    );
\if_byte_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_7_if_byte_counter_reg[14]_i_6\,
      O => \n_0_if_byte_counter[12]_i_1\
    );
\if_byte_counter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_6_if_byte_counter_reg[14]_i_6\,
      O => \n_0_if_byte_counter[13]_i_1\
    );
\if_byte_counter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_3\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I2 => \n_0_if_byte_counter[14]_i_4\,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I4 => \txgen/mtusize_limit_exceeded\,
      I5 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => \n_0_if_byte_counter[14]_i_1\
    );
\if_byte_counter[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_5_if_byte_counter_reg[14]_i_6\,
      O => \n_0_if_byte_counter[14]_i_2\
    );
\if_byte_counter[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => tx_axis_tuser(0),
      I1 => tx_axis_tvalid,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      O => \n_0_if_byte_counter[14]_i_3\
    );
\if_byte_counter[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3103"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I3 => tx_axis_tvalid,
      O => \n_0_if_byte_counter[14]_i_4\
    );
\if_byte_counter[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
    port map (
      I0 => tx_axis_tuser(0),
      I1 => tx_axis_tvalid,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => \txgen/mtusize_limit_exceeded\,
      I5 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => \n_0_if_byte_counter[14]_i_5\
    );
\if_byte_counter[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      O => \n_0_if_byte_counter[14]_i_7\
    );
\if_byte_counter[14]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      O => \n_0_if_byte_counter[14]_i_8\
    );
\if_byte_counter[14]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      O => \n_0_if_byte_counter[14]_i_9\
    );
\if_byte_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_6_if_byte_counter_reg[2]_i_2\,
      O => \n_0_if_byte_counter[1]_i_1\
    );
\if_byte_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_5_if_byte_counter_reg[2]_i_2\,
      O => \n_0_if_byte_counter[2]_i_1\
    );
\if_byte_counter[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      I1 => tx_axis_tkeep(7),
      O => \n_0_if_byte_counter[2]_i_3\
    );
\if_byte_counter[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      I1 => tx_axis_tkeep(3),
      I2 => tx_axis_tkeep(7),
      I3 => tx_axis_tkeep(5),
      O => \n_0_if_byte_counter[2]_i_4\
    );
\if_byte_counter[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A666A6A6"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I1 => tx_axis_tkeep(1),
      I2 => tx_axis_tkeep(3),
      I3 => tx_axis_tkeep(7),
      I4 => tx_axis_tkeep(5),
      O => \n_0_if_byte_counter[2]_i_5\
    );
\if_byte_counter[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65665555"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I1 => \n_0_if_byte_counter[2]_i_7\,
      I2 => tx_axis_tkeep(3),
      I3 => tx_axis_tkeep(2),
      I4 => tx_axis_tkeep(1),
      O => \n_0_if_byte_counter[2]_i_6\
    );
\if_byte_counter[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
    port map (
      I0 => tx_axis_tkeep(4),
      I1 => tx_axis_tkeep(2),
      I2 => tx_axis_tkeep(5),
      I3 => tx_axis_tkeep(6),
      I4 => tx_axis_tkeep(7),
      O => \n_0_if_byte_counter[2]_i_7\
    );
\if_byte_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAEAAAEAA"
    )
    port map (
      I0 => \n_0_if_byte_counter[3]_i_2\,
      I1 => tx_axis_tvalid,
      I2 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I3 => \n_0_if_byte_counter[3]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[6]_i_6\,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => \n_0_if_byte_counter[3]_i_1\
    );
\if_byte_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
    port map (
      I0 => \n_4_if_byte_counter_reg[2]_i_2\,
      I1 => \n_0_if_byte_counter[14]_i_5\,
      I2 => \n_0_tx_axis_in_pref[63]_i_3\,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => tx_axis_tvalid,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => \n_0_if_byte_counter[3]_i_2\
    );
\if_byte_counter[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
    port map (
      I0 => \n_0_tx_axis_in_pref[63]_i_3\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => \n_0_if_byte_counter[3]_i_3\
    );
\if_byte_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => tx_axis_tvalid,
      I2 => \n_0_if_byte_counter[4]_i_2\,
      I3 => \n_0_if_byte_counter[14]_i_5\,
      I4 => \n_7_if_byte_counter_reg[7]_i_2\,
      I5 => \n_0_if_byte_counter[4]_i_3\,
      O => \n_0_if_byte_counter[4]_i_1\
    );
\if_byte_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      O => \n_0_if_byte_counter[4]_i_2\
    );
\if_byte_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D00000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I2 => \n_0_if_byte_counter[3]_i_3\,
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => \n_0_if_byte_counter[4]_i_3\
    );
\if_byte_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_6_if_byte_counter_reg[7]_i_2\,
      O => \n_0_if_byte_counter[5]_i_1\
    );
\if_byte_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_5_if_byte_counter_reg[7]_i_2\,
      O => \n_0_if_byte_counter[6]_i_1\
    );
\if_byte_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_4_if_byte_counter_reg[7]_i_2\,
      O => \n_0_if_byte_counter[7]_i_1\
    );
\if_byte_counter[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      O => \n_0_if_byte_counter[7]_i_3\
    );
\if_byte_counter[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      O => \n_0_if_byte_counter[7]_i_4\
    );
\if_byte_counter[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      O => \n_0_if_byte_counter[7]_i_5\
    );
\if_byte_counter[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      O => \n_0_if_byte_counter[7]_i_6\
    );
\if_byte_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_7_if_byte_counter_reg[11]_i_2\,
      O => \n_0_if_byte_counter[8]_i_1\
    );
\if_byte_counter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_if_byte_counter[14]_i_5\,
      I1 => \n_6_if_byte_counter_reg[11]_i_2\,
      O => \n_0_if_byte_counter[9]_i_1\
    );
\if_byte_counter_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_if_byte_counter_reg[7]_i_2\,
      CO(3) => \n_0_if_byte_counter_reg[11]_i_2\,
      CO(2) => \n_1_if_byte_counter_reg[11]_i_2\,
      CO(1) => \n_2_if_byte_counter_reg[11]_i_2\,
      CO(0) => \n_3_if_byte_counter_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_if_byte_counter_reg[11]_i_2\,
      O(2) => \n_5_if_byte_counter_reg[11]_i_2\,
      O(1) => \n_6_if_byte_counter_reg[11]_i_2\,
      O(0) => \n_7_if_byte_counter_reg[11]_i_2\,
      S(3) => \n_0_if_byte_counter[11]_i_3\,
      S(2) => \n_0_if_byte_counter[11]_i_4\,
      S(1) => \n_0_if_byte_counter[11]_i_5\,
      S(0) => \n_0_if_byte_counter[11]_i_6\
    );
\if_byte_counter_reg[14]_i_6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_if_byte_counter_reg[11]_i_2\,
      CO(3 downto 2) => \NLW_if_byte_counter_reg[14]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_if_byte_counter_reg[14]_i_6\,
      CO(0) => \n_3_if_byte_counter_reg[14]_i_6\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_if_byte_counter_reg[14]_i_6_O_UNCONNECTED\(3),
      O(2) => \n_5_if_byte_counter_reg[14]_i_6\,
      O(1) => \n_6_if_byte_counter_reg[14]_i_6\,
      O(0) => \n_7_if_byte_counter_reg[14]_i_6\,
      S(3) => \<const0>\,
      S(2) => \n_0_if_byte_counter[14]_i_7\,
      S(1) => \n_0_if_byte_counter[14]_i_8\,
      S(0) => \n_0_if_byte_counter[14]_i_9\
    );
\if_byte_counter_reg[2]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_if_byte_counter_reg[2]_i_2\,
      CO(2) => \n_1_if_byte_counter_reg[2]_i_2\,
      CO(1) => \n_2_if_byte_counter_reg[2]_i_2\,
      CO(0) => \n_3_if_byte_counter_reg[2]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      DI(2) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      DI(1 downto 0) => \txgen/axi_tx_xgmac_i/minusOp\(1 downto 0),
      O(3) => \n_4_if_byte_counter_reg[2]_i_2\,
      O(2) => \n_5_if_byte_counter_reg[2]_i_2\,
      O(1) => \n_6_if_byte_counter_reg[2]_i_2\,
      O(0) => \n_7_if_byte_counter_reg[2]_i_2\,
      S(3) => \n_0_if_byte_counter[2]_i_3\,
      S(2) => \n_0_if_byte_counter[2]_i_4\,
      S(1) => \n_0_if_byte_counter[2]_i_5\,
      S(0) => \n_0_if_byte_counter[2]_i_6\
    );
\if_byte_counter_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_if_byte_counter_reg[2]_i_2\,
      CO(3) => \n_0_if_byte_counter_reg[7]_i_2\,
      CO(2) => \n_1_if_byte_counter_reg[7]_i_2\,
      CO(1) => \n_2_if_byte_counter_reg[7]_i_2\,
      CO(0) => \n_3_if_byte_counter_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_if_byte_counter_reg[7]_i_2\,
      O(2) => \n_5_if_byte_counter_reg[7]_i_2\,
      O(1) => \n_6_if_byte_counter_reg[7]_i_2\,
      O(0) => \n_7_if_byte_counter_reg[7]_i_2\,
      S(3) => \n_0_if_byte_counter[7]_i_3\,
      S(2) => \n_0_if_byte_counter[7]_i_4\,
      S(1) => \n_0_if_byte_counter[7]_i_5\,
      S(0) => \n_0_if_byte_counter[7]_i_6\
    );
\ifg_control_inst/eof_during_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE0EE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/eof_during_pad0\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_ifg_control_inst/eof_during_pad_i_1\
    );
\ifg_control_inst/frame_offset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_ifg_control_inst/frame_offset[0]_i_1\
    );
\ifg_control_inst/frame_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000060600"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      I1 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(1),
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_ifg_control_inst/frame_offset[1]_i_1\
    );
\ifg_control_inst/frame_offset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(1),
      I1 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      I2 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(2),
      I3 => \n_0_frame_offset[2]_i_2\,
      O => \n_0_ifg_control_inst/frame_offset[2]_i_1\
    );
\ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C0C0A0A0A0A"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\,
      I1 => \txgen/tx_controller_inst/current_dic_value\(0),
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\,
      I4 => \txgen/ifg_dic_frame\,
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      O => \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1\
    );
\ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C0C0A0A0A0A"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\,
      I1 => \txgen/tx_controller_inst/current_dic_value\(1),
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\,
      I4 => \txgen/ifg_dic_frame\,
      I5 => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      O => \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1\
    );
\ifg_control_inst/ifg_calc/current_dic_value[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000F0F08000F0F"
    )
    port map (
      I0 => \n_7_count_reg[0]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\,
      I4 => \txgen/ifg_dic_frame\,
      I5 => \txgen/tx_controller_inst/current_dic_value\(0),
      O => \n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1\
    );
\ifg_control_inst/ifg_calc/current_dic_value[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000F0F08000F0F"
    )
    port map (
      I0 => \n_6_count_reg[0]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\,
      I4 => \txgen/ifg_dic_frame\,
      I5 => \txgen/tx_controller_inst/current_dic_value\(1),
      O => \n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1\
    );
\ifg_control_inst/ifg_counter/count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      I1 => \n_0_count[7]_i_5\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_ifg_control_inst/ifg_counter/count[8]_i_1\
    );
ifg_lower_ok_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_ifg_lower_ok_i_2,
      I1 => n_0_ifg_lower_ok_i_3,
      I2 => n_0_ifg_lower_ok_i_4,
      O => \rxgen/synchronise/ifg_lower_ok0\
    );
ifg_lower_ok_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => xgmii_rxd(15),
      I1 => xgmii_rxd(14),
      I2 => xgmii_rxd(18),
      I3 => xgmii_rxd(19),
      I4 => xgmii_rxd(16),
      I5 => xgmii_rxd(17),
      O => n_0_ifg_lower_ok_i_10
    );
ifg_lower_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => xgmii_rxd(3),
      I1 => xgmii_rxd(2),
      I2 => xgmii_rxd(7),
      I3 => xgmii_rxd(6),
      I4 => xgmii_rxd(4),
      I5 => xgmii_rxd(5),
      O => n_0_ifg_lower_ok_i_2
    );
ifg_lower_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => xgmii_rxc(1),
      I1 => xgmii_rxc(0),
      I2 => xgmii_rxd(0),
      I3 => xgmii_rxd(1),
      I4 => xgmii_rxc(2),
      I5 => xgmii_rxc(3),
      O => n_0_ifg_lower_ok_i_3
    );
ifg_lower_ok_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_ifg_lower_ok_i_5,
      I1 => n_0_ifg_lower_ok_i_6,
      I2 => n_0_ifg_lower_ok_i_7,
      I3 => n_0_ifg_lower_ok_i_8,
      I4 => n_0_ifg_lower_ok_i_9,
      I5 => n_0_ifg_lower_ok_i_10,
      O => n_0_ifg_lower_ok_i_4
    );
ifg_lower_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => xgmii_rxd(3),
      I1 => xgmii_rxd(2),
      I2 => xgmii_rxd(6),
      I3 => xgmii_rxd(7),
      I4 => xgmii_rxd(4),
      I5 => xgmii_rxd(5),
      O => n_0_ifg_lower_ok_i_5
    );
ifg_lower_ok_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => xgmii_rxc(1),
      I1 => xgmii_rxc(0),
      I2 => xgmii_rxd(0),
      I3 => xgmii_rxd(1),
      I4 => xgmii_rxc(2),
      I5 => xgmii_rxc(3),
      O => n_0_ifg_lower_ok_i_6
    );
ifg_lower_ok_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => xgmii_rxd(21),
      I1 => xgmii_rxd(20),
      I2 => xgmii_rxd(24),
      I3 => xgmii_rxd(25),
      I4 => xgmii_rxd(22),
      I5 => xgmii_rxd(23),
      O => n_0_ifg_lower_ok_i_7
    );
ifg_lower_ok_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => xgmii_rxd(27),
      I1 => xgmii_rxd(26),
      I2 => xgmii_rxd(30),
      I3 => xgmii_rxd(31),
      I4 => xgmii_rxd(28),
      I5 => xgmii_rxd(29),
      O => n_0_ifg_lower_ok_i_8
    );
ifg_lower_ok_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => xgmii_rxd(9),
      I1 => xgmii_rxd(8),
      I2 => xgmii_rxd(12),
      I3 => xgmii_rxd(13),
      I4 => xgmii_rxd(10),
      I5 => xgmii_rxd(11),
      O => n_0_ifg_lower_ok_i_9
    );
ifg_upper_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01010100000000"
    )
    port map (
      I0 => n_0_ifg_upper_ok_i_2,
      I1 => n_0_ifg_upper_ok_i_3,
      I2 => n_0_ifg_upper_ok_i_4,
      I3 => \rxgen/synchronise/rxd_reg1\(36),
      I4 => \rxgen/synchronise/rxd_reg1\(39),
      I5 => n_0_ifg_upper_ok_i_5,
      O => \rxgen/synchronise/ifg_upper_ok0\
    );
ifg_upper_ok_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/synchronise/A\(6),
      I1 => \rxgen/synchronise/rxd_reg1\(57),
      I2 => \rxgen/synchronise/rxd_reg1\(33),
      I3 => \rxgen/synchronise/rxd_reg1\(32),
      I4 => \rxgen/synchronise/A\(5),
      I5 => \rxgen/synchronise/A\(7),
      O => n_0_ifg_upper_ok_i_10
    );
ifg_upper_ok_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(54),
      I1 => \rxgen/synchronise/rxd_reg1\(41),
      I2 => \rxgen/synchronise/rxd_reg1\(44),
      I3 => \rxgen/synchronise/rxd_reg1\(49),
      I4 => \rxgen/synchronise/rxd_reg1\(48),
      O => n_0_ifg_upper_ok_i_2
    );
ifg_upper_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(47),
      I1 => \rxgen/synchronise/rxd_reg1\(55),
      I2 => \rxgen/synchronise/rxd_reg1\(39),
      I3 => \rxgen/synchronise/rxd_reg1\(40),
      I4 => \rxgen/synchronise/rxd_reg1\(53),
      I5 => \rxgen/synchronise/rxd_reg1\(43),
      O => n_0_ifg_upper_ok_i_3
    );
ifg_upper_ok_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(50),
      I1 => \rxgen/synchronise/rxd_reg1\(45),
      I2 => \rxgen/synchronise/rxd_reg1\(51),
      I3 => \rxgen/synchronise/rxd_reg1\(52),
      I4 => \rxgen/synchronise/rxd_reg1\(46),
      I5 => \rxgen/synchronise/rxd_reg1\(42),
      O => n_0_ifg_upper_ok_i_4
    );
ifg_upper_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404044"
    )
    port map (
      I0 => n_0_ifg_upper_ok_i_6,
      I1 => n_0_ifg_upper_ok_i_7,
      I2 => \rxgen/synchronise/A\(7),
      I3 => \rxgen/synchronise/A\(6),
      I4 => \rxgen/synchronise/A\(5),
      I5 => n_0_ifg_upper_ok_i_8,
      O => n_0_ifg_upper_ok_i_5
    );
ifg_upper_ok_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC7F"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(39),
      I1 => \rxgen/synchronise/rxd_reg1\(35),
      I2 => \rxgen/synchronise/rxd_reg1\(36),
      I3 => \rxgen/synchronise/rxd_reg1\(33),
      O => n_0_ifg_upper_ok_i_6
    );
ifg_upper_ok_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(38),
      I1 => \rxgen/synchronise/rxd_reg1\(34),
      I2 => \rxgen/synchronise/rxd_reg1\(37),
      I3 => \rxgen/synchronise/A\(4),
      O => n_0_ifg_upper_ok_i_7
    );
ifg_upper_ok_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE00FEFEFEFEFE"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(32),
      I1 => \rxgen/synchronise/A\(7),
      I2 => \rxgen/synchronise/rxd_reg1\(33),
      I3 => n_0_ifg_upper_ok_i_9,
      I4 => \rxgen/synchronise/rxd_reg1\(59),
      I5 => n_0_ifg_upper_ok_i_10,
      O => n_0_ifg_upper_ok_i_8
    );
ifg_upper_ok_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(61),
      I1 => \rxgen/synchronise/rxd_reg1\(63),
      I2 => \rxgen/synchronise/rxd_reg1\(56),
      I3 => \rxgen/synchronise/rxd_reg1\(62),
      I4 => \rxgen/synchronise/rxd_reg1\(58),
      I5 => \rxgen/synchronise/rxd_reg1\(60),
      O => n_0_ifg_upper_ok_i_9
    );
in_frame_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      O => n_0_in_frame_reg_i_1
    );
\is_data_d1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[0]_i_2\,
      O => \txgen/is_data\(0)
    );
\is_data_d1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111FFFFFFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_is_data_d1[0]_i_2\
    );
\is_data_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(1)
    );
\is_data_d1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[2]_i_2\,
      O => \txgen/is_data\(2)
    );
\is_data_d1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111FFFFFFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_is_data_d1[2]_i_2\
    );
\is_data_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(3)
    );
\is_data_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(4)
    );
\is_data_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(5)
    );
\is_data_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(6)
    );
\is_data_d1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      O => \n_0_is_data_d1[6]_i_2\
    );
\is_data_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE00"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \txgen/is_data\(7)
    );
\is_data_d1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => n_0_is_start_d1_i_2,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      O => \n_0_is_data_d1[7]_i_2\
    );
\is_data_d1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_is_data_d1[7]_i_3\
    );
is_error_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_is_error_d1_i_2,
      O => \txgen/is_error\
    );
is_error_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF05FF01"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      I1 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      I3 => n_0_is_error_d1_i_3,
      I4 => n_0_tx_success_i_3,
      I5 => \txgen/mtusize_limit_exceeded\,
      O => n_0_is_error_d1_i_2
    );
is_error_d1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/jumbo_en_frame_reg\,
      I1 => \txgen/mtu_en_frame\,
      O => n_0_is_error_d1_i_3
    );
\is_pad_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005503030355"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I2 => \n_0_is_pad_d1[0]_i_2\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      I5 => \n_0_is_pad_d1[0]_i_3\,
      O => \txgen/is_pad\(0)
    );
\is_pad_d1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      O => \n_0_is_pad_d1[0]_i_2\
    );
\is_pad_d1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFFFFFF1F"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I5 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \n_0_is_pad_d1[0]_i_3\
    );
\is_pad_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700570057000000"
    )
    port map (
      I0 => \n_0_is_pad_d1[1]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \txgen/is_pad\(1)
    );
\is_pad_d1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      O => \n_0_is_pad_d1[1]_i_2\
    );
\is_pad_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700570057000000"
    )
    port map (
      I0 => \n_0_is_pad_d1[2]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \txgen/is_pad\(2)
    );
\is_pad_d1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      O => \n_0_is_pad_d1[2]_i_2\
    );
\is_pad_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700570057000000"
    )
    port map (
      I0 => \n_0_is_pad_d1[3]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \txgen/is_pad\(3)
    );
\is_pad_d1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      O => \n_0_is_pad_d1[3]_i_2\
    );
\is_pad_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAAAA"
    )
    port map (
      I0 => \n_0_is_pad_d1[7]_i_2\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pad_d1[4]_i_2\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \txgen/is_pad\(4)
    );
\is_pad_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_is_pad_d1[4]_i_2\
    );
\is_pad_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAAAA"
    )
    port map (
      I0 => \n_0_is_pad_d1[7]_i_2\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pad_d1[5]_i_2\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \txgen/is_pad\(5)
    );
\is_pad_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_is_pad_d1[5]_i_2\
    );
\is_pad_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAAAA"
    )
    port map (
      I0 => \n_0_is_pad_d1[7]_i_2\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pad_d1[6]_i_2\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \txgen/is_pad\(6)
    );
\is_pad_d1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_is_pad_d1[6]_i_2\
    );
\is_pad_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
    port map (
      I0 => \n_0_is_pad_d1[7]_i_2\,
      I1 => \n_0_is_pad_d1[7]_i_3\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      O => \txgen/is_pad\(7)
    );
\is_pad_d1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202000"
    )
    port map (
      I0 => n_0_crc_insert_d_i_2,
      I1 => \n_0_is_data_d1[6]_i_2\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_is_pad_d1[7]_i_2\
    );
\is_pad_d1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_is_pad_d1[7]_i_3\
    );
\is_pause_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \txgen/is_pause\(0)
    );
\is_pause_d1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I4 => \n_0_is_pause_d1[7]_i_5\,
      O => \n_0_is_pause_d1[7]_i_2\
    );
\is_pause_d1[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => \n_0_is_pause_d1[7]_i_3\
    );
\is_pause_d1[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      O => \n_0_is_pause_d1[7]_i_4\
    );
\is_pause_d1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      O => \n_0_is_pause_d1[7]_i_5\
    );
is_start_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DFDD"
    )
    port map (
      I0 => n_0_is_start_d1_i_2,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => n_0_is_start_d1_i_3,
      I5 => \n_0_is_data_d1[6]_i_2\,
      O => n_0_is_start_d1_i_1
    );
is_start_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      I0 => n_0_is_start_d1_i_4,
      I1 => n_0_is_start_d1_i_5,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      O => n_0_is_start_d1_i_2
    );
is_start_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      O => n_0_is_start_d1_i_3
    );
is_start_d1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      O => n_0_is_start_d1_i_4
    );
is_start_d1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      O => n_0_is_start_d1_i_5
    );
\is_terminate_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
    port map (
      I0 => \n_0_is_terminate_d1[0]_i_2\,
      I1 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I2 => \txgen/is_underrun\,
      I3 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I4 => \n_0_is_terminate_d1[0]_i_3\,
      O => \txgen/is_terminate\(0)
    );
\is_terminate_d1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \n_0_is_terminate_d1[0]_i_2\
    );
\is_terminate_d1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
    port map (
      I0 => \txgen/tx_controller_inst/reg_next_terminate\(0),
      I1 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      O => \n_0_is_terminate_d1[0]_i_3\
    );
\is_terminate_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_is_terminate_d1[1]_i_2\,
      O => \txgen/is_terminate\(1)
    );
\is_terminate_d1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
    port map (
      I0 => \txgen/tx_controller_inst/reg_next_terminate\(1),
      I1 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      O => \n_0_is_terminate_d1[1]_i_2\
    );
\is_terminate_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000200000002"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I2 => \n_0_is_terminate_d1[3]_i_2\,
      I3 => \n_0_is_data_d1[7]_i_3\,
      I4 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I5 => \txgen/tx_controller_inst/reg_next_terminate\(2),
      O => \txgen/is_terminate\(2)
    );
\is_terminate_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA002000000020"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_is_terminate_d1[3]_i_2\,
      I2 => \n_0_is_terminate_d1[3]_i_3\,
      I3 => \n_0_is_data_d1[7]_i_3\,
      I4 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I5 => \txgen/tx_controller_inst/reg_next_terminate\(3),
      O => \txgen/is_terminate\(3)
    );
\is_terminate_d1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_is_terminate_d1[3]_i_2\
    );
\is_terminate_d1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      O => \n_0_is_terminate_d1[3]_i_3\
    );
\is_terminate_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020002"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_is_terminate_d1[4]_i_2\,
      I2 => \n_0_is_data_d1[7]_i_3\,
      I3 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I4 => \txgen/tx_controller_inst/reg_next_terminate\(4),
      O => \txgen/is_terminate\(4)
    );
\is_terminate_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I5 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_is_terminate_d1[4]_i_2\
    );
\is_terminate_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808880808080"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_is_terminate_d1[7]_i_3\,
      I2 => \n_0_is_terminate_d1[5]_i_2\,
      I3 => \n_0_is_terminate_d1[5]_i_3\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \txgen/is_terminate\(5)
    );
\is_terminate_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
    port map (
      I0 => \n_0_crc_pos_d1[2]_i_3\,
      I1 => \n_0_crc_pos_d[0]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I5 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_is_terminate_d1[5]_i_2\
    );
\is_terminate_d1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_is_terminate_d1[5]_i_3\
    );
\is_terminate_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000808888"
    )
    port map (
      I0 => \n_0_is_terminate_d1[6]_i_2\,
      I1 => \n_0_is_terminate_d1[7]_i_3\,
      I2 => \n_0_is_terminate_d1[6]_i_3\,
      I3 => \n_0_is_terminate_d1[7]_i_5\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I5 => \n_0_is_terminate_d1[6]_i_4\,
      O => \txgen/is_terminate\(6)
    );
\is_terminate_d1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB0BBBBBBBB"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I1 => \txgen/is_underrun\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => n_0_is_start_d1_i_3,
      I5 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      O => \n_0_is_terminate_d1[6]_i_2\
    );
\is_terminate_d1[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_crc_pos_d[0]_i_2\,
      I4 => \n_0_crc_pos_d1[2]_i_3\,
      O => \n_0_is_terminate_d1[6]_i_3\
    );
\is_terminate_d1[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \n_0_is_terminate_d1[5]_i_3\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \n_0_is_terminate_d1[6]_i_4\
    );
\is_terminate_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEEEAEA"
    )
    port map (
      I0 => \n_0_is_terminate_d1[7]_i_2\,
      I1 => \n_0_is_terminate_d1[7]_i_3\,
      I2 => \n_0_is_terminate_d1[7]_i_4\,
      I3 => \n_0_is_terminate_d1[7]_i_5\,
      I4 => \n_0_is_terminate_d1[7]_i_6\,
      I5 => \n_0_is_terminate_d1[7]_i_7\,
      O => \txgen/is_terminate\(7)
    );
\is_terminate_d1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \n_0_is_terminate_d1[7]_i_10\
    );
\is_terminate_d1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/is_underrun\,
      I1 => \txgen/tx_controller_inst/state_inst/term_reg\,
      O => \n_0_is_terminate_d1[7]_i_2\
    );
\is_terminate_d1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFB"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I3 => \n_0_reg_next_terminate[0]_i_4\,
      I4 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I5 => \n_0_is_terminate_d1[7]_i_8\,
      O => \n_0_is_terminate_d1[7]_i_3\
    );
\is_terminate_d1[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I4 => \n_0_is_terminate_d1[5]_i_3\,
      O => \n_0_is_terminate_d1[7]_i_4\
    );
\is_terminate_d1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111FFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_is_pause_d1[7]_i_3\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      I5 => \n_0_is_terminate_d1[7]_i_9\,
      O => \n_0_is_terminate_d1[7]_i_5\
    );
\is_terminate_d1[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_crc_pos_d[0]_i_2\,
      I4 => \n_0_crc_pos_d1[2]_i_3\,
      O => \n_0_is_terminate_d1[7]_i_6\
    );
\is_terminate_d1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_is_terminate_d1[7]_i_7\
    );
\is_terminate_d1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_is_terminate_d1[7]_i_8\
    );
\is_terminate_d1[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0FFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I5 => \n_0_is_terminate_d1[7]_i_10\,
      O => \n_0_is_terminate_d1[7]_i_9\
    );
is_underrun_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I1 => n_0_is_underrun_i_2,
      I2 => n_0_is_underrun_i_3,
      O => \txgen/underrun\
    );
is_underrun_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => tx_axis_tuser(0),
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      O => n_0_is_underrun_i_2
    );
is_underrun_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => n_0_is_underrun_i_4,
      I3 => \n_0_FSM_onehot_axi_tx_state[9]_i_16\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      O => n_0_is_underrun_i_3
    );
is_underrun_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001011"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => tx_axis_tuser(0),
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => n_0_is_underrun_i_4
    );
\last_bytes_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000082000002"
    )
    port map (
      I0 => \n_0_last_bytes_reg[0]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      O => \txgen/tx_controller_inst/state_inst/last_bytes\(0)
    );
\last_bytes_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      O => \n_0_last_bytes_reg[0]_i_2\
    );
\last_bytes_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000091000000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I3 => \n_0_last_bytes_reg[1]_i_2\,
      I4 => \n_0_last_bytes_reg[1]_i_3\,
      I5 => \n_0_last_bytes_reg[2]_i_2\,
      O => \txgen/tx_controller_inst/state_inst/last_bytes\(1)
    );
\last_bytes_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_last_bytes_reg[1]_i_2\
    );
\last_bytes_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \n_0_last_bytes_reg[1]_i_3\
    );
\last_bytes_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => \n_0_last_bytes_reg[2]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      O => \n_0_last_bytes_reg[2]_i_1\
    );
\last_bytes_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      O => \n_0_last_bytes_reg[2]_i_2\
    );
\last_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(0),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[0]_i_1\
    );
\last_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(10),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[10]_i_1\
    );
\last_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(11),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[11]_i_1\
    );
\last_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(12),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[12]_i_1\
    );
\last_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(13),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[13]_i_1\
    );
\last_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(14),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[14]_i_1\
    );
\last_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(15),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[15]_i_1\
    );
\last_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(16),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[16]_i_1\
    );
\last_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(17),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[17]_i_1\
    );
\last_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(18),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[18]_i_1\
    );
\last_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(19),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[19]_i_1\
    );
\last_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[1]_i_1\
    );
\last_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(20),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[20]_i_1\
    );
\last_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(21),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[21]_i_1\
    );
\last_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(22),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[22]_i_1\
    );
\last_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(23),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[23]_i_1\
    );
\last_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(24),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[24]_i_1\
    );
\last_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(25),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[25]_i_1\
    );
\last_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(26),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[26]_i_1\
    );
\last_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(27),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[27]_i_1\
    );
\last_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(28),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[28]_i_1\
    );
\last_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(29),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[29]_i_1\
    );
\last_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(2),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[2]_i_1\
    );
\last_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(30),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[30]_i_1\
    );
\last_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(31),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[31]_i_1\
    );
\last_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(32),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[32]_i_1\
    );
\last_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(33),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[33]_i_1\
    );
\last_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(34),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[34]_i_1\
    );
\last_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(35),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[35]_i_1\
    );
\last_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(36),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[36]_i_1\
    );
\last_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(37),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[37]_i_1\
    );
\last_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(38),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[38]_i_1\
    );
\last_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(39),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[39]_i_1\
    );
\last_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(3),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[3]_i_1\
    );
\last_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[40]_i_1\
    );
\last_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(41),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[41]_i_1\
    );
\last_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(42),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[42]_i_1\
    );
\last_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(43),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[43]_i_1\
    );
\last_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(44),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[44]_i_1\
    );
\last_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(45),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[45]_i_1\
    );
\last_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(46),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[46]_i_1\
    );
\last_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(47),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[47]_i_1\
    );
\last_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(4),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[4]_i_1\
    );
\last_data[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/calculating\,
      I1 => \txgen/insert\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      O => \n_0_last_data[55]_i_1\
    );
\last_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(5),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[5]_i_1\
    );
\last_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(6),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[6]_i_1\
    );
\last_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(7),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[7]_i_1\
    );
\last_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(8),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[8]_i_1\
    );
\last_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCACAC"
    )
    port map (
      I0 => \txgen/data_in\(9),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      I3 => \txgen/insert\,
      I4 => \txgen/crc_pipeline_inst/calculating\,
      O => \n_0_last_data[9]_i_1\
    );
\last_data_delay_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      O => \n_0_last_data_delay_reg[6]_srl7_i_1\
    );
\last_seq_type[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_upper\,
      I1 => \rsgen/detect_link_fail/seq_lower\,
      O => \n_0_last_seq_type[1]_i_1\
    );
length_match_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \rxgen/decode/EQUAL53_in\,
      I1 => \rxgen/decode/start_flag_reg1\,
      O => \rxgen/decode/length_match0\
    );
length_match_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \rxgen/frame_counter\(15),
      I1 => \rxgen/length_type\(15),
      O => n_0_length_match_i_4
    );
length_match_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/frame_counter\(13),
      I1 => \rxgen/length_type\(13),
      I2 => \rxgen/frame_counter\(14),
      I3 => \rxgen/length_type\(14),
      I4 => \rxgen/length_type\(12),
      I5 => \rxgen/frame_counter\(12),
      O => n_0_length_match_i_5
    );
length_match_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/length_type\(9),
      I1 => \rxgen/frame_counter\(9),
      I2 => \rxgen/length_type\(10),
      I3 => \rxgen/frame_counter\(10),
      I4 => \rxgen/length_type\(11),
      I5 => \rxgen/frame_counter\(11),
      O => n_0_length_match_i_6
    );
length_match_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/frame_counter\(6),
      I1 => \rxgen/length_type\(6),
      I2 => \rxgen/frame_counter\(7),
      I3 => \rxgen/length_type\(7),
      I4 => \rxgen/length_type\(8),
      I5 => \rxgen/frame_counter\(8),
      O => n_0_length_match_i_7
    );
length_match_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \rxgen/length_type\(5),
      I1 => \rxgen/frame_counter\(5),
      I2 => \rxgen/frame_counter\(3),
      I3 => \rxgen/length_type\(3),
      I4 => \rxgen/frame_counter\(4),
      I5 => \rxgen/length_type\(4),
      O => n_0_length_match_i_8
    );
length_match_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0EEEEE0F0E"
    )
    port map (
      I0 => \rxgen/end_of_frame\,
      I1 => \rxgen/decode/less_than_10bytes\,
      I2 => \rxgen/decode/start_flag_reg1\,
      I3 => \rxgen/decode/EQUAL53_in\,
      I4 => n_0_length_match_reg1_i_2,
      I5 => \rxgen/decode/length_match\,
      O => n_0_length_match_reg1_i_1
    );
length_match_reg1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/length_type\(2),
      I1 => \rxgen/length_type\(1),
      O => n_0_length_match_reg1_i_2
    );
length_match_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_length_match_reg_i_3,
      CO(3 downto 1) => NLW_length_match_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \rxgen/decode/EQUAL53_in\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_length_match_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_length_match_i_4
    );
length_match_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_length_match_reg_i_3,
      CO(2) => n_1_length_match_reg_i_3,
      CO(1) => n_2_length_match_reg_i_3,
      CO(0) => n_3_length_match_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_length_match_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_length_match_i_5,
      S(2) => n_0_length_match_i_6,
      S(1) => n_0_length_match_i_7,
      S(0) => n_0_length_match_i_8
    );
less_than_10bytes_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115000000000000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(44),
      I1 => \rxgen/rxd_sync\(43),
      I2 => \rxgen/rxd_sync\(42),
      I3 => \rxgen/rxd_sync\(41),
      I4 => n_0_less_than_10bytes_i_2,
      I5 => n_0_less_than_10bytes_i_3,
      O => \rxgen/decode/less_than_10bytes0\
    );
less_than_10bytes_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \rxgen/rxd_sync\(36),
      I1 => \rxgen/rxd_sync\(35),
      I2 => \rxgen/decode/start_flag_reg1\,
      I3 => \rxgen/rxd_sync\(39),
      I4 => \rxgen/rxd_sync\(37),
      I5 => \rxgen/rxd_sync\(38),
      O => n_0_less_than_10bytes_i_2
    );
less_than_10bytes_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/rxd_sync\(46),
      I1 => \rxgen/rxd_sync\(45),
      I2 => \rxgen/rxd_sync\(33),
      I3 => \rxgen/rxd_sync\(34),
      I4 => \rxgen/rxd_sync\(47),
      I5 => \rxgen/rxd_sync\(32),
      O => n_0_less_than_10bytes_i_3
    );
less_than_2bytes_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \rxgen/length_type\(3),
      I1 => \rxgen/decode/less_than_10bytes\,
      I2 => \rxgen/length_type\(1),
      I3 => \rxgen/length_type\(2),
      O => \rxgen/decode/less_than_2bytes0\
    );
load_max_count_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\,
      O => n_0_load_max_count_i_1
    );
local_failure_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCA0"
    )
    port map (
      I0 => \rsgen/d\,
      I1 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[0]\,
      I2 => \rsgen/detect_link_fail/sm_active_reg__0\,
      I3 => \rsgen/detect_link_fail/local_failure0\,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => n_0_local_failure_i_1
    );
local_failure_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002B220000"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_cnt_reg\(0),
      I1 => n_0_local_failure_i_3,
      I2 => \rsgen/detect_link_fail/seq_upper_mismatch\,
      I3 => \rsgen/detect_link_fail/seq_upper_reg2\,
      I4 => \rsgen/detect_link_fail/seq_cnt_reg\(1),
      I5 => \rsgen/detect_link_fail/seq_cnt_reg\(2),
      O => \rsgen/detect_link_fail/local_failure0\
    );
local_failure_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_lower_mismatch\,
      I1 => \rsgen/detect_link_fail/seq_lower_reg2\,
      O => n_0_local_failure_i_3
    );
\max_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I1 => \n_0_txgen/jumbo_en_frame_reg\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\,
      O => \n_0_max_count[0]_i_1\
    );
\max_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      O => \n_0_max_count[0]_i_3\
    );
\max_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD1D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(3),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[6]\,
      O => \n_0_max_count[0]_i_4\
    );
\max_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD1D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(2),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[5]\,
      O => \n_0_max_count[0]_i_5\
    );
\max_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(1),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[4]\,
      O => \n_0_max_count[0]_i_6\
    );
\max_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(0),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[3]\,
      O => \n_0_max_count[0]_i_7\
    );
\max_count[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD1D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(7),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[10]\,
      O => \n_0_max_count[4]_i_2\
    );
\max_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(6),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[9]\,
      O => \n_0_max_count[4]_i_3\
    );
\max_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD1D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(5),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[8]\,
      O => \n_0_max_count[4]_i_4\
    );
\max_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD1D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(4),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[7]\,
      O => \n_0_max_count[4]_i_5\
    );
\max_count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(11),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[14]\,
      O => \n_0_max_count[8]_i_2\
    );
\max_count[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(10),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[13]\,
      O => \n_0_max_count[8]_i_3\
    );
\max_count[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(9),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[12]\,
      O => \n_0_max_count[8]_i_4\
    );
\max_count[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11D11111"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(8),
      I1 => \txgen/tx_controller_inst/state_inst/load_max_count\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_txgen/mtu_size_frame_reg[11]\,
      O => \n_0_max_count[8]_i_5\
    );
max_count_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000545110001000"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => n_0_is_start_d1_i_3,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I4 => n_0_max_count_enable_i_2,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\,
      O => n_0_max_count_enable_i_1
    );
max_count_enable_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => n_0_max_count_enable_i_2
    );
\max_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_max_count_reg[0]_i_2\,
      CO(2) => \n_1_max_count_reg[0]_i_2\,
      CO(1) => \n_2_max_count_reg[0]_i_2\,
      CO(0) => \n_3_max_count_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_max_count[0]_i_3\,
      DI(2) => \n_0_max_count[0]_i_3\,
      DI(1) => \n_0_max_count[0]_i_3\,
      DI(0) => \n_0_max_count[0]_i_3\,
      O(3) => \n_4_max_count_reg[0]_i_2\,
      O(2) => \n_5_max_count_reg[0]_i_2\,
      O(1) => \n_6_max_count_reg[0]_i_2\,
      O(0) => \n_7_max_count_reg[0]_i_2\,
      S(3) => \n_0_max_count[0]_i_4\,
      S(2) => \n_0_max_count[0]_i_5\,
      S(1) => \n_0_max_count[0]_i_6\,
      S(0) => \n_0_max_count[0]_i_7\
    );
\max_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_max_count_reg[0]_i_2\,
      CO(3) => \n_0_max_count_reg[4]_i_1\,
      CO(2) => \n_1_max_count_reg[4]_i_1\,
      CO(1) => \n_2_max_count_reg[4]_i_1\,
      CO(0) => \n_3_max_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_max_count[0]_i_3\,
      DI(2) => \n_0_max_count[0]_i_3\,
      DI(1) => \n_0_max_count[0]_i_3\,
      DI(0) => \n_0_max_count[0]_i_3\,
      O(3) => \n_4_max_count_reg[4]_i_1\,
      O(2) => \n_5_max_count_reg[4]_i_1\,
      O(1) => \n_6_max_count_reg[4]_i_1\,
      O(0) => \n_7_max_count_reg[4]_i_1\,
      S(3) => \n_0_max_count[4]_i_2\,
      S(2) => \n_0_max_count[4]_i_3\,
      S(1) => \n_0_max_count[4]_i_4\,
      S(0) => \n_0_max_count[4]_i_5\
    );
\max_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_max_count_reg[4]_i_1\,
      CO(3) => \NLW_max_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_max_count_reg[8]_i_1\,
      CO(1) => \n_2_max_count_reg[8]_i_1\,
      CO(0) => \n_3_max_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_max_count[0]_i_3\,
      DI(1) => \n_0_max_count[0]_i_3\,
      DI(0) => \n_0_max_count[0]_i_3\,
      O(3) => \n_4_max_count_reg[8]_i_1\,
      O(2) => \n_5_max_count_reg[8]_i_1\,
      O(1) => \n_6_max_count_reg[8]_i_1\,
      O(0) => \n_7_max_count_reg[8]_i_1\,
      S(3) => \n_0_max_count[8]_i_2\,
      S(2) => \n_0_max_count[8]_i_3\,
      S(1) => \n_0_max_count[8]_i_4\,
      S(0) => \n_0_max_count[8]_i_5\
    );
max_length_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \rxgen/error_detection/exceed_vlan_frame\,
      I1 => \rxgen/error_detection/exceed_normal_frame\,
      I2 => \rxgen/error_detection/max_length_error\,
      I3 => \rxgen/error_detection/start_pipeline\,
      I4 => \^rx_statistics_valid\,
      O => \rxgen/error_detection/max_length_error0\
    );
max_pkt_len_reached_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => n_0_max_pkt_len_reached_i_2,
      I1 => n_0_max_pkt_len_reached_i_3,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\,
      I3 => \txgen/mtusize_limit_exceeded\,
      I4 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      O => n_0_max_pkt_len_reached_i_1
    );
max_pkt_len_reached_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(0),
      I1 => \txgen/tx_controller_inst/state_inst/max_count_reg\(3),
      I2 => \txgen/tx_controller_inst/state_inst/max_count_reg\(1),
      I3 => \txgen/tx_controller_inst/state_inst/max_count_reg\(8),
      I4 => \txgen/tx_controller_inst/state_inst/max_count_reg\(2),
      I5 => \txgen/tx_controller_inst/state_inst/max_count_reg\(4),
      O => n_0_max_pkt_len_reached_i_2
    );
max_pkt_len_reached_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_count_reg\(5),
      I1 => \txgen/tx_controller_inst/state_inst/max_count_reg\(9),
      I2 => \txgen/tx_controller_inst/state_inst/max_count_reg\(10),
      I3 => \txgen/tx_controller_inst/state_inst/max_count_reg\(6),
      I4 => \txgen/tx_controller_inst/state_inst/max_count_reg\(11),
      I5 => \txgen/tx_controller_inst/state_inst/max_count_reg\(7),
      O => n_0_max_pkt_len_reached_i_3
    );
max_pkt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      I1 => \txgen/tx_controller_inst/state_inst/start_int_d1\,
      I2 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in\,
      O => n_0_max_pkt_reg_i_1
    );
mtusize_limit_exceeded_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => n_0_mtusize_limit_exceeded_int_i_2,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \n_0_txgen/jumbo_en_frame_reg\,
      I3 => \txgen/mtu_en_frame\,
      O => n_0_mtusize_limit_exceeded_int_i_1
    );
mtusize_limit_exceeded_int_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(5),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(5)
    );
mtusize_limit_exceeded_int_i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      O => n_0_mtusize_limit_exceeded_int_i_102
    );
mtusize_limit_exceeded_int_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      O => n_0_mtusize_limit_exceeded_int_i_103
    );
mtusize_limit_exceeded_int_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      O => n_0_mtusize_limit_exceeded_int_i_104
    );
mtusize_limit_exceeded_int_i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      O => n_0_mtusize_limit_exceeded_int_i_105
    );
mtusize_limit_exceeded_int_i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      O => n_0_mtusize_limit_exceeded_int_i_106
    );
mtusize_limit_exceeded_int_i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      O => n_0_mtusize_limit_exceeded_int_i_107
    );
mtusize_limit_exceeded_int_i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      O => n_0_mtusize_limit_exceeded_int_i_108
    );
mtusize_limit_exceeded_int_i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      O => n_0_mtusize_limit_exceeded_int_i_109
    );
mtusize_limit_exceeded_int_i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      O => n_0_mtusize_limit_exceeded_int_i_110
    );
mtusize_limit_exceeded_int_i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      O => n_0_mtusize_limit_exceeded_int_i_111
    );
mtusize_limit_exceeded_int_i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      O => n_0_mtusize_limit_exceeded_int_i_112
    );
mtusize_limit_exceeded_int_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_117,
      O => n_0_mtusize_limit_exceeded_int_i_113
    );
mtusize_limit_exceeded_int_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[2]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_117,
      O => n_0_mtusize_limit_exceeded_int_i_114
    );
mtusize_limit_exceeded_int_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[1]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_117,
      O => n_0_mtusize_limit_exceeded_int_i_115
    );
mtusize_limit_exceeded_int_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      O => n_0_mtusize_limit_exceeded_int_i_116
    );
mtusize_limit_exceeded_int_i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      O => n_0_mtusize_limit_exceeded_int_i_118
    );
mtusize_limit_exceeded_int_i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      O => n_0_mtusize_limit_exceeded_int_i_119
    );
mtusize_limit_exceeded_int_i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      O => n_0_mtusize_limit_exceeded_int_i_120
    );
mtusize_limit_exceeded_int_i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      O => n_0_mtusize_limit_exceeded_int_i_121
    );
mtusize_limit_exceeded_int_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(2),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(2)
    );
mtusize_limit_exceeded_int_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(4),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(4)
    );
mtusize_limit_exceeded_int_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(3),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(3)
    );
mtusize_limit_exceeded_int_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_mtusize_limit_exceeded_int_i_77,
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(2),
      O => n_0_mtusize_limit_exceeded_int_i_125
    );
mtusize_limit_exceeded_int_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(1)
    );
mtusize_limit_exceeded_int_i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      O => n_0_mtusize_limit_exceeded_int_i_127
    );
mtusize_limit_exceeded_int_i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      O => n_0_mtusize_limit_exceeded_int_i_128
    );
mtusize_limit_exceeded_int_i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      O => n_0_mtusize_limit_exceeded_int_i_129
    );
mtusize_limit_exceeded_int_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_46,
      O => n_0_mtusize_limit_exceeded_int_i_13
    );
mtusize_limit_exceeded_int_i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      O => n_0_mtusize_limit_exceeded_int_i_130
    );
mtusize_limit_exceeded_int_i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      O => n_0_mtusize_limit_exceeded_int_i_131
    );
mtusize_limit_exceeded_int_i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      O => n_0_mtusize_limit_exceeded_int_i_132
    );
mtusize_limit_exceeded_int_i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      O => n_0_mtusize_limit_exceeded_int_i_133
    );
mtusize_limit_exceeded_int_i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      O => n_0_mtusize_limit_exceeded_int_i_134
    );
mtusize_limit_exceeded_int_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[13]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_46,
      O => n_0_mtusize_limit_exceeded_int_i_14
    );
mtusize_limit_exceeded_int_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[12]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_47,
      O => n_0_mtusize_limit_exceeded_int_i_15
    );
mtusize_limit_exceeded_int_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[11]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_22,
      O => n_0_mtusize_limit_exceeded_int_i_17
    );
mtusize_limit_exceeded_int_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[10]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_22,
      O => n_0_mtusize_limit_exceeded_int_i_18
    );
mtusize_limit_exceeded_int_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[9]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_22,
      O => n_0_mtusize_limit_exceeded_int_i_19
    );
mtusize_limit_exceeded_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0F0C0A0C000C0A"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in\,
      I1 => n_0_mtusize_limit_exceeded_int_i_4,
      I2 => \txgen/mtusize_limit_exceeded\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I5 => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0\,
      O => n_0_mtusize_limit_exceeded_int_i_2
    );
mtusize_limit_exceeded_int_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[8]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_53,
      O => n_0_mtusize_limit_exceeded_int_i_20
    );
mtusize_limit_exceeded_int_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[14]\,
      O => n_0_mtusize_limit_exceeded_int_i_24
    );
mtusize_limit_exceeded_int_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[13]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[12]\,
      O => n_0_mtusize_limit_exceeded_int_i_25
    );
mtusize_limit_exceeded_int_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[11]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[10]\,
      O => n_0_mtusize_limit_exceeded_int_i_26
    );
mtusize_limit_exceeded_int_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[8]\,
      O => n_0_mtusize_limit_exceeded_int_i_27
    );
mtusize_limit_exceeded_int_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      O => n_0_mtusize_limit_exceeded_int_i_28
    );
mtusize_limit_exceeded_int_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[12]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[13]\,
      O => n_0_mtusize_limit_exceeded_int_i_29
    );
mtusize_limit_exceeded_int_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[10]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[11]\,
      O => n_0_mtusize_limit_exceeded_int_i_30
    );
mtusize_limit_exceeded_int_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[8]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[9]\,
      O => n_0_mtusize_limit_exceeded_int_i_31
    );
mtusize_limit_exceeded_int_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(14),
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      O => n_0_mtusize_limit_exceeded_int_i_33
    );
mtusize_limit_exceeded_int_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(12),
      I1 => \n_0_txgen/mtu_size_frame_reg[12]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[13]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(13),
      O => n_0_mtusize_limit_exceeded_int_i_34
    );
mtusize_limit_exceeded_int_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(10),
      I1 => \n_0_txgen/mtu_size_frame_reg[10]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[11]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(11),
      O => n_0_mtusize_limit_exceeded_int_i_35
    );
mtusize_limit_exceeded_int_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(8),
      I1 => \n_0_txgen/mtu_size_frame_reg[8]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[9]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(9),
      O => n_0_mtusize_limit_exceeded_int_i_36
    );
mtusize_limit_exceeded_int_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(14),
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      O => n_0_mtusize_limit_exceeded_int_i_37
    );
mtusize_limit_exceeded_int_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(13),
      I1 => \n_0_txgen/mtu_size_frame_reg[13]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(12),
      I4 => \n_0_txgen/mtu_size_frame_reg[12]\,
      O => n_0_mtusize_limit_exceeded_int_i_38
    );
mtusize_limit_exceeded_int_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(11),
      I1 => \n_0_txgen/mtu_size_frame_reg[11]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(10),
      I4 => \n_0_txgen/mtu_size_frame_reg[10]\,
      O => n_0_mtusize_limit_exceeded_int_i_39
    );
mtusize_limit_exceeded_int_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I2 => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in\,
      O => n_0_mtusize_limit_exceeded_int_i_4
    );
mtusize_limit_exceeded_int_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(9),
      I1 => \n_0_txgen/mtu_size_frame_reg[9]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(8),
      I4 => \n_0_txgen/mtu_size_frame_reg[8]\,
      O => n_0_mtusize_limit_exceeded_int_i_40
    );
mtusize_limit_exceeded_int_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[11]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_47,
      O => n_0_mtusize_limit_exceeded_int_i_42
    );
mtusize_limit_exceeded_int_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[10]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_47,
      O => n_0_mtusize_limit_exceeded_int_i_43
    );
mtusize_limit_exceeded_int_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[9]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_47,
      O => n_0_mtusize_limit_exceeded_int_i_44
    );
mtusize_limit_exceeded_int_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[8]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_85,
      O => n_0_mtusize_limit_exceeded_int_i_45
    );
mtusize_limit_exceeded_int_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_53,
      O => n_0_mtusize_limit_exceeded_int_i_49
    );
mtusize_limit_exceeded_int_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[6]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_53,
      O => n_0_mtusize_limit_exceeded_int_i_50
    );
mtusize_limit_exceeded_int_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_53,
      O => n_0_mtusize_limit_exceeded_int_i_51
    );
mtusize_limit_exceeded_int_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[4]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_96,
      O => n_0_mtusize_limit_exceeded_int_i_52
    );
mtusize_limit_exceeded_int_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(14),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(14)
    );
mtusize_limit_exceeded_int_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(13),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(13)
    );
mtusize_limit_exceeded_int_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(12),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(12)
    );
mtusize_limit_exceeded_int_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(11),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(11)
    );
mtusize_limit_exceeded_int_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(10),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(10)
    );
mtusize_limit_exceeded_int_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(9),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(9)
    );
mtusize_limit_exceeded_int_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[6]\,
      O => n_0_mtusize_limit_exceeded_int_i_60
    );
mtusize_limit_exceeded_int_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[4]\,
      O => n_0_mtusize_limit_exceeded_int_i_61
    );
mtusize_limit_exceeded_int_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      I1 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[2]\,
      O => n_0_mtusize_limit_exceeded_int_i_62
    );
mtusize_limit_exceeded_int_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I1 => \n_0_txgen/mtu_size_frame_reg[1]\,
      I2 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I3 => \n_0_txgen/mtu_size_frame_reg[0]\,
      O => n_0_mtusize_limit_exceeded_int_i_63
    );
mtusize_limit_exceeded_int_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[6]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[7]\,
      O => n_0_mtusize_limit_exceeded_int_i_64
    );
mtusize_limit_exceeded_int_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[4]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[5]\,
      O => n_0_mtusize_limit_exceeded_int_i_65
    );
mtusize_limit_exceeded_int_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[2]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[3]\,
      O => n_0_mtusize_limit_exceeded_int_i_66
    );
mtusize_limit_exceeded_int_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I1 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I2 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I3 => \n_0_txgen/mtu_size_frame_reg[1]\,
      O => n_0_mtusize_limit_exceeded_int_i_67
    );
mtusize_limit_exceeded_int_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(6),
      I1 => \n_0_txgen/mtu_size_frame_reg[6]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(7),
      O => n_0_mtusize_limit_exceeded_int_i_68
    );
mtusize_limit_exceeded_int_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(4),
      I1 => \n_0_txgen/mtu_size_frame_reg[4]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(5),
      O => n_0_mtusize_limit_exceeded_int_i_69
    );
mtusize_limit_exceeded_int_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[14]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_21,
      O => n_0_mtusize_limit_exceeded_int_i_7
    );
mtusize_limit_exceeded_int_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(2),
      I1 => \n_0_txgen/mtu_size_frame_reg[2]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(3),
      O => n_0_mtusize_limit_exceeded_int_i_70
    );
mtusize_limit_exceeded_int_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0002"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I1 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I2 => \n_0_txgen/mtu_size_frame_reg[1]\,
      I3 => n_0_mtusize_limit_exceeded_int_i_77,
      I4 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      O => n_0_mtusize_limit_exceeded_int_i_71
    );
mtusize_limit_exceeded_int_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(7),
      I1 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(6),
      I4 => \n_0_txgen/mtu_size_frame_reg[6]\,
      O => n_0_mtusize_limit_exceeded_int_i_72
    );
mtusize_limit_exceeded_int_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(5),
      I1 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(4),
      I4 => \n_0_txgen/mtu_size_frame_reg[4]\,
      O => n_0_mtusize_limit_exceeded_int_i_73
    );
mtusize_limit_exceeded_int_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09003039"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(3),
      I1 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I2 => n_0_mtusize_limit_exceeded_int_i_77,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(2),
      I4 => \n_0_txgen/mtu_size_frame_reg[2]\,
      O => n_0_mtusize_limit_exceeded_int_i_74
    );
mtusize_limit_exceeded_int_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21000C2D"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      I2 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I3 => \txgen/axi_tx_xgmac_i/minusOp\(1),
      I4 => \n_0_txgen/mtu_size_frame_reg[1]\,
      O => n_0_mtusize_limit_exceeded_int_i_75
    );
mtusize_limit_exceeded_int_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      I4 => n_0_mtusize_limit_exceeded_int_i_103,
      I5 => n_0_mtusize_limit_exceeded_int_i_104,
      O => n_0_mtusize_limit_exceeded_int_i_77
    );
mtusize_limit_exceeded_int_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[13]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_21,
      O => n_0_mtusize_limit_exceeded_int_i_8
    );
mtusize_limit_exceeded_int_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[7]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_85,
      O => n_0_mtusize_limit_exceeded_int_i_81
    );
mtusize_limit_exceeded_int_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[6]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_85,
      O => n_0_mtusize_limit_exceeded_int_i_82
    );
mtusize_limit_exceeded_int_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[5]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_85,
      O => n_0_mtusize_limit_exceeded_int_i_83
    );
mtusize_limit_exceeded_int_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[4]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_117,
      O => n_0_mtusize_limit_exceeded_int_i_84
    );
mtusize_limit_exceeded_int_i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      O => n_0_mtusize_limit_exceeded_int_i_86
    );
mtusize_limit_exceeded_int_i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      O => n_0_mtusize_limit_exceeded_int_i_87
    );
mtusize_limit_exceeded_int_i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      O => n_0_mtusize_limit_exceeded_int_i_88
    );
mtusize_limit_exceeded_int_i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      O => n_0_mtusize_limit_exceeded_int_i_89
    );
mtusize_limit_exceeded_int_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[12]\,
      I1 => n_4_mtusize_limit_exceeded_int_reg_i_22,
      O => n_0_mtusize_limit_exceeded_int_i_9
    );
mtusize_limit_exceeded_int_i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      O => n_0_mtusize_limit_exceeded_int_i_90
    );
mtusize_limit_exceeded_int_i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      O => n_0_mtusize_limit_exceeded_int_i_91
    );
mtusize_limit_exceeded_int_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I1 => n_5_mtusize_limit_exceeded_int_reg_i_96,
      O => n_0_mtusize_limit_exceeded_int_i_92
    );
mtusize_limit_exceeded_int_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[2]\,
      I1 => n_6_mtusize_limit_exceeded_int_reg_i_96,
      O => n_0_mtusize_limit_exceeded_int_i_93
    );
mtusize_limit_exceeded_int_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[1]\,
      I1 => n_7_mtusize_limit_exceeded_int_reg_i_96,
      O => n_0_mtusize_limit_exceeded_int_i_94
    );
mtusize_limit_exceeded_int_i_95: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => \n_0_txgen/mtu_size_frame_reg[0]\,
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      I2 => \txgen/axi_tx_xgmac_i/minusOp\(0),
      O => n_0_mtusize_limit_exceeded_int_i_95
    );
mtusize_limit_exceeded_int_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(8),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(8)
    );
mtusize_limit_exceeded_int_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(7),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(7)
    );
mtusize_limit_exceeded_int_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/minusOp\(6),
      I1 => n_0_mtusize_limit_exceeded_int_i_77,
      O => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(6)
    );
mtusize_limit_exceeded_int_reg_i_10: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_23,
      CO(3) => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int03_in\,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_10,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_10,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_10,
      CYINIT => \<const0>\,
      DI(3) => n_0_mtusize_limit_exceeded_int_i_24,
      DI(2) => n_0_mtusize_limit_exceeded_int_i_25,
      DI(1) => n_0_mtusize_limit_exceeded_int_i_26,
      DI(0) => n_0_mtusize_limit_exceeded_int_i_27,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_28,
      S(2) => n_0_mtusize_limit_exceeded_int_i_29,
      S(1) => n_0_mtusize_limit_exceeded_int_i_30,
      S(0) => n_0_mtusize_limit_exceeded_int_i_31
    );
mtusize_limit_exceeded_int_reg_i_101: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_101,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_101,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_101,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_101,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      DI(2) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      DI(1) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/axi_tx_xgmac_i/minusOp\(5 downto 2),
      S(3) => n_0_mtusize_limit_exceeded_int_i_127,
      S(2) => n_0_mtusize_limit_exceeded_int_i_128,
      S(1) => n_0_mtusize_limit_exceeded_int_i_129,
      S(0) => n_0_mtusize_limit_exceeded_int_i_130
    );
mtusize_limit_exceeded_int_reg_i_11: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_32,
      CO(3) => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int05_in\,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_11,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_11,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_11,
      CYINIT => \<const0>\,
      DI(3) => n_0_mtusize_limit_exceeded_int_i_33,
      DI(2) => n_0_mtusize_limit_exceeded_int_i_34,
      DI(1) => n_0_mtusize_limit_exceeded_int_i_35,
      DI(0) => n_0_mtusize_limit_exceeded_int_i_36,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_37,
      S(2) => n_0_mtusize_limit_exceeded_int_i_38,
      S(1) => n_0_mtusize_limit_exceeded_int_i_39,
      S(0) => n_0_mtusize_limit_exceeded_int_i_40
    );
mtusize_limit_exceeded_int_reg_i_117: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_117,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_117,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_117,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_117,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_117,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_117,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_117,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_117,
      S(3) => n_0_mtusize_limit_exceeded_int_i_131,
      S(2) => n_0_mtusize_limit_exceeded_int_i_132,
      S(1) => n_0_mtusize_limit_exceeded_int_i_133,
      S(0) => n_0_mtusize_limit_exceeded_int_i_134
    );
mtusize_limit_exceeded_int_reg_i_12: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_41,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_12,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_12,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_12,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_12,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[11]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[10]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[9]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[8]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_42,
      S(2) => n_0_mtusize_limit_exceeded_int_i_43,
      S(1) => n_0_mtusize_limit_exceeded_int_i_44,
      S(0) => n_0_mtusize_limit_exceeded_int_i_45
    );
mtusize_limit_exceeded_int_reg_i_16: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_48,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_16,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_16,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_16,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_16,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[7]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[6]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[5]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[4]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_49,
      S(2) => n_0_mtusize_limit_exceeded_int_i_50,
      S(1) => n_0_mtusize_limit_exceeded_int_i_51,
      S(0) => n_0_mtusize_limit_exceeded_int_i_52
    );
mtusize_limit_exceeded_int_reg_i_21: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_22,
      CO(3 downto 1) => NLW_mtusize_limit_exceeded_int_reg_i_21_CO_UNCONNECTED(3 downto 1),
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_21,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => NLW_mtusize_limit_exceeded_int_reg_i_21_O_UNCONNECTED(3 downto 2),
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_21,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_21,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(14 downto 13)
    );
mtusize_limit_exceeded_int_reg_i_22: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_53,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_22,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_22,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_22,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_22,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_22,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_22,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_22,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_22,
      S(3 downto 0) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(12 downto 9)
    );
mtusize_limit_exceeded_int_reg_i_23: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_23,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_23,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_23,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_23,
      CYINIT => \<const0>\,
      DI(3) => n_0_mtusize_limit_exceeded_int_i_60,
      DI(2) => n_0_mtusize_limit_exceeded_int_i_61,
      DI(1) => n_0_mtusize_limit_exceeded_int_i_62,
      DI(0) => n_0_mtusize_limit_exceeded_int_i_63,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_64,
      S(2) => n_0_mtusize_limit_exceeded_int_i_65,
      S(1) => n_0_mtusize_limit_exceeded_int_i_66,
      S(0) => n_0_mtusize_limit_exceeded_int_i_67
    );
mtusize_limit_exceeded_int_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_6,
      CO(3) => NLW_mtusize_limit_exceeded_int_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_3,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_3,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[14]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[13]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[12]\,
      O(3) => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int01_in\,
      O(2 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_3_O_UNCONNECTED(2 downto 0),
      S(3) => \<const1>\,
      S(2) => n_0_mtusize_limit_exceeded_int_i_7,
      S(1) => n_0_mtusize_limit_exceeded_int_i_8,
      S(0) => n_0_mtusize_limit_exceeded_int_i_9
    );
mtusize_limit_exceeded_int_reg_i_32: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_32,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_32,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_32,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_32,
      CYINIT => \<const0>\,
      DI(3) => n_0_mtusize_limit_exceeded_int_i_68,
      DI(2) => n_0_mtusize_limit_exceeded_int_i_69,
      DI(1) => n_0_mtusize_limit_exceeded_int_i_70,
      DI(0) => n_0_mtusize_limit_exceeded_int_i_71,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_72,
      S(2) => n_0_mtusize_limit_exceeded_int_i_73,
      S(1) => n_0_mtusize_limit_exceeded_int_i_74,
      S(0) => n_0_mtusize_limit_exceeded_int_i_75
    );
mtusize_limit_exceeded_int_reg_i_41: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_80,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_41,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_41,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_41,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_41,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[7]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[6]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[5]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[4]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_41_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_81,
      S(2) => n_0_mtusize_limit_exceeded_int_i_82,
      S(1) => n_0_mtusize_limit_exceeded_int_i_83,
      S(0) => n_0_mtusize_limit_exceeded_int_i_84
    );
mtusize_limit_exceeded_int_reg_i_46: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_47,
      CO(3 downto 1) => NLW_mtusize_limit_exceeded_int_reg_i_46_CO_UNCONNECTED(3 downto 1),
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_46,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => NLW_mtusize_limit_exceeded_int_reg_i_46_O_UNCONNECTED(3 downto 2),
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_46,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_46,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_mtusize_limit_exceeded_int_i_86,
      S(0) => n_0_mtusize_limit_exceeded_int_i_87
    );
mtusize_limit_exceeded_int_reg_i_47: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_85,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_47,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_47,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_47,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_47,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_47,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_47,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_47,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_47,
      S(3) => n_0_mtusize_limit_exceeded_int_i_88,
      S(2) => n_0_mtusize_limit_exceeded_int_i_89,
      S(1) => n_0_mtusize_limit_exceeded_int_i_90,
      S(0) => n_0_mtusize_limit_exceeded_int_i_91
    );
mtusize_limit_exceeded_int_reg_i_48: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_48,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_48,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_48,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_48,
      CYINIT => \<const1>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[3]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[2]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[1]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[0]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_48_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_92,
      S(2) => n_0_mtusize_limit_exceeded_int_i_93,
      S(1) => n_0_mtusize_limit_exceeded_int_i_94,
      S(0) => n_0_mtusize_limit_exceeded_int_i_95
    );
mtusize_limit_exceeded_int_reg_i_5: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_12,
      CO(3) => NLW_mtusize_limit_exceeded_int_reg_i_5_CO_UNCONNECTED(3),
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_5,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_5,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_5,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[14]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[13]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[12]\,
      O(3) => \txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int0\,
      O(2 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_5_O_UNCONNECTED(2 downto 0),
      S(3) => \<const1>\,
      S(2) => n_0_mtusize_limit_exceeded_int_i_13,
      S(1) => n_0_mtusize_limit_exceeded_int_i_14,
      S(0) => n_0_mtusize_limit_exceeded_int_i_15
    );
mtusize_limit_exceeded_int_reg_i_53: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_96,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_53,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_53,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_53,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_53,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_53,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_53,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_53,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_53,
      S(3 downto 0) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(8 downto 5)
    );
mtusize_limit_exceeded_int_reg_i_6: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_16,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_6,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_6,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_6,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_6,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[11]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[10]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[9]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[8]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_17,
      S(2) => n_0_mtusize_limit_exceeded_int_i_18,
      S(1) => n_0_mtusize_limit_exceeded_int_i_19,
      S(0) => n_0_mtusize_limit_exceeded_int_i_20
    );
mtusize_limit_exceeded_int_reg_i_76: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_78,
      CO(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_76_CO_UNCONNECTED(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => NLW_mtusize_limit_exceeded_int_reg_i_76_O_UNCONNECTED(3 downto 1),
      O(0) => \txgen/axi_tx_xgmac_i/minusOp\(14),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_mtusize_limit_exceeded_int_i_102
    );
mtusize_limit_exceeded_int_reg_i_78: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_79,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_78,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_78,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_78,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_78,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      DI(2) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      DI(1) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      DI(0) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      O(3 downto 0) => \txgen/axi_tx_xgmac_i/minusOp\(13 downto 10),
      S(3) => n_0_mtusize_limit_exceeded_int_i_105,
      S(2) => n_0_mtusize_limit_exceeded_int_i_106,
      S(1) => n_0_mtusize_limit_exceeded_int_i_107,
      S(0) => n_0_mtusize_limit_exceeded_int_i_108
    );
mtusize_limit_exceeded_int_reg_i_79: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_101,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_79,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_79,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_79,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_79,
      CYINIT => \<const0>\,
      DI(3) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      DI(2) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      DI(1) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      DI(0) => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      O(3 downto 0) => \txgen/axi_tx_xgmac_i/minusOp\(9 downto 6),
      S(3) => n_0_mtusize_limit_exceeded_int_i_109,
      S(2) => n_0_mtusize_limit_exceeded_int_i_110,
      S(1) => n_0_mtusize_limit_exceeded_int_i_111,
      S(0) => n_0_mtusize_limit_exceeded_int_i_112
    );
mtusize_limit_exceeded_int_reg_i_80: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_80,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_80,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_80,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_80,
      CYINIT => \<const1>\,
      DI(3) => \n_0_txgen/mtu_size_frame_reg[3]\,
      DI(2) => \n_0_txgen/mtu_size_frame_reg[2]\,
      DI(1) => \n_0_txgen/mtu_size_frame_reg[1]\,
      DI(0) => \n_0_txgen/mtu_size_frame_reg[0]\,
      O(3 downto 0) => NLW_mtusize_limit_exceeded_int_reg_i_80_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_mtusize_limit_exceeded_int_i_113,
      S(2) => n_0_mtusize_limit_exceeded_int_i_114,
      S(1) => n_0_mtusize_limit_exceeded_int_i_115,
      S(0) => n_0_mtusize_limit_exceeded_int_i_116
    );
mtusize_limit_exceeded_int_reg_i_85: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_mtusize_limit_exceeded_int_reg_i_117,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_85,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_85,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_85,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_85,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_85,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_85,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_85,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_85,
      S(3) => n_0_mtusize_limit_exceeded_int_i_118,
      S(2) => n_0_mtusize_limit_exceeded_int_i_119,
      S(1) => n_0_mtusize_limit_exceeded_int_i_120,
      S(0) => n_0_mtusize_limit_exceeded_int_i_121
    );
mtusize_limit_exceeded_int_reg_i_96: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_mtusize_limit_exceeded_int_reg_i_96,
      CO(2) => n_1_mtusize_limit_exceeded_int_reg_i_96,
      CO(1) => n_2_mtusize_limit_exceeded_int_reg_i_96,
      CO(0) => n_3_mtusize_limit_exceeded_int_reg_i_96,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(2),
      DI(0) => \<const0>\,
      O(3) => n_4_mtusize_limit_exceeded_int_reg_i_96,
      O(2) => n_5_mtusize_limit_exceeded_int_reg_i_96,
      O(1) => n_6_mtusize_limit_exceeded_int_reg_i_96,
      O(0) => n_7_mtusize_limit_exceeded_int_reg_i_96,
      S(3 downto 2) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(4 downto 3),
      S(1) => n_0_mtusize_limit_exceeded_int_i_125,
      S(0) => \txgen/axi_tx_xgmac_i/last_if_byte_counter\(1)
    );
multicast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0C0A"
    )
    port map (
      I0 => \^tx_statistics_vector\(2),
      I1 => \txgen/decode_frame/dst_addr\(0),
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => \txgen/decode_frame/start_d2\,
      I4 => \txgen/decode_frame/multi_int\,
      O => n_0_multicast_i_1
    );
multicast_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(24),
      I1 => \txgen/decode_frame/dst_addr\(25),
      I2 => \txgen/decode_frame/dst_addr\(29),
      I3 => \txgen/decode_frame/dst_addr\(28),
      I4 => \txgen/decode_frame/dst_addr\(27),
      I5 => \txgen/decode_frame/dst_addr\(26),
      O => n_0_multicast_i_10
    );
multicast_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(30),
      I1 => \txgen/decode_frame/dst_addr\(31),
      I2 => \txgen/decode_frame/dst_addr\(4),
      I3 => \txgen/decode_frame/dst_addr\(5),
      I4 => \txgen/decode_frame/dst_addr\(15),
      I5 => \txgen/decode_frame/dst_addr\(10),
      O => n_0_multicast_i_11
    );
multicast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_multicast_i_3,
      I1 => n_0_multicast_i_4,
      I2 => n_0_multicast_i_5,
      O => \txgen/decode_frame/multi_int\
    );
multicast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(38),
      I1 => \txgen/decode_frame/dst_addr\(39),
      I2 => \txgen/decode_frame/dst_addr\(43),
      I3 => \txgen/decode_frame/dst_addr\(42),
      I4 => \txgen/decode_frame/dst_addr\(41),
      I5 => \txgen/decode_frame/dst_addr\(40),
      O => n_0_multicast_i_3
    );
multicast_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(32),
      I1 => \txgen/decode_frame/dst_addr\(33),
      I2 => \txgen/decode_frame/dst_addr\(37),
      I3 => \txgen/decode_frame/dst_addr\(36),
      I4 => \txgen/decode_frame/dst_addr\(35),
      I5 => \txgen/decode_frame/dst_addr\(34),
      O => n_0_multicast_i_4
    );
multicast_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_multicast_i_6,
      I1 => n_0_multicast_i_7,
      I2 => n_0_multicast_i_8,
      I3 => n_0_multicast_i_9,
      I4 => n_0_multicast_i_10,
      I5 => n_0_multicast_i_11,
      O => n_0_multicast_i_5
    );
multicast_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(18),
      I1 => \txgen/decode_frame/dst_addr\(19),
      I2 => \txgen/decode_frame/dst_addr\(23),
      I3 => \txgen/decode_frame/dst_addr\(22),
      I4 => \txgen/decode_frame/dst_addr\(21),
      I5 => \txgen/decode_frame/dst_addr\(20),
      O => n_0_multicast_i_6
    );
multicast_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(44),
      I1 => \txgen/decode_frame/dst_addr\(45),
      I2 => \txgen/decode_frame/dst_addr\(17),
      I3 => \txgen/decode_frame/dst_addr\(16),
      I4 => \txgen/decode_frame/dst_addr\(46),
      I5 => \txgen/decode_frame/dst_addr\(47),
      O => n_0_multicast_i_7
    );
multicast_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(3),
      I1 => \txgen/decode_frame/dst_addr\(2),
      I2 => \txgen/decode_frame/dst_addr\(1),
      I3 => \txgen/decode_frame/dst_addr\(13),
      I4 => \txgen/decode_frame/dst_addr\(9),
      I5 => \txgen/decode_frame/dst_addr\(11),
      O => n_0_multicast_i_8
    );
multicast_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \txgen/decode_frame/dst_addr\(7),
      I1 => \txgen/decode_frame/dst_addr\(6),
      I2 => \txgen/decode_frame/dst_addr\(8),
      I3 => \txgen/decode_frame/dst_addr\(0),
      I4 => \txgen/decode_frame/dst_addr\(14),
      I5 => \txgen/decode_frame/dst_addr\(12),
      O => n_0_multicast_i_9
    );
multicast_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1311111103000000"
    )
    port map (
      I0 => \rxgen/address_decoding/end_of_frame_reg\,
      I1 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I2 => \n_0_rxgen/address_decoding/broad_add_match_reg\,
      I3 => \rxgen/address_decoding/frame_start_reg2\,
      I4 => \rxgen/dest_add\(0),
      I5 => \rxgen/multicast_match\,
      O => n_0_multicast_match_i_1
    );
multicast_pause_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_multicast_pause_i_2,
      I1 => \rxgen/dest_add\(22),
      I2 => \rxgen/dest_add\(23),
      I3 => n_0_multicast_pause_i_3,
      O => \rxgen/address_decoding/multicast_pause\
    );
multicast_pause_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \rxgen/dest_add\(19),
      I1 => \rxgen/dest_add\(16),
      I2 => \rxgen/dest_add\(0),
      I3 => \rxgen/dest_add\(21),
      I4 => \rxgen/dest_add\(18),
      I5 => \rxgen/dest_add\(20),
      O => n_0_multicast_pause_i_10
    );
multicast_pause_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \rxgen/dest_add\(37),
      I1 => \rxgen/dest_add\(38),
      I2 => \rxgen/dest_add\(36),
      I3 => \rxgen/dest_add\(41),
      I4 => \rxgen/dest_add\(40),
      I5 => n_0_multicast_pause_i_4,
      O => n_0_multicast_pause_i_2
    );
multicast_pause_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_multicast_pause_i_5,
      I1 => n_0_multicast_pause_i_6,
      I2 => n_0_multicast_pause_i_7,
      I3 => n_0_multicast_pause_i_8,
      I4 => n_0_multicast_pause_i_9,
      I5 => n_0_multicast_pause_i_10,
      O => n_0_multicast_pause_i_3
    );
multicast_pause_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/dest_add\(44),
      I1 => \rxgen/dest_add\(39),
      I2 => \rxgen/dest_add\(47),
      I3 => \rxgen/dest_add\(46),
      I4 => \rxgen/dest_add\(43),
      I5 => \rxgen/dest_add\(42),
      O => n_0_multicast_pause_i_4
    );
multicast_pause_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/dest_add\(31),
      I1 => \rxgen/dest_add\(29),
      I2 => \rxgen/dest_add\(34),
      I3 => \rxgen/dest_add\(33),
      I4 => \rxgen/dest_add\(30),
      I5 => \rxgen/dest_add\(32),
      O => n_0_multicast_pause_i_5
    );
multicast_pause_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/dest_add\(26),
      I1 => \rxgen/dest_add\(45),
      I2 => \rxgen/dest_add\(28),
      I3 => \rxgen/dest_add\(27),
      I4 => \rxgen/dest_add\(25),
      I5 => \rxgen/dest_add\(24),
      O => n_0_multicast_pause_i_6
    );
multicast_pause_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/dest_add\(1),
      I1 => \rxgen/dest_add\(2),
      I2 => \rxgen/dest_add\(3),
      I3 => \rxgen/dest_add\(7),
      I4 => \rxgen/dest_add\(5),
      I5 => \rxgen/dest_add\(4),
      O => n_0_multicast_pause_i_7
    );
multicast_pause_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/dest_add\(8),
      I1 => \rxgen/dest_add\(6),
      I2 => \rxgen/dest_add\(11),
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I4 => \rxgen/dest_add\(10),
      I5 => \rxgen/dest_add\(9),
      O => n_0_multicast_pause_i_8
    );
multicast_pause_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \rxgen/dest_add\(14),
      I1 => \rxgen/dest_add\(35),
      I2 => \rxgen/dest_add\(15),
      I3 => \rxgen/dest_add\(17),
      I4 => \rxgen/dest_add\(13),
      I5 => \rxgen/dest_add\(12),
      O => n_0_multicast_pause_i_9
    );
mux_control_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => \n_0_rxgen/synchronise/rxc_reg1_reg[0]\,
      I1 => \rxgen/synchronise/rxd_reg1\(0),
      I2 => \rxgen/synchronise/rxd_reg1\(1),
      I3 => n_0_start_found_i_2,
      O => n_0_mux_control_i_2
    );
\number_of_bytes[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \rxgen/decode/term_control_reg\(0),
      I1 => \rxgen/address_decoding/end_of_frame_reg\,
      I2 => \n_0_number_of_bytes[0]_i_2\,
      I3 => \n_0_number_of_bytes[0]_i_3\,
      O => \n_0_number_of_bytes[0]_i_1\
    );
\number_of_bytes[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1000001"
    )
    port map (
      I0 => \rxgen/decode/p_5_in\,
      I1 => \rxgen/decode/p_4_in18_in\,
      I2 => \rxgen/decode/p_3_in\,
      I3 => \rxgen/decode/p_1_in11_in\,
      I4 => \rxgen/decode/p_2_in\,
      O => \n_0_number_of_bytes[0]_i_2\
    );
\number_of_bytes[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFB"
    )
    port map (
      I0 => \rxgen/decode/p_0_in10_in\,
      I1 => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      I2 => \rxgen/decode/p_5_in\,
      I3 => \rxgen/decode/p_6_in23_in\,
      O => \n_0_number_of_bytes[0]_i_3\
    );
\number_of_bytes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
    port map (
      I0 => \rxgen/decode/term_control_reg\(1),
      I1 => \rxgen/address_decoding/end_of_frame_reg\,
      I2 => \n_0_number_of_bytes[1]_i_2\,
      I3 => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      I4 => \rxgen/decode/p_1_in11_in\,
      I5 => \rxgen/decode/p_0_in10_in\,
      O => \n_0_number_of_bytes[1]_i_1\
    );
\number_of_bytes[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000005"
    )
    port map (
      I0 => \rxgen/decode/p_3_in\,
      I1 => \rxgen/decode/p_2_in\,
      I2 => \rxgen/decode/p_6_in23_in\,
      I3 => \rxgen/decode/p_5_in\,
      I4 => \rxgen/decode/p_4_in18_in\,
      O => \n_0_number_of_bytes[1]_i_2\
    );
\number_of_bytes[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \rxgen/decode/term_control_reg\(2),
      I1 => \rxgen/address_decoding/end_of_frame_reg\,
      I2 => \rxgen/decode/p_3_in\,
      I3 => \rxgen/decode/p_0_in10_in\,
      O => \n_0_number_of_bytes[2]_i_1\
    );
out_of_bounds_error_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^rx_statistics_valid\,
      I1 => \rxgen/error_detection/exceed_vlan_frame\,
      I2 => \rxgen/error_detection/exceed_normal_frame\,
      I3 => \^rx_statistics_vector\(21),
      O => n_0_out_of_bounds_error_int_i_1
    );
padding_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => \rxgen/padded_frame\,
      I1 => \rxgen/address_decoding/frame_start_reg3\,
      I2 => \n_0_rxgen/decode/stage1_reg\,
      I3 => \rxgen/decode/stage2\,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => n_0_padding_i_1
    );
\pause_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_quanta\(2),
      I1 => \txgen/tx_pause_control_i/count_set\,
      I2 => \txgen/pause_status\,
      I3 => \txgen/tx_pause_control_i/pause_quanta\(1),
      I4 => \txgen/tx_pause_control_i/pause_quanta\(0),
      I5 => \n_0_pause_count[0]_i_3\,
      O => \n_0_pause_count[0]_i_1\
    );
\pause_count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/q\,
      I1 => pause_req_local,
      I2 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      O => \n_0_pause_count[0]_i_3\
    );
\pause_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(3),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(3),
      O => \n_0_pause_count[0]_i_4\
    );
\pause_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(2),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(2),
      O => \n_0_pause_count[0]_i_5\
    );
\pause_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(1),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(1),
      O => \n_0_pause_count[0]_i_6\
    );
\pause_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(0),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(0),
      O => \n_0_pause_count[0]_i_7\
    );
\pause_count[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(15),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(15),
      O => \n_0_pause_count[12]_i_2\
    );
\pause_count[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(14),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(14),
      O => \n_0_pause_count[12]_i_3\
    );
\pause_count[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(13),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(13),
      O => \n_0_pause_count[12]_i_4\
    );
\pause_count[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(12),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(12),
      O => \n_0_pause_count[12]_i_5\
    );
\pause_count[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(7),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(7),
      O => \n_0_pause_count[4]_i_2\
    );
\pause_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(6),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(6),
      O => \n_0_pause_count[4]_i_3\
    );
\pause_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(5),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(5),
      O => \n_0_pause_count[4]_i_4\
    );
\pause_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(4),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(4),
      O => \n_0_pause_count[4]_i_5\
    );
\pause_count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(11),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(11),
      O => \n_0_pause_count[8]_i_2\
    );
\pause_count[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(10),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(10),
      O => \n_0_pause_count[8]_i_3\
    );
\pause_count[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(9),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(9),
      O => \n_0_pause_count[8]_i_4\
    );
\pause_count[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000EFFF"
    )
    port map (
      I0 => pause_value_local(8),
      I1 => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      I2 => pause_req_local,
      I3 => \txgen/tx_pause_control_i/q\,
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(8),
      O => \n_0_pause_count[8]_i_5\
    );
\pause_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_pause_count_reg[0]_i_2\,
      CO(2) => \n_1_pause_count_reg[0]_i_2\,
      CO(1) => \n_2_pause_count_reg[0]_i_2\,
      CO(0) => \n_3_pause_count_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_pause_count[0]_i_3\,
      DI(2) => \n_0_pause_count[0]_i_3\,
      DI(1) => \n_0_pause_count[0]_i_3\,
      DI(0) => \n_0_pause_count[0]_i_3\,
      O(3) => \n_4_pause_count_reg[0]_i_2\,
      O(2) => \n_5_pause_count_reg[0]_i_2\,
      O(1) => \n_6_pause_count_reg[0]_i_2\,
      O(0) => \n_7_pause_count_reg[0]_i_2\,
      S(3) => \n_0_pause_count[0]_i_4\,
      S(2) => \n_0_pause_count[0]_i_5\,
      S(1) => \n_0_pause_count[0]_i_6\,
      S(0) => \n_0_pause_count[0]_i_7\
    );
\pause_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pause_count_reg[8]_i_1\,
      CO(3) => \NLW_pause_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_pause_count_reg[12]_i_1\,
      CO(1) => \n_2_pause_count_reg[12]_i_1\,
      CO(0) => \n_3_pause_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_pause_count[0]_i_3\,
      DI(1) => \n_0_pause_count[0]_i_3\,
      DI(0) => \n_0_pause_count[0]_i_3\,
      O(3) => \n_4_pause_count_reg[12]_i_1\,
      O(2) => \n_5_pause_count_reg[12]_i_1\,
      O(1) => \n_6_pause_count_reg[12]_i_1\,
      O(0) => \n_7_pause_count_reg[12]_i_1\,
      S(3) => \n_0_pause_count[12]_i_2\,
      S(2) => \n_0_pause_count[12]_i_3\,
      S(1) => \n_0_pause_count[12]_i_4\,
      S(0) => \n_0_pause_count[12]_i_5\
    );
\pause_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pause_count_reg[0]_i_2\,
      CO(3) => \n_0_pause_count_reg[4]_i_1\,
      CO(2) => \n_1_pause_count_reg[4]_i_1\,
      CO(1) => \n_2_pause_count_reg[4]_i_1\,
      CO(0) => \n_3_pause_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_pause_count[0]_i_3\,
      DI(2) => \n_0_pause_count[0]_i_3\,
      DI(1) => \n_0_pause_count[0]_i_3\,
      DI(0) => \n_0_pause_count[0]_i_3\,
      O(3) => \n_4_pause_count_reg[4]_i_1\,
      O(2) => \n_5_pause_count_reg[4]_i_1\,
      O(1) => \n_6_pause_count_reg[4]_i_1\,
      O(0) => \n_7_pause_count_reg[4]_i_1\,
      S(3) => \n_0_pause_count[4]_i_2\,
      S(2) => \n_0_pause_count[4]_i_3\,
      S(1) => \n_0_pause_count[4]_i_4\,
      S(0) => \n_0_pause_count[4]_i_5\
    );
\pause_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_pause_count_reg[4]_i_1\,
      CO(3) => \n_0_pause_count_reg[8]_i_1\,
      CO(2) => \n_1_pause_count_reg[8]_i_1\,
      CO(1) => \n_2_pause_count_reg[8]_i_1\,
      CO(0) => \n_3_pause_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_pause_count[0]_i_3\,
      DI(2) => \n_0_pause_count[0]_i_3\,
      DI(1) => \n_0_pause_count[0]_i_3\,
      DI(0) => \n_0_pause_count[0]_i_3\,
      O(3) => \n_4_pause_count_reg[8]_i_1\,
      O(2) => \n_5_pause_count_reg[8]_i_1\,
      O(1) => \n_6_pause_count_reg[8]_i_1\,
      O(0) => \n_7_pause_count_reg[8]_i_1\,
      S(3) => \n_0_pause_count[8]_i_2\,
      S(2) => \n_0_pause_count[8]_i_3\,
      S(1) => \n_0_pause_count[8]_i_4\,
      S(0) => \n_0_pause_count[8]_i_5\
    );
pause_crc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFFF00000200"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\,
      O => n_0_pause_crc_reg_i_1
    );
\pause_data_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054550000"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \txgen/pause_tx_count\(1),
      I2 => \txgen/pause_tx_count\(0),
      I3 => \txgen/pause_tx_count\(2),
      I4 => \n_0_pause_data_count[1]_i_3\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \txgen/tx_controller_inst/state_inst/pause_data_count0\
    );
\pause_data_count[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_pause_data_count[1]_i_3\
    );
\pause_data_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \txgen/pause_tx_count\(1),
      I2 => \txgen/pause_tx_count\(0),
      I3 => \txgen/pause_tx_count\(2),
      I4 => \n_0_pause_data_count[2]_i_3\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_pause_data_count[2]_i_2\
    );
\pause_data_count[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_pause_data_count[2]_i_3\
    );
pause_opcode_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040F0F0F04000000"
    )
    port map (
      I0 => \rxgen/rx/data_count\(0),
      I1 => \rxgen/rx/data_count\(1),
      I2 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I3 => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      I4 => n_0_pause_opcode_int_i_2,
      I5 => \rxgen/rx/pause_opcode_int\,
      O => n_0_pause_opcode_int_i_1
    );
pause_opcode_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_statistics_vector\(0),
      I1 => \^rx_statistics_vector\(1),
      O => n_0_pause_opcode_int_i_2
    );
\pause_quanta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_quanta\(0),
      I1 => \txgen/tx_pause_control_i/count_set\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_pause_quanta[0]_i_1\
    );
\pause_quanta[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_quanta\(1),
      I1 => \txgen/tx_pause_control_i/pause_quanta\(0),
      I2 => \txgen/tx_pause_control_i/count_set\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_pause_quanta[1]_i_1\
    );
\pause_quanta[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_quanta\(2),
      I1 => \txgen/tx_pause_control_i/pause_quanta\(0),
      I2 => \txgen/tx_pause_control_i/pause_quanta\(1),
      I3 => \txgen/tx_pause_control_i/count_set\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_pause_quanta[2]_i_1\
    );
pause_req_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAE"
    )
    port map (
      I0 => \rxgen/rx/pause_req_int\,
      I1 => \rxgen/rx/data_count\(0),
      I2 => \rxgen/rx/data_count\(1),
      I3 => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      I4 => n_0_bad_opcode_int_i_2,
      I5 => n_0_bad_opcode_int_i_3,
      O => n_0_pause_req_int_i_1
    );
pause_req_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00BF00FF0000"
    )
    port map (
      I0 => \txgen/pause_tx_count\(2),
      I1 => \txgen/pause_tx_count\(1),
      I2 => \txgen/pause_tx_count\(0),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => pause_req,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      O => n_0_pause_req_reg_i_1
    );
pause_req_to_tx_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \rxgen/rx/pause_req_int\,
      I1 => \rxgen/add_pause_frame_pipeline\(6),
      I2 => \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\,
      O => \rxgen/pause_req\
    );
pause_stats_update_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400550000"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I5 => \txgen/tx_controller_inst/pause_stats_update\,
      O => n_0_pause_stats_update_i_1
    );
pause_status_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0E0E0E0E0E0E"
    )
    port map (
      I0 => \txgen/pause_status\,
      I1 => \txgen/tx_pause_control_i/pause_status_int0\,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => n_0_pause_status_int_i_3,
      I4 => n_0_pause_status_int_i_4,
      I5 => n_0_pause_status_int_i_5,
      O => n_0_pause_status_int_i_1
    );
pause_status_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060600000000000"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_2\,
      I1 => n_0_is_start_d1_i_3,
      I2 => \txgen/pause_status_req\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \txgen/tx_pause_control_i/count_set\,
      O => \txgen/tx_pause_control_i/pause_status_int0\
    );
pause_status_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_count_reg\(7),
      I1 => \txgen/tx_pause_control_i/pause_count_reg\(4),
      I2 => \txgen/tx_pause_control_i/pause_count_reg\(5),
      I3 => \txgen/tx_pause_control_i/pause_count_reg\(11),
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(12),
      O => n_0_pause_status_int_i_3
    );
pause_status_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_count_reg\(9),
      I1 => \txgen/tx_pause_control_i/pause_count_reg\(2),
      I2 => \txgen/pause_status\,
      I3 => \txgen/tx_pause_control_i/pause_count_reg\(8),
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(1),
      I5 => \txgen/tx_pause_control_i/pause_count_reg\(15),
      O => n_0_pause_status_int_i_4
    );
pause_status_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \txgen/tx_pause_control_i/pause_count_reg\(10),
      I1 => \txgen/tx_pause_control_i/pause_count_reg\(6),
      I2 => \txgen/tx_pause_control_i/pause_count_reg\(14),
      I3 => \txgen/tx_pause_control_i/pause_count_reg\(13),
      I4 => \txgen/tx_pause_control_i/pause_count_reg\(0),
      I5 => \txgen/tx_pause_control_i/pause_count_reg\(3),
      O => n_0_pause_status_int_i_5
    );
pause_tx_scheduled_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555700000003"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \txgen/tx_controller_inst/data_avail_muxed\,
      O => n_0_pause_tx_scheduled_i_1
    );
\pause_value[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \^rx_statistics_vector\(1),
      I2 => \^rx_statistics_vector\(0),
      O => \n_0_pause_value[15]_i_1\
    );
\pause_value[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
    port map (
      I0 => \rxgen/rx/data_count\(1),
      I1 => \rxgen/rx/data_count\(0),
      I2 => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      I3 => \rxgen/rx/pause_opcode_int\,
      O => \n_0_pause_value[15]_i_2\
    );
pause_vector_c_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I1 => \txgen/tx_controller_inst/data_avail_muxed\,
      O => \txgen/tx_controller_inst/state_inst/pause_vector_c0\
    );
potential_drop_defer_in_eof_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF0000"
    )
    port map (
      I0 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_3\,
      I1 => \txgen/ifg_delay\(3),
      I2 => \txgen/ifg_delay\(2),
      I3 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \txgen/ifs_mode_frame\,
      O => \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0\
    );
\preamble_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(8),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(0)
    );
\preamble_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(18),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(10)
    );
\preamble_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(19),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(11)
    );
\preamble_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(20),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(12)
    );
\preamble_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(21),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(13)
    );
\preamble_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(22),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(14)
    );
\preamble_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(23),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(15)
    );
\preamble_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(24),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(16)
    );
\preamble_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(25),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(17)
    );
\preamble_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(26),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(18)
    );
\preamble_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(27),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(19)
    );
\preamble_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(9),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(1)
    );
\preamble_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(28),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(20)
    );
\preamble_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(29),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(21)
    );
\preamble_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(30),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(22)
    );
\preamble_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(31),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(23)
    );
\preamble_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(32),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(24)
    );
\preamble_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(33),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(25)
    );
\preamble_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(34),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(26)
    );
\preamble_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(35),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(27)
    );
\preamble_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(36),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(28)
    );
\preamble_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(37),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(29)
    );
\preamble_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(10),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(2)
    );
\preamble_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(38),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(30)
    );
\preamble_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(39),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(31)
    );
\preamble_reg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(40),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(32)
    );
\preamble_reg[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(41),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(33)
    );
\preamble_reg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(42),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(34)
    );
\preamble_reg[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(43),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(35)
    );
\preamble_reg[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(44),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(36)
    );
\preamble_reg[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(45),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(37)
    );
\preamble_reg[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(46),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(38)
    );
\preamble_reg[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(47),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(39)
    );
\preamble_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(11),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(3)
    );
\preamble_reg[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(48),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(40)
    );
\preamble_reg[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(49),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(41)
    );
\preamble_reg[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(50),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(42)
    );
\preamble_reg[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(51),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(43)
    );
\preamble_reg[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(52),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(44)
    );
\preamble_reg[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(53),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(45)
    );
\preamble_reg[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(54),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(46)
    );
\preamble_reg[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(55),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(47)
    );
\preamble_reg[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(56),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(48)
    );
\preamble_reg[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(57),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(49)
    );
\preamble_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(12),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(4)
    );
\preamble_reg[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(58),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(50)
    );
\preamble_reg[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(59),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(51)
    );
\preamble_reg[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(60),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(52)
    );
\preamble_reg[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(61),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(53)
    );
\preamble_reg[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(62),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(54)
    );
\preamble_reg[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\,
      O => \n_0_preamble_reg[55]_i_1\
    );
\preamble_reg[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(63),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(55)
    );
\preamble_reg[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30000B0000000000"
    )
    port map (
      I0 => \n_0_preamble_reg[55]_i_4\,
      I1 => \n_0_tx_axis_in_pref[63]_i_3\,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => tx_axis_tvalid,
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I5 => \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\,
      O => \txgen/axi_tx_xgmac_i/preamble_reg1\
    );
\preamble_reg[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_preamble_reg[55]_i_4\
    );
\preamble_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(13),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(5)
    );
\preamble_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(14),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(6)
    );
\preamble_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(15),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(7)
    );
\preamble_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tdata(16),
      I1 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      O => \txgen/axi_tx_xgmac_i/p_1_in\(8)
    );
\preamble_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/preamble_reg1\,
      I1 => tx_axis_tdata(17),
      O => \txgen/axi_tx_xgmac_i/p_1_in\(9)
    );
prefixed_en_qualify_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => \txgen/axi_tx_xgmac_i/prefixed_en_qualify0\,
      I2 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_prefixed_en_qualify_i_1
    );
prefixed_en_qualify_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02F2020202020202"
    )
    port map (
      I0 => n_0_prefixed_en_qualify_i_3,
      I1 => \n_0_tx_axis_in_pref[63]_i_3\,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tlast,
      O => \txgen/axi_tx_xgmac_i/prefixed_en_qualify0\
    );
prefixed_en_qualify_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I4 => \txgen/axi_tx_xgmac_i/prefixed_en_d1\,
      O => n_0_prefixed_en_qualify_i_3
    );
receive_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \rxgen/receive_errors\(6),
      I1 => n_0_receive_error_i_2,
      I2 => \rxgen/receive_errors\(7),
      O => n_0_receive_error_i_1
    );
receive_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/receive_errors\(4),
      I1 => \rxgen/receive_errors\(5),
      I2 => \rxgen/receive_errors\(2),
      I3 => \rxgen/receive_errors\(3),
      I4 => \rxgen/receive_errors\(0),
      I5 => \rxgen/receive_errors\(1),
      O => n_0_receive_error_i_2
    );
\reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[0]_i_2\,
      I1 => \n_0_reg1[0]_i_3\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0]\,
      I3 => \n_0_reg1[0]_i_4\,
      I4 => \n_0_reg1[0]_i_5\,
      O => \n_0_reg1[0]_i_1\
    );
\reg1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[18]_i_2__0\,
      I1 => \n_0_reg1[26]_i_3__0\,
      I2 => \rxgen/calculated_fcs\(9),
      I3 => \n_0_reg1[23]_i_2__0\,
      I4 => \n_0_reg1[0]_i_2__0\,
      O => \n_0_reg1[0]_i_1__0\
    );
\reg1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      O => \n_0_reg1[0]_i_2\
    );
\reg1[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_rxgen/calculate_crc/seta_reg[0]\,
      I1 => \rxgen/calculated_fcs\(16),
      I2 => \rxgen/calculated_fcs\(26),
      I3 => \rxgen/calculated_fcs\(0),
      I4 => \rxgen/calculated_fcs\(18),
      I5 => \n_0_rxgen/calculate_crc/setb_reg[0]\,
      O => \n_0_reg1[0]_i_2__0\
    );
\reg1[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      O => \n_0_reg1[0]_i_3\
    );
\reg1[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      O => \n_0_reg1[0]_i_4\
    );
\reg1[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[15]_i_4\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0]\,
      O => \n_0_reg1[0]_i_5\
    );
\reg1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I4 => \n_0_reg1[17]_i_2\,
      I5 => \n_0_reg1[10]_i_2\,
      O => \n_0_reg1[10]_i_1\
    );
\reg1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(30),
      I1 => \n_0_reg1[27]_i_3\,
      I2 => \rxgen/calculate_crc/p_11_in\,
      I3 => \n_0_reg1[27]_i_4\,
      I4 => \n_0_reg1[10]_i_2__0\,
      I5 => \n_0_reg1[10]_i_3\,
      O => \n_0_reg1[10]_i_1__0\
    );
\reg1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      I1 => \n_0_reg1[6]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in\,
      I3 => \n_0_reg1[6]_i_3\,
      I4 => \n_0_reg1[7]_i_4\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      O => \n_0_reg1[10]_i_2\
    );
\reg1[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(31),
      I1 => \rxgen/calculated_fcs\(5),
      O => \n_0_reg1[10]_i_2__0\
    );
\reg1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_10_in48_in\,
      I1 => \rxgen/calculated_fcs\(28),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculated_fcs\(11),
      I4 => \rxgen/calculated_fcs\(0),
      I5 => \n_0_reg1[23]_i_3__0\,
      O => \n_0_reg1[10]_i_3\
    );
\reg1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in\,
      I1 => \n_0_reg1[29]_i_2\,
      I2 => \n_0_reg1[11]_i_2\,
      I3 => \n_0_reg1[17]_i_2\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in\,
      I5 => \n_0_reg1[11]_i_3\,
      O => \n_0_reg1[11]_i_1\
    );
\reg1[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[11]_i_2__0\,
      I1 => \n_0_reg1[11]_i_3__0\,
      O => \n_0_reg1[11]_i_1__0\
    );
\reg1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      O => \n_0_reg1[11]_i_2\
    );
\reg1[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \n_0_reg1[22]_i_2__0\,
      I2 => \n_0_reg1[29]_i_4\,
      I3 => \n_0_reg1[22]_i_3__0\,
      I4 => \n_0_reg1[21]_i_2__0\,
      I5 => \rxgen/calculate_crc/p_14_in53_in\,
      O => \n_0_reg1[11]_i_2__0\
    );
\reg1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[3]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I4 => \n_0_reg1[30]_i_3\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      O => \n_0_reg1[11]_i_3\
    );
\reg1[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[12]_i_3__0\,
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/calculated_fcs\(30),
      I3 => \rxgen/calculate_crc/p_15_in54_in\,
      I4 => \rxgen/calculated_fcs\(13),
      I5 => \n_0_reg1[27]_i_2__0\,
      O => \n_0_reg1[11]_i_3__0\
    );
\reg1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[12]_i_2\,
      I1 => \n_0_reg1[12]_i_3\,
      O => \n_0_reg1[12]_i_1\
    );
\reg1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_14_in58_in\,
      I1 => \n_0_reg1[30]_i_2__0\,
      I2 => \n_0_reg1[12]_i_2__0\,
      I3 => \n_0_reg1[12]_i_3__0\,
      I4 => \rxgen/calculated_fcs\(2),
      I5 => \n_0_reg1[12]_i_4\,
      O => \n_0_reg1[12]_i_1__0\
    );
\reg1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I1 => \n_0_reg1[7]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in\,
      I3 => \n_0_reg1[30]_i_2\,
      I4 => \n_0_reg1[21]_i_3\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      O => \n_0_reg1[12]_i_2\
    );
\reg1[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(11),
      I1 => \rxgen/calculated_fcs\(12),
      O => \n_0_reg1[12]_i_2__0\
    );
\reg1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I5 => \n_0_reg1[3]_i_2\,
      O => \n_0_reg1[12]_i_3\
    );
\reg1[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(9),
      I1 => \rxgen/calculated_fcs\(4),
      O => \n_0_reg1[12]_i_3__0\
    );
\reg1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_13_in57_in\,
      I1 => \rxgen/calculated_fcs\(14),
      I2 => \rxgen/calculated_fcs\(7),
      I3 => \rxgen/calculated_fcs\(10),
      I4 => \n_0_reg1[22]_i_3__0\,
      I5 => \rxgen/calculated_fcs\(13),
      O => \n_0_reg1[12]_i_4\
    );
\reg1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in\,
      I2 => \n_0_reg1[13]_i_2\,
      I3 => \n_0_reg1[13]_i_3\,
      O => \n_0_reg1[13]_i_1\
    );
\reg1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculate_crc/p_15_in62_in\,
      I2 => \n_0_reg1[13]_i_2__0\,
      I3 => \n_0_reg1[13]_i_3__0\,
      O => \n_0_reg1[13]_i_1__0\
    );
\reg1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      O => \n_0_reg1[13]_i_2\
    );
\reg1[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(10),
      I1 => \rxgen/calculated_fcs\(31),
      I2 => \rxgen/calculated_fcs\(5),
      I3 => \rxgen/calculated_fcs\(12),
      I4 => \rxgen/calculated_fcs\(11),
      O => \n_0_reg1[13]_i_2__0\
    );
\reg1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[16]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in\,
      I4 => \n_0_reg1[13]_i_4\,
      I5 => \n_0_reg1[6]_i_3\,
      O => \n_0_reg1[13]_i_3\
    );
\reg1[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_3__0\,
      I1 => \rxgen/calculated_fcs\(9),
      I2 => \rxgen/calculated_fcs\(20),
      I3 => \rxgen/calculate_crc/p_14_in61_in\,
      I4 => \n_0_reg1[19]_i_2__0\,
      I5 => \n_0_reg1[27]_i_4\,
      O => \n_0_reg1[13]_i_3__0\
    );
\reg1[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      O => \n_0_reg1[13]_i_4\
    );
\reg1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in\,
      I2 => \n_0_reg1[0]_i_3\,
      I3 => \n_0_reg1[14]_i_2\,
      O => \n_0_reg1[14]_i_1\
    );
\reg1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(7),
      I1 => \rxgen/calculate_crc/p_12_in65_in\,
      I2 => \n_0_reg1[26]_i_3__0\,
      I3 => \n_0_reg1[14]_i_2__0\,
      O => \n_0_reg1[14]_i_1__0\
    );
\reg1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_2__0\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in\,
      I4 => \n_0_reg1[15]_i_4\,
      I5 => \n_0_reg1[13]_i_2\,
      O => \n_0_reg1[14]_i_2\
    );
\reg1[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_4__0\,
      I1 => \rxgen/calculated_fcs\(30),
      I2 => \rxgen/calculated_fcs\(0),
      I3 => \rxgen/calculated_fcs\(20),
      I4 => \rxgen/calculate_crc/p_13_in66_in\,
      I5 => \n_0_reg1[13]_i_2__0\,
      O => \n_0_reg1[14]_i_2__0\
    );
\reg1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[15]_i_2\,
      I1 => \n_0_reg1[15]_i_3\,
      O => \n_0_reg1[15]_i_1\
    );
\reg1[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \n_0_reg1[15]_i_2__0\,
      I2 => \n_0_reg1[15]_i_3__0\,
      O => \n_0_reg1[15]_i_1__0\
    );
\reg1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I1 => \n_0_reg1[23]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in\,
      I3 => \n_0_reg1[15]_i_4\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      O => \n_0_reg1[15]_i_2\
    );
\reg1[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(18),
      I1 => \rxgen/calculated_fcs\(30),
      I2 => \rxgen/calculated_fcs\(1),
      I3 => \rxgen/calculated_fcs\(11),
      I4 => \n_0_reg1[29]_i_4\,
      I5 => \rxgen/calculated_fcs\(7),
      O => \n_0_reg1[15]_i_2__0\
    );
\reg1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I5 => \n_0_reg1[3]_i_2\,
      O => \n_0_reg1[15]_i_3\
    );
\reg1[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_13_in70_in\,
      I1 => \rxgen/calculated_fcs\(10),
      I2 => \rxgen/calculated_fcs\(6),
      I3 => \n_0_reg1[23]_i_2__0\,
      I4 => \n_0_reg1[12]_i_3__0\,
      I5 => \rxgen/calculate_crc/p_12_in69_in\,
      O => \n_0_reg1[15]_i_3__0\
    );
\reg1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      O => \n_0_reg1[15]_i_4\
    );
\reg1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \n_0_reg1[21]_i_3__0\,
      I2 => \rxgen/calculate_crc/p_11_in74_in\,
      I3 => \rxgen/calculate_crc/p_10_in73_in\,
      I4 => \n_0_reg1[16]_i_2__0\,
      O => \n_0_reg1[16]_i_1\
    );
\reg1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I1 => \n_0_reg1[16]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      I5 => \n_0_reg1[16]_i_3\,
      O => \n_0_reg1[16]_i_1__0\
    );
\reg1[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      O => \n_0_reg1[16]_i_2\
    );
\reg1[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(31),
      I1 => \rxgen/calculated_fcs\(19),
      I2 => \rxgen/calculated_fcs\(7),
      I3 => \rxgen/calculated_fcs\(17),
      I4 => \n_0_reg1[31]_i_3__0\,
      I5 => \rxgen/calculated_fcs\(12),
      O => \n_0_reg1[16]_i_2__0\
    );
\reg1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in\,
      O => \n_0_reg1[16]_i_3\
    );
\reg1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculate_crc/p_10_in76_in\,
      I2 => \n_0_reg1[22]_i_2__0\,
      I3 => \n_0_reg1[17]_i_2__0\,
      O => \n_0_reg1[17]_i_1\
    );
\reg1[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_reg1[16]_i_2\,
      I2 => \n_0_reg1[17]_i_2\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I4 => \n_0_reg1[17]_i_3\,
      O => \n_0_reg1[17]_i_1__0\
    );
\reg1[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      O => \n_0_reg1[17]_i_2\
    );
\reg1[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(18),
      I2 => \rxgen/calculated_fcs\(11),
      I3 => \rxgen/calculate_crc/p_11_in77_in\,
      I4 => \n_0_reg1[31]_i_3__0\,
      I5 => \n_0_reg1[19]_i_3__0\,
      O => \n_0_reg1[17]_i_2__0\
    );
\reg1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in\,
      O => \n_0_reg1[17]_i_3\
    );
\reg1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in\,
      I1 => \n_0_reg1[18]_i_2\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I3 => \n_0_reg1[0]_i_2\,
      I4 => \n_0_reg1[18]_i_3\,
      O => \n_0_reg1[18]_i_1\
    );
\reg1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(13),
      I1 => \n_0_reg1[18]_i_2__0\,
      I2 => \rxgen/calculated_fcs\(24),
      I3 => \rxgen/calculate_crc/p_9_in\,
      I4 => \rxgen/calculated_fcs\(14),
      I5 => \n_0_reg1[18]_i_3__0\,
      O => \n_0_reg1[18]_i_1__0\
    );
\reg1[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      O => \n_0_reg1[18]_i_2\
    );
\reg1[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(5),
      I1 => \rxgen/calculated_fcs\(31),
      I2 => \rxgen/calculated_fcs\(10),
      O => \n_0_reg1[18]_i_2__0\
    );
\reg1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      O => \n_0_reg1[18]_i_3\
    );
\reg1[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculated_fcs\(4),
      I2 => \rxgen/calculated_fcs\(29),
      I3 => \rxgen/calculated_fcs\(26),
      I4 => \rxgen/calculate_crc/p_10_in80_in\,
      I5 => \rxgen/calculated_fcs\(17),
      O => \n_0_reg1[18]_i_3__0\
    );
\reg1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in\,
      I2 => \n_0_reg1[19]_i_2\,
      I3 => \n_0_reg1[19]_i_3\,
      O => \n_0_reg1[19]_i_1\
    );
\reg1[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[19]_i_2__0\,
      I1 => \n_0_reg1[31]_i_4__0\,
      I2 => \rxgen/calculated_fcs\(23),
      I3 => \n_0_reg1[19]_i_3__0\,
      I4 => \n_0_reg1[19]_i_4\,
      O => \n_0_reg1[19]_i_1__0\
    );
\reg1[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      O => \n_0_reg1[19]_i_2\
    );
\reg1[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(13),
      I1 => \rxgen/calculated_fcs\(3),
      O => \n_0_reg1[19]_i_2__0\
    );
\reg1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[13]_i_4\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in\,
      I5 => \n_0_reg1[31]_i_2__0\,
      O => \n_0_reg1[19]_i_3\
    );
\reg1[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(30),
      I1 => \rxgen/calculated_fcs\(25),
      O => \n_0_reg1[19]_i_3__0\
    );
\reg1[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_11_in85_in\,
      I1 => \rxgen/calculated_fcs\(16),
      I2 => \rxgen/calculated_fcs\(28),
      I3 => \rxgen/calculated_fcs\(12),
      I4 => \rxgen/calculated_fcs\(31),
      I5 => \rxgen/calculate_crc/p_10_in84_in\,
      O => \n_0_reg1[19]_i_4\
    );
\reg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[1]_i_2__0\,
      I1 => \n_0_reg1[1]_i_3\,
      O => \n_0_reg1[1]_i_1\
    );
\reg1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(5),
      I2 => \n_0_reg1[1]_i_2\,
      I3 => \n_0_reg1[1]_i_3__0\,
      O => \n_0_reg1[1]_i_1__0\
    );
\reg1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_2\,
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculate_crc/p_13_in8_in\,
      I4 => \rxgen/calculated_fcs\(10),
      I5 => \n_0_reg1[21]_i_3__0\,
      O => \n_0_reg1[1]_i_2\
    );
\reg1[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I2 => \n_0_reg1[23]_i_2\,
      I3 => \n_0_reg1[28]_i_4\,
      I4 => \n_0_reg1[31]_i_3\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      O => \n_0_reg1[1]_i_2__0\
    );
\reg1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I5 => \n_0_reg1[19]_i_2\,
      O => \n_0_reg1[1]_i_3\
    );
\reg1[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_14_in9_in\,
      I1 => \n_0_reg1[19]_i_3__0\,
      I2 => \rxgen/calculated_fcs\(7),
      I3 => \n_0_reg1[28]_i_4__0\,
      I4 => \rxgen/calculated_fcs\(16),
      I5 => \n_0_reg1[23]_i_2__0\,
      O => \n_0_reg1[1]_i_3__0\
    );
\reg1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[26]_i_2\,
      I1 => \n_0_reg1[0]_i_4\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in\,
      I3 => \n_0_reg1[17]_i_2\,
      I4 => \n_0_reg1[20]_i_2\,
      O => \n_0_reg1[20]_i_1\
    );
\reg1[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_10_in90_in\,
      I1 => \n_0_reg1[20]_i_2__0\,
      I2 => \n_0_reg1[29]_i_2__0\,
      O => \n_0_reg1[20]_i_1__0\
    );
\reg1[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_reg1[21]_i_3\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in\,
      O => \n_0_reg1[20]_i_2\
    );
\reg1[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[30]_i_4__0\,
      I1 => \rxgen/calculated_fcs\(8),
      I2 => \rxgen/calculated_fcs\(30),
      I3 => \rxgen/calculated_fcs\(22),
      I4 => \rxgen/calculate_crc/p_11_in91_in\,
      I5 => \n_0_reg1[23]_i_3__0\,
      O => \n_0_reg1[20]_i_2__0\
    );
\reg1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[21]_i_2__0\,
      I1 => \n_0_reg1[21]_i_3__0\,
      I2 => \rxgen/calculate_crc/p_12_in95_in\,
      I3 => \n_0_reg1[26]_i_2__0\,
      I4 => \n_0_reg1[21]_i_4__0\,
      O => \n_0_reg1[21]_i_1\
    );
\reg1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in\,
      I2 => \n_0_reg1[21]_i_2\,
      I3 => \n_0_reg1[21]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I5 => \n_0_reg1[21]_i_4\,
      O => \n_0_reg1[21]_i_1__0\
    );
\reg1[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      O => \n_0_reg1[21]_i_2\
    );
\reg1[21]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(23),
      I1 => \rxgen/calculated_fcs\(7),
      O => \n_0_reg1[21]_i_2__0\
    );
\reg1[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      O => \n_0_reg1[21]_i_3\
    );
\reg1[21]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(28),
      I1 => \rxgen/calculated_fcs\(26),
      O => \n_0_reg1[21]_i_3__0\
    );
\reg1[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I4 => \n_0_reg1[11]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      O => \n_0_reg1[21]_i_4\
    );
\reg1[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(2),
      I2 => \rxgen/calculated_fcs\(29),
      I3 => \rxgen/calculated_fcs\(10),
      I4 => \rxgen/calculate_crc/p_11_in94_in\,
      I5 => \n_0_reg1[12]_i_2__0\,
      O => \n_0_reg1[21]_i_4__0\
    );
\reg1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_reg1[22]_i_2\,
      I1 => \n_0_reg1[22]_i_3\,
      O => \n_0_reg1[22]_i_1\
    );
\reg1[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_reg1[26]_i_3__0\,
      I1 => \n_0_reg1[27]_i_2__0\,
      I2 => \n_0_reg1[22]_i_2__0\,
      I3 => \n_0_reg1[22]_i_3__0\,
      I4 => \rxgen/calculate_crc/p_17_in\,
      I5 => \n_0_reg1[22]_i_4\,
      O => \n_0_reg1[22]_i_1__0\
    );
\reg1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[2]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in\,
      I3 => \n_0_reg1[29]_i_2\,
      I4 => \n_0_reg1[30]_i_3\,
      I5 => \n_0_reg1[26]_i_2\,
      O => \n_0_reg1[22]_i_2\
    );
\reg1[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(27),
      I1 => \rxgen/calculated_fcs\(5),
      O => \n_0_reg1[22]_i_2__0\
    );
\reg1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I4 => \n_0_reg1[31]_i_4\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      O => \n_0_reg1[22]_i_3\
    );
\reg1[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(16),
      I1 => \rxgen/calculated_fcs\(6),
      I2 => \rxgen/calculated_fcs\(22),
      O => \n_0_reg1[22]_i_3__0\
    );
\reg1[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[21]_i_3__0\,
      I1 => \rxgen/calculated_fcs\(1),
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculate_crc/p_16_in98_in\,
      I4 => \rxgen/calculated_fcs\(29),
      I5 => \n_0_reg1[3]_i_2__0\,
      O => \n_0_reg1[22]_i_4\
    );
\reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in\,
      I2 => \n_0_reg1[23]_i_2\,
      I3 => \n_0_reg1[23]_i_3\,
      O => \n_0_reg1[23]_i_1\
    );
\reg1[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_15_in102_in\,
      I1 => \n_0_reg1[27]_i_4\,
      I2 => \n_0_reg1[23]_i_2__0\,
      I3 => \n_0_reg1[23]_i_3__0\,
      I4 => \rxgen/calculated_fcs\(16),
      I5 => \n_0_reg1[23]_i_4\,
      O => \n_0_reg1[23]_i_1__0\
    );
\reg1[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      O => \n_0_reg1[23]_i_2\
    );
\reg1[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculated_fcs\(13),
      I2 => \rxgen/calculated_fcs\(29),
      O => \n_0_reg1[23]_i_2__0\
    );
\reg1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[6]_i_3\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in\,
      I4 => \n_0_reg1[31]_i_2__0\,
      I5 => \n_0_reg1[19]_i_2\,
      O => \n_0_reg1[23]_i_3\
    );
\reg1[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(27),
      O => \n_0_reg1[23]_i_3__0\
    );
\reg1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_14_in101_in\,
      I1 => \rxgen/calculated_fcs\(17),
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculated_fcs\(7),
      I4 => \n_0_reg1[31]_i_4__0\,
      I5 => \rxgen/calculated_fcs\(28),
      O => \n_0_reg1[23]_i_4\
    );
\reg1[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[24]_i_2\,
      I1 => \n_0_reg1[24]_i_3\,
      O => \n_0_reg1[24]_i_1\
    );
\reg1[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[24]_i_2__0\,
      I1 => \n_0_reg1[24]_i_3__0\,
      O => \n_0_reg1[24]_i_1__0\
    );
\reg1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I1 => \n_0_reg1[0]_i_3\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in\,
      I3 => \n_0_reg1[6]_i_2\,
      I4 => \n_0_reg1[16]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      O => \n_0_reg1[24]_i_2\
    );
\reg1[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(8),
      I1 => \n_0_reg1[27]_i_3\,
      I2 => \n_0_reg1[31]_i_3__0\,
      I3 => \n_0_reg1[21]_i_3__0\,
      I4 => \n_0_reg1[30]_i_4__0\,
      I5 => \rxgen/calculated_fcs\(31),
      O => \n_0_reg1[24]_i_2__0\
    );
\reg1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I5 => \n_0_reg1[18]_i_2\,
      O => \n_0_reg1[24]_i_3\
    );
\reg1[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_15_in108_in\,
      I1 => \rxgen/calculated_fcs\(20),
      I2 => \rxgen/calculated_fcs\(0),
      I3 => \rxgen/calculate_crc/p_14_in107_in\,
      I4 => \rxgen/calculated_fcs\(12),
      I5 => \n_0_reg1[23]_i_3__0\,
      O => \n_0_reg1[24]_i_3__0\
    );
\reg1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I1 => \n_0_reg1[25]_i_2\,
      I2 => \n_0_reg1[25]_i_3\,
      O => \n_0_reg1[25]_i_1\
    );
\reg1[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[25]_i_2__0\,
      I1 => \n_0_reg1[25]_i_3__0\,
      O => \n_0_reg1[25]_i_1__0\
    );
\reg1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in\,
      I4 => \n_0_reg1[17]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      O => \n_0_reg1[25]_i_2\
    );
\reg1[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_15_in112_in\,
      I1 => \n_0_reg1[22]_i_2__0\,
      I2 => \n_0_reg1[30]_i_4__0\,
      I3 => \n_0_reg1[31]_i_2\,
      I4 => \n_0_reg1[21]_i_2__0\,
      I5 => \rxgen/calculate_crc/p_14_in111_in\,
      O => \n_0_reg1[25]_i_2__0\
    );
\reg1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_reg1[11]_i_2\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I3 => \n_0_reg1[21]_i_3\,
      I4 => \n_0_reg1[31]_i_3\,
      I5 => \n_0_reg1[26]_i_2\,
      O => \n_0_reg1[25]_i_3\
    );
\reg1[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(6),
      I2 => \rxgen/calculated_fcs\(26),
      I3 => \n_0_reg1[12]_i_2__0\,
      I4 => \rxgen/calculated_fcs\(22),
      I5 => \n_0_reg1[19]_i_3__0\,
      O => \n_0_reg1[25]_i_3__0\
    );
\reg1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I1 => \n_0_reg1[26]_i_2\,
      I2 => \n_0_reg1[29]_i_2\,
      I3 => \n_0_reg1[26]_i_3\,
      O => \n_0_reg1[26]_i_1\
    );
\reg1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \n_0_reg1[26]_i_2__0\,
      I2 => \n_0_reg1[26]_i_3__0\,
      I3 => \n_0_reg1[26]_i_4\,
      O => \n_0_reg1[26]_i_1__0\
    );
\reg1[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      O => \n_0_reg1[26]_i_2\
    );
\reg1[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(21),
      I1 => \rxgen/calculated_fcs\(1),
      O => \n_0_reg1[26]_i_2__0\
    );
\reg1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_2__0\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in\,
      I4 => \n_0_reg1[21]_i_2\,
      I5 => \n_0_reg1[31]_i_4\,
      O => \n_0_reg1[26]_i_3\
    );
\reg1[26]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(2),
      I1 => \rxgen/calculated_fcs\(15),
      I2 => \rxgen/calculated_fcs\(19),
      I3 => \rxgen/calculated_fcs\(8),
      O => \n_0_reg1[26]_i_3__0\
    );
\reg1[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_4__0\,
      I1 => \rxgen/calculate_crc/p_13_in120_in\,
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculate_crc/p_12_in119_in\,
      I4 => \n_0_reg1[22]_i_3__0\,
      I5 => \n_0_reg1[3]_i_2__0\,
      O => \n_0_reg1[26]_i_4\
    );
\reg1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_reg1[0]_i_2\,
      I2 => \n_0_reg1[0]_i_3\,
      I3 => \n_0_reg1[27]_i_2\,
      O => \n_0_reg1[27]_i_1\
    );
\reg1[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[27]_i_2__0\,
      I1 => \n_0_reg1[27]_i_3\,
      I2 => \rxgen/calculate_crc/p_15_in124_in\,
      I3 => \n_0_reg1[27]_i_4\,
      I4 => \n_0_reg1[27]_i_5\,
      O => \n_0_reg1[27]_i_1__0\
    );
\reg1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[6]_i_3\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in\,
      I4 => \n_0_reg1[30]_i_3\,
      I5 => \n_0_reg1[6]_i_2\,
      O => \n_0_reg1[27]_i_2\
    );
\reg1[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(18),
      I1 => \rxgen/calculated_fcs\(20),
      O => \n_0_reg1[27]_i_2__0\
    );
\reg1[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(7),
      I1 => \rxgen/calculated_fcs\(23),
      I2 => \rxgen/calculated_fcs\(3),
      I3 => \rxgen/calculated_fcs\(13),
      O => \n_0_reg1[27]_i_3\
    );
\reg1[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(1),
      I1 => \rxgen/calculated_fcs\(21),
      I2 => \rxgen/calculated_fcs\(8),
      O => \n_0_reg1[27]_i_4\
    );
\reg1[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[18]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(24),
      I2 => \rxgen/calculated_fcs\(0),
      I3 => \rxgen/calculated_fcs\(14),
      I4 => \rxgen/calculate_crc/p_14_in123_in\,
      I5 => \n_0_reg1[30]_i_4__0\,
      O => \n_0_reg1[27]_i_5\
    );
\reg1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_reg1[28]_i_2\,
      I1 => \n_0_reg1[28]_i_3\,
      O => \n_0_reg1[28]_i_1\
    );
\reg1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(20),
      I1 => \n_0_reg1[28]_i_2__0\,
      I2 => \n_0_reg1[28]_i_3__0\,
      O => \n_0_reg1[28]_i_1__0\
    );
\reg1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I1 => \n_0_reg1[28]_i_4\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in\,
      I3 => \n_0_reg1[31]_i_3\,
      I4 => \n_0_reg1[11]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      O => \n_0_reg1[28]_i_2\
    );
\reg1[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[21]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(2),
      I2 => \rxgen/calculate_crc/p_12_in129_in\,
      I3 => \n_0_reg1[31]_i_2\,
      I4 => \n_0_reg1[28]_i_4__0\,
      I5 => \rxgen/calculate_crc/p_13_in130_in\,
      O => \n_0_reg1[28]_i_2__0\
    );
\reg1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I5 => \n_0_reg1[31]_i_2__0\,
      O => \n_0_reg1[28]_i_3\
    );
\reg1[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(6),
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/calculated_fcs\(30),
      I3 => \rxgen/calculated_fcs\(22),
      I4 => \n_0_reg1[31]_i_4__0\,
      I5 => \rxgen/calculated_fcs\(13),
      O => \n_0_reg1[28]_i_3__0\
    );
\reg1[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      O => \n_0_reg1[28]_i_4\
    );
\reg1[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(17),
      I1 => \rxgen/calculated_fcs\(0),
      O => \n_0_reg1[28]_i_4__0\
    );
\reg1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in\,
      I2 => \n_0_reg1[29]_i_2\,
      I3 => \n_0_reg1[29]_i_3\,
      O => \n_0_reg1[29]_i_1\
    );
\reg1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(5),
      I1 => \rxgen/calculate_crc/p_8_in\,
      I2 => \n_0_reg1[29]_i_2__0\,
      I3 => \n_0_reg1[29]_i_3__0\,
      O => \n_0_reg1[29]_i_1__0\
    );
\reg1[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      O => \n_0_reg1[29]_i_2\
    );
\reg1[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(29),
      I1 => \rxgen/calculated_fcs\(13),
      I2 => \rxgen/calculated_fcs\(3),
      I3 => \rxgen/calculated_fcs\(12),
      I4 => \rxgen/calculated_fcs\(11),
      O => \n_0_reg1[29]_i_2__0\
    );
\reg1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[21]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in\,
      I4 => \n_0_reg1[21]_i_3\,
      I5 => \n_0_reg1[0]_i_4\,
      O => \n_0_reg1[29]_i_3\
    );
\reg1[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[26]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(18),
      I2 => \rxgen/calculated_fcs\(0),
      I3 => \rxgen/calculate_crc/p_9_in136_in\,
      I4 => \n_0_reg1[29]_i_4\,
      I5 => \n_0_reg1[22]_i_3__0\,
      O => \n_0_reg1[29]_i_3__0\
    );
\reg1[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(8),
      I1 => \rxgen/calculated_fcs\(19),
      O => \n_0_reg1[29]_i_4\
    );
\reg1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[2]_i_2\,
      I1 => \n_0_reg1[13]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in\,
      I3 => \n_0_reg1[18]_i_2\,
      I4 => \n_0_reg1[2]_i_3\,
      O => \n_0_reg1[2]_i_1\
    );
\reg1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[23]_i_3__0\,
      I1 => \n_0_reg1[13]_i_2__0\,
      I2 => \rxgen/calculate_crc/p_13_in15_in\,
      I3 => \n_0_reg1[21]_i_3__0\,
      I4 => \n_0_reg1[2]_i_2__0\,
      O => \n_0_reg1[2]_i_1__0\
    );
\reg1[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      O => \n_0_reg1[2]_i_2\
    );
\reg1[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_reg1[29]_i_4\,
      I1 => \rxgen/calculated_fcs\(25),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculated_fcs\(6),
      I4 => \rxgen/calculate_crc/p_12_in\,
      O => \n_0_reg1[2]_i_2__0\
    );
\reg1[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_reg1[15]_i_4\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in\,
      O => \n_0_reg1[2]_i_3\
    );
\reg1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[30]_i_2\,
      I1 => \n_0_reg1[13]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in\,
      I3 => \n_0_reg1[30]_i_3\,
      I4 => \n_0_reg1[30]_i_4\,
      O => \n_0_reg1[30]_i_1\
    );
\reg1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(7),
      I1 => \rxgen/calculate_crc/p_4_in\,
      I2 => \n_0_reg1[30]_i_2__0\,
      I3 => \n_0_reg1[30]_i_3__0\,
      O => \n_0_reg1[30]_i_1__0\
    );
\reg1[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      O => \n_0_reg1[30]_i_2\
    );
\reg1[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(0),
      I1 => \rxgen/calculated_fcs\(17),
      I2 => \rxgen/calculated_fcs\(21),
      O => \n_0_reg1[30]_i_2__0\
    );
\reg1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      O => \n_0_reg1[30]_i_3\
    );
\reg1[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[27]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(28),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculate_crc/p_5_in\,
      I4 => \n_0_reg1[30]_i_4__0\,
      I5 => \n_0_reg1[13]_i_2__0\,
      O => \n_0_reg1[30]_i_3__0\
    );
\reg1[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[26]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in\,
      O => \n_0_reg1[30]_i_4\
    );
\reg1[30]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \rxgen/calculated_fcs\(2),
      O => \n_0_reg1[30]_i_4__0\
    );
\reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[31]_i_2__0\,
      I1 => \n_0_reg1[31]_i_3\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in\,
      I3 => \n_0_reg1[31]_i_4\,
      I4 => \n_0_reg1[31]_i_5\,
      O => \n_0_reg1[31]_i_1\
    );
\reg1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_1_in\,
      I1 => \n_0_reg1[31]_i_2\,
      I2 => \n_0_reg1[31]_i_3__0\,
      I3 => \n_0_reg1[31]_i_4__0\,
      I4 => \rxgen/calculated_fcs\(20),
      I5 => \n_0_reg1[31]_i_5__0\,
      O => \n_0_reg1[31]_i_1__0\
    );
\reg1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(19),
      I1 => \rxgen/calculated_fcs\(1),
      O => \n_0_reg1[31]_i_2\
    );
\reg1[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      O => \n_0_reg1[31]_i_2__0\
    );
\reg1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      O => \n_0_reg1[31]_i_3\
    );
\reg1[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(6),
      I1 => \rxgen/calculated_fcs\(16),
      O => \n_0_reg1[31]_i_3__0\
    );
\reg1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      O => \n_0_reg1[31]_i_4\
    );
\reg1[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(14),
      I1 => \rxgen/calculated_fcs\(4),
      I2 => \rxgen/calculated_fcs\(9),
      O => \n_0_reg1[31]_i_4__0\
    );
\reg1[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[17]_i_2\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in\,
      I5 => \n_0_reg1[16]_i_2\,
      O => \n_0_reg1[31]_i_5\
    );
\reg1[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_2_in\,
      I1 => \rxgen/calculated_fcs\(10),
      I2 => \rxgen/calculated_fcs\(17),
      I3 => \rxgen/calculated_fcs\(30),
      I4 => \n_0_reg1[3]_i_2__0\,
      I5 => \rxgen/calculated_fcs\(27),
      O => \n_0_reg1[31]_i_5__0\
    );
\reg1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[17]_i_2\,
      I1 => \n_0_reg1[31]_i_4\,
      I2 => \n_0_reg1[3]_i_2\,
      I3 => \n_0_reg1[18]_i_2\,
      I4 => \n_0_reg1[3]_i_3\,
      O => \n_0_reg1[3]_i_1\
    );
\reg1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[19]_i_3__0\,
      I1 => \n_0_reg1[3]_i_2__0\,
      I2 => \n_0_reg1[12]_i_3__0\,
      I3 => \n_0_reg1[23]_i_3__0\,
      I4 => \n_0_reg1[3]_i_3__0\,
      O => \n_0_reg1[3]_i_1__0\
    );
\reg1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      O => \n_0_reg1[3]_i_2\
    );
\reg1[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(11),
      I1 => \rxgen/calculated_fcs\(3),
      O => \n_0_reg1[3]_i_2__0\
    );
\reg1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[0]_i_2\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in\,
      I5 => \n_0_reg1[11]_i_2\,
      O => \n_0_reg1[3]_i_3\
    );
\reg1[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[18]_i_2__0\,
      I1 => \rxgen/calculate_crc/p_14_in19_in\,
      I2 => \rxgen/calculated_fcs\(26),
      I3 => \rxgen/calculated_fcs\(18),
      I4 => \rxgen/calculate_crc/p_15_in\,
      I5 => \n_0_reg1[21]_i_2__0\,
      O => \n_0_reg1[3]_i_3__0\
    );
\reg1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I1 => \n_0_reg1[4]_i_2\,
      I2 => \n_0_reg1[4]_i_3\,
      O => \n_0_reg1[4]_i_1\
    );
\reg1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(15),
      I1 => \n_0_reg1[4]_i_2__0\,
      I2 => \n_0_reg1[4]_i_3__0\,
      O => \n_0_reg1[4]_i_1__0\
    );
\reg1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I4 => \n_0_reg1[7]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      O => \n_0_reg1[4]_i_2\
    );
\reg1[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(19),
      I2 => \rxgen/calculated_fcs\(4),
      I3 => \rxgen/calculated_fcs\(18),
      I4 => \n_0_reg1[28]_i_4__0\,
      I5 => \rxgen/calculated_fcs\(5),
      O => \n_0_reg1[4]_i_2__0\
    );
\reg1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I3 => \n_0_reg1[28]_i_4\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      O => \n_0_reg1[4]_i_3\
    );
\reg1[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_16_in26_in\,
      I1 => \rxgen/calculated_fcs\(13),
      I2 => \rxgen/calculated_fcs\(23),
      I3 => \n_0_reg1[22]_i_3__0\,
      I4 => \n_0_reg1[19]_i_3__0\,
      I5 => \rxgen/calculate_crc/p_15_in25_in\,
      O => \n_0_reg1[4]_i_3__0\
    );
\reg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I1 => \n_0_reg1[5]_i_2\,
      I2 => \n_0_reg1[5]_i_3\,
      O => \n_0_reg1[5]_i_1\
    );
\reg1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(2),
      I1 => \n_0_reg1[5]_i_2__0\,
      I2 => \n_0_reg1[5]_i_3__0\,
      O => \n_0_reg1[5]_i_1__0\
    );
\reg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[15]_i_4\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in\,
      I3 => \n_0_reg1[18]_i_2\,
      I4 => \n_0_reg1[30]_i_2\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in\,
      O => \n_0_reg1[5]_i_2\
    );
\reg1[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \rxgen/calculated_fcs\(13),
      I2 => \rxgen/calculated_fcs\(26),
      I3 => \rxgen/calculated_fcs\(22),
      I4 => \n_0_reg1[31]_i_4__0\,
      I5 => \rxgen/calculated_fcs\(10),
      O => \n_0_reg1[5]_i_2__0\
    );
\reg1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I4 => \n_0_reg1[31]_i_2__0\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      O => \n_0_reg1[5]_i_3\
    );
\reg1[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_14_in29_in\,
      I1 => \rxgen/calculated_fcs\(12),
      I2 => \rxgen/calculated_fcs\(23),
      I3 => \n_0_reg1[30]_i_2__0\,
      I4 => \n_0_reg1[29]_i_4\,
      I5 => \rxgen/calculate_crc/p_15_in30_in\,
      O => \n_0_reg1[5]_i_3__0\
    );
\reg1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[30]_i_3\,
      I1 => \n_0_reg1[6]_i_2\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in\,
      I3 => \n_0_reg1[6]_i_3\,
      I4 => \n_0_reg1[6]_i_4\,
      O => \n_0_reg1[6]_i_1\
    );
\reg1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_reg1[27]_i_2__0\,
      I1 => \n_0_reg1[27]_i_3\,
      I2 => \rxgen/calculate_crc/p_14_in34_in\,
      I3 => \n_0_reg1[27]_i_4\,
      I4 => \n_0_reg1[6]_i_2__0\,
      O => \n_0_reg1[6]_i_1__0\
    );
\reg1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      O => \n_0_reg1[6]_i_2\
    );
\reg1[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[12]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(22),
      I2 => \rxgen/calculated_fcs\(25),
      I3 => \rxgen/calculated_fcs\(16),
      I4 => \rxgen/calculated_fcs\(9),
      I5 => \rxgen/calculate_crc/p_15_in35_in\,
      O => \n_0_reg1[6]_i_2__0\
    );
\reg1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      O => \n_0_reg1[6]_i_3\
    );
\reg1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[21]_i_3\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in\,
      O => \n_0_reg1[6]_i_4\
    );
\reg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(24),
      I1 => \n_0_reg1[7]_i_2__0\,
      I2 => \n_0_reg1[7]_i_3__0\,
      O => \n_0_reg1[7]_i_1\
    );
\reg1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_reg1[21]_i_3\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I4 => \n_0_reg1[7]_i_2\,
      I5 => \n_0_reg1[7]_i_3\,
      O => \n_0_reg1[7]_i_1__0\
    );
\reg1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      O => \n_0_reg1[7]_i_2\
    );
\reg1[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(21),
      I1 => \rxgen/calculated_fcs\(17),
      I2 => \rxgen/calculated_fcs\(26),
      I3 => \rxgen/calculated_fcs\(9),
      I4 => \n_0_reg1[22]_i_3__0\,
      I5 => \rxgen/calculated_fcs\(7),
      O => \n_0_reg1[7]_i_2__0\
    );
\reg1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in\,
      I1 => \n_0_reg1[23]_i_2\,
      I2 => \n_0_reg1[7]_i_4\,
      I3 => \n_0_reg1[18]_i_2\,
      I4 => \n_0_reg1[30]_i_3\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in\,
      O => \n_0_reg1[7]_i_3\
    );
\reg1[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_reg1[10]_i_2__0\,
      I1 => \rxgen/calculate_crc/p_18_in\,
      I2 => \n_0_reg1[29]_i_2__0\,
      I3 => \n_0_reg1[27]_i_2__0\,
      I4 => \rxgen/calculate_crc/p_19_in\,
      O => \n_0_reg1[7]_i_3__0\
    );
\reg1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      O => \n_0_reg1[7]_i_4\
    );
\reg1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I1 => \n_0_reg1[8]_i_2\,
      I2 => \n_0_reg1[8]_i_3\,
      O => \n_0_reg1[8]_i_1\
    );
\reg1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[12]_i_3__0\,
      I1 => \n_0_reg1[29]_i_2__0\,
      I2 => \n_0_reg1[21]_i_3__0\,
      I3 => \n_0_reg1[27]_i_2__0\,
      I4 => \rxgen/calculated_fcs\(23),
      I5 => \n_0_reg1[8]_i_2__0\,
      O => \n_0_reg1[8]_i_1__0\
    );
\reg1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I4 => \n_0_reg1[30]_i_3\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in\,
      O => \n_0_reg1[8]_i_2\
    );
\reg1[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[19]_i_3__0\,
      I1 => \rxgen/calculate_crc/p_19_in39_in\,
      I2 => \rxgen/calculated_fcs\(6),
      I3 => \rxgen/calculated_fcs\(31),
      I4 => \n_0_reg1[30]_i_2__0\,
      I5 => \rxgen/calculate_crc/p_20_in40_in\,
      O => \n_0_reg1[8]_i_2__0\
    );
\reg1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[0]_i_4\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I2 => \n_0_reg1[21]_i_3\,
      I3 => \n_0_reg1[28]_i_4\,
      I4 => \n_0_reg1[2]_i_2\,
      I5 => \n_0_reg1[3]_i_2\,
      O => \n_0_reg1[8]_i_3\
    );
\reg1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I1 => \n_0_reg1[9]_i_2\,
      I2 => \n_0_reg1[9]_i_3\,
      O => \n_0_reg1[9]_i_1\
    );
\reg1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/calculate_crc/p_18_in42_in\,
      I1 => \rxgen/calculated_fcs\(16),
      I2 => \n_0_reg1[9]_i_2__0\,
      I3 => \n_0_reg1[9]_i_3__0\,
      O => \n_0_reg1[9]_i_1__0\
    );
\reg1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[15]_i_4\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      I3 => \n_0_reg1[19]_i_2\,
      I4 => \n_0_reg1[17]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      O => \n_0_reg1[9]_i_2\
    );
\reg1[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_reg1[13]_i_2__0\,
      I1 => \rxgen/calculated_fcs\(20),
      I2 => \rxgen/calculated_fcs\(17),
      I3 => \rxgen/calculated_fcs\(29),
      I4 => \rxgen/calculated_fcs\(2),
      I5 => \n_0_reg1[19]_i_3__0\,
      O => \n_0_reg1[9]_i_2__0\
    );
\reg1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I4 => \n_0_reg1[13]_i_2\,
      I5 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      O => \n_0_reg1[9]_i_3\
    );
\reg1[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/calculated_fcs\(3),
      I1 => \rxgen/calculate_crc/p_19_in43_in\,
      I2 => \rxgen/calculated_fcs\(28),
      I3 => \n_0_reg1[23]_i_3__0\,
      I4 => \rxgen/calculated_fcs\(22),
      I5 => \n_0_reg1[29]_i_4\,
      O => \n_0_reg1[9]_i_3__0\
    );
\reg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(0)
    );
\reg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(10),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(10)
    );
\reg2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\,
      I1 => \n_0_reg2[29]_i_2\,
      I2 => \n_0_reg2[28]_i_2\,
      I3 => \n_0_reg2[23]_i_3\,
      I4 => \n_0_reg2[28]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(10)
    );
\reg2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      I3 => \n_0_reg2[26]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(11)
    );
\reg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(12),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(12)
    );
\reg2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\,
      I1 => \n_0_reg2[13]_i_2\,
      I2 => \n_0_reg2[28]_i_3\,
      I3 => \n_0_reg2[27]_i_3\,
      I4 => \n_0_reg2[16]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(12)
    );
\reg2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\,
      I1 => \n_0_reg2[13]_i_2\,
      I2 => \n_0_reg2[27]_i_3\,
      I3 => \n_0_reg2[14]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(13)
    );
\reg2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      O => \n_0_reg2[13]_i_2\
    );
\reg2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\,
      I1 => \n_0_reg2[27]_i_2\,
      I2 => \n_0_reg2[29]_i_3\,
      I3 => \n_0_reg2[14]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(14)
    );
\reg2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      O => \n_0_reg2[14]_i_2\
    );
\reg2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(15),
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(15)
    );
\reg2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_reg2[27]_i_2\,
      I3 => \n_0_reg2[29]_i_2\,
      I4 => \n_0_reg2[28]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_40_out\(15)
    );
\reg2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I3 => \n_0_reg2[16]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(16)
    );
\reg2[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      O => \n_0_reg2[16]_i_2\
    );
\reg2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      I3 => \n_0_reg2[27]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(17)
    );
\reg2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      I3 => \n_0_reg2[24]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(18)
    );
\reg2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(19)
    );
\reg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_reg2[30]_i_2\,
      I1 => \n_0_reg2[23]_i_2\,
      I2 => \n_0_reg2[23]_i_3\,
      I3 => \n_0_reg2[29]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(1)
    );
\reg2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(20)
    );
\reg2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(21)
    );
\reg2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(22)
    );
\reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\,
      I1 => \n_0_reg2[23]_i_2\,
      I2 => \n_0_reg2[23]_i_3\,
      I3 => \n_0_reg2[29]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(23)
    );
\reg2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      O => \n_0_reg2[23]_i_2\
    );
\reg2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      O => \n_0_reg2[23]_i_3\
    );
\reg2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      I3 => \n_0_reg2[24]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(24)
    );
\reg2[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      O => \n_0_reg2[24]_i_2\
    );
\reg2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I3 => \n_0_reg2[28]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(25)
    );
\reg2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      I3 => \n_0_reg2[26]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(26)
    );
\reg2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      O => \n_0_reg2[26]_i_2\
    );
\reg2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_reg2[27]_i_2\,
      I3 => \n_0_reg2[27]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(27)
    );
\reg2[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      O => \n_0_reg2[27]_i_2\
    );
\reg2[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      O => \n_0_reg2[27]_i_3\
    );
\reg2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\,
      I1 => \n_0_reg2[28]_i_2\,
      I2 => \n_0_reg2[28]_i_3\,
      I3 => \n_0_reg2[29]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(28)
    );
\reg2[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      O => \n_0_reg2[28]_i_2\
    );
\reg2[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\,
      O => \n_0_reg2[28]_i_3\
    );
\reg2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_reg2[29]_i_2\,
      I3 => \n_0_reg2[29]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(29)
    );
\reg2[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      O => \n_0_reg2[29]_i_2\
    );
\reg2[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      O => \n_0_reg2[29]_i_3\
    );
\reg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_reg2[13]_i_2\,
      I1 => \n_0_reg2[23]_i_2\,
      I2 => \n_0_reg2[23]_i_3\,
      I3 => \n_0_reg2[24]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(2)
    );
\reg2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      I3 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(30)
    );
\reg2[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\,
      O => \n_0_reg2[30]_i_2\
    );
\reg2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(0),
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \n_0_reg2[31]_i_1\
    );
\reg2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(31)
    );
\reg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
    port map (
      I0 => \n_0_reg2[14]_i_2\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      I2 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I3 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      I4 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(3)
    );
\reg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      I1 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\,
      I2 => \n_0_reg2[13]_i_2\,
      I3 => \n_0_reg2[26]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(4)
    );
\reg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_reg2[13]_i_2\,
      I1 => \n_0_reg2[30]_i_2\,
      I2 => \n_0_reg2[27]_i_3\,
      I3 => \n_0_reg2[26]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(5)
    );
\reg2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_reg2[27]_i_2\,
      I1 => \n_0_reg2[29]_i_3\,
      I2 => \n_0_reg2[24]_i_2\,
      I3 => \n_0_reg2[27]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(6)
    );
\reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      I2 => \n_0_reg2[28]_i_2\,
      I3 => \n_0_reg2[14]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(7)
    );
\reg2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\,
      I1 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      I2 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      I3 => \n_0_reg2[26]_i_2\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(8)
    );
\reg2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996FFFF0000"
    )
    port map (
      I0 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\,
      I1 => \n_0_reg2[27]_i_2\,
      I2 => \n_0_reg2[28]_i_3\,
      I3 => \n_0_reg2[27]_i_3\,
      I4 => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      I5 => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(9)
    );
\reg_next_terminate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030222230302022"
    )
    port map (
      I0 => \n_0_reg_next_terminate[0]_i_2\,
      I1 => \n_0_reg_next_terminate[0]_i_3\,
      I2 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_reg_next_terminate[0]_i_4\,
      O => \n_0_reg_next_terminate[0]_i_1\
    );
\reg_next_terminate[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I1 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I2 => \n_0_is_terminate_d1[6]_i_3\,
      I3 => \n_0_reg_next_terminate[4]_i_3\,
      I4 => \n_0_reg_next_terminate[4]_i_2\,
      O => \n_0_reg_next_terminate[0]_i_2\
    );
\reg_next_terminate[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I1 => \n_0_is_terminate_d1[7]_i_8\,
      I2 => \txgen/is_underrun\,
      I3 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_reg_next_terminate[0]_i_3\
    );
\reg_next_terminate[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB00AB000000"
    )
    port map (
      I0 => \n_0_reg_next_terminate[0]_i_5\,
      I1 => \n_0_is_data_d1[6]_i_2\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_2\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_is_pause_d1[7]_i_4\,
      O => \n_0_reg_next_terminate[0]_i_4\
    );
\reg_next_terminate[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0B0B"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      O => \n_0_reg_next_terminate[0]_i_5\
    );
\reg_next_terminate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005100"
    )
    port map (
      I0 => \n_0_reg_next_terminate[1]_i_2\,
      I1 => \n_0_reg_next_terminate[1]_i_3\,
      I2 => \n_0_reg_next_terminate[0]_i_4\,
      I3 => \n_0_reg_next_terminate[1]_i_4\,
      I4 => \n_0_reg_next_terminate[4]_i_2\,
      I5 => \n_0_reg_next_terminate[4]_i_3\,
      O => \n_0_reg_next_terminate[1]_i_1\
    );
\reg_next_terminate[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_crc_pos_d[0]_i_3\,
      O => \n_0_reg_next_terminate[1]_i_2\
    );
\reg_next_terminate[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      O => \n_0_reg_next_terminate[1]_i_3\
    );
\reg_next_terminate[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_is_terminate_d1[7]_i_8\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \n_0_reg_next_terminate[4]_i_8\,
      I3 => \n_0_crc_pos_d[0]_i_2\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      O => \n_0_reg_next_terminate[1]_i_4\
    );
\reg_next_terminate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020200"
    )
    port map (
      I0 => \n_0_reg_next_terminate[2]_i_2\,
      I1 => \n_0_reg_next_terminate[4]_i_2\,
      I2 => \n_0_reg_next_terminate[4]_i_3\,
      I3 => \n_0_reg_next_terminate[0]_i_4\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_reg_next_terminate[2]_i_3\,
      O => \n_0_reg_next_terminate[2]_i_1\
    );
\reg_next_terminate[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I1 => \n_0_is_terminate_d1[6]_i_3\,
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \n_0_reg_next_terminate[4]_i_8\,
      I4 => \n_0_is_terminate_d1[7]_i_8\,
      I5 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      O => \n_0_reg_next_terminate[2]_i_2\
    );
\reg_next_terminate[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      O => \n_0_reg_next_terminate[2]_i_3\
    );
\reg_next_terminate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A80000"
    )
    port map (
      I0 => \n_0_reg_next_terminate[3]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_reg_next_terminate[4]_i_2\,
      I4 => \n_0_reg_next_terminate[3]_i_3\,
      I5 => \n_0_reg_next_terminate[4]_i_3\,
      O => \n_0_reg_next_terminate[3]_i_1\
    );
\reg_next_terminate[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_is_terminate_d1[7]_i_8\,
      I1 => \n_0_crc_pos_d[0]_i_2\,
      I2 => \n_0_crc_pos_d[1]_i_2\,
      I3 => \n_0_reg_next_terminate[4]_i_8\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_reg_next_terminate[3]_i_2\
    );
\reg_next_terminate[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454545400"
    )
    port map (
      I0 => \n_0_crc_pos_d[0]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_reg_next_terminate[0]_i_4\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_reg_next_terminate[2]_i_3\,
      O => \n_0_reg_next_terminate[3]_i_3\
    );
\reg_next_terminate[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_reg_next_terminate[4]_i_5\,
      I4 => \n_0_reg_next_terminate[4]_i_6\,
      I5 => \n_0_is_data_d1[7]_i_3\,
      O => \n_0_reg_next_terminate[4]_i_2\
    );
\reg_next_terminate[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_reg_next_terminate[4]_i_7\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      O => \n_0_reg_next_terminate[4]_i_3\
    );
\reg_next_terminate[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0010"
    )
    port map (
      I0 => \n_0_reg_next_terminate[0]_i_4\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I4 => \n_0_reg_next_terminate[4]_i_8\,
      I5 => \n_0_is_terminate_d1[7]_i_8\,
      O => \n_0_reg_next_terminate[4]_i_4\
    );
\reg_next_terminate[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      O => \n_0_reg_next_terminate[4]_i_5\
    );
\reg_next_terminate[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0FFD0FFFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      O => \n_0_reg_next_terminate[4]_i_6\
    );
\reg_next_terminate[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      O => \n_0_reg_next_terminate[4]_i_7\
    );
\reg_next_terminate[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
    port map (
      I0 => \txgen/is_underrun\,
      I1 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_reg_next_terminate[4]_i_8\
    );
remember_prev_block_underrun_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      I1 => n_0_remember_prev_block_underrun_i_2,
      I2 => n_0_remember_prev_block_underrun_i_3,
      I3 => n_0_remember_prev_block_underrun_i_4,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_remember_prev_block_underrun_i_1
    );
remember_prev_block_underrun_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFF"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_axi_tx_state[9]_i_16\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      O => n_0_remember_prev_block_underrun_i_2
    );
remember_prev_block_underrun_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFCFA"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      O => n_0_remember_prev_block_underrun_i_3
    );
remember_prev_block_underrun_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_13\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg\,
      I4 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I5 => n_0_remember_prev_block_underrun_i_5,
      O => n_0_remember_prev_block_underrun_i_4
    );
remember_prev_block_underrun_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      O => n_0_remember_prev_block_underrun_i_5
    );
remote_failure_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCA0"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/remote_failure_reg\,
      I1 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[1]\,
      I2 => \rsgen/detect_link_fail/sm_active_reg__0\,
      I3 => \rsgen/detect_link_fail/local_failure0\,
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => n_0_remote_failure_i_1
    );
reset_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => tx_axis_aresetn,
      I1 => reset,
      I2 => tx_configuration_vector(0),
      O => reset_in0_out
    );
\reset_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => rx_axis_aresetn,
      I1 => reset,
      I2 => rx_configuration_vector(0),
      O => reset_in
    );
rs_disable_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_rsgen/rs_disable_sync/q_reg\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_rs_disable_reg_i_1
    );
\rsgen/detect_link_fail/col_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_col_cnt[0]_i_1\,
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[0]\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/col_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(0),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/col_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(1),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/col_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(2),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/col_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(3),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/col_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(4),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[5]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/col_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => p_1_in(5),
      Q => \n_0_rsgen/detect_link_fail/col_cnt_reg[6]\,
      R => \n_0_col_cnt[6]_i_1\
    );
\rsgen/detect_link_fail/last_seq_type_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_last_seq_type[1]_i_1\,
      D => \n_0_rsgen/detect_link_fail/seq_type_reg[0]\,
      Q => \n_0_rsgen/detect_link_fail/last_seq_type_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/last_seq_type_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_last_seq_type[1]_i_1\,
      D => \n_0_rsgen/detect_link_fail/seq_type_reg[1]\,
      Q => \n_0_rsgen/detect_link_fail/last_seq_type_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/local_failure_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_local_failure_i_1,
      Q => \rsgen/d\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/remote_failure_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_remote_failure_i_1,
      Q => \n_0_rsgen/detect_link_fail/remote_failure_reg\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/rxd_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(24),
      Q => \n_0_rsgen/detect_link_fail/rxd_reg_reg[24]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/rxd_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(25),
      Q => \n_0_rsgen/detect_link_fail/rxd_reg_reg[25]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/rxd_reg_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(56),
      Q => \n_0_rsgen/detect_link_fail/rxd_reg_reg[56]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/rxd_reg_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(57),
      Q => \n_0_rsgen/detect_link_fail/rxd_reg_reg[57]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_cnt_inc_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_seq_cnt_inc[0]_i_1\,
      Q => \rsgen/in\(0),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_cnt_inc_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_seq_cnt_inc[1]_i_1\,
      Q => \rsgen/in\(1),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_cnt[0]_i_1\,
      Q => \rsgen/detect_link_fail/seq_cnt_reg\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_cnt[1]_i_1\,
      Q => \rsgen/detect_link_fail/seq_cnt_reg\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_cnt[2]_i_1\,
      Q => \rsgen/detect_link_fail/seq_cnt_reg\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_cnt_rst_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_seq_cnt_rst_val[0]_i_1\,
      Q => \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[0]\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_cnt_rst_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_seq_cnt_rst_val[1]_i_1\,
      Q => \n_0_rsgen/detect_link_fail/seq_cnt_rst_val_reg[1]\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_lower_mismatch_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_lower_mismatch0\,
      Q => \rsgen/detect_link_fail/seq_lower_mismatch\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_lower_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_lower1\,
      Q => \rsgen/detect_link_fail/seq_lower\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_lower_reg2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_lower_reg__0\,
      Q => \rsgen/detect_link_fail/seq_lower_reg2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_lower_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_lower\,
      Q => \rsgen/detect_link_fail/seq_lower_reg__0\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_lower_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_type_lower[0]_i_1\,
      Q => \rsgen/detect_link_fail/seq_type_lower\(0),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_type_lower_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_type_lower[1]_i_1\,
      Q => \rsgen/detect_link_fail/seq_type_lower\(1),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_type_lower_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_lower\(0),
      Q => \rsgen/seq_type_lower_reg\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_lower_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_lower\(1),
      Q => \rsgen/seq_type_lower_reg\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_last_seq_type[1]_i_1\,
      D => \n_0_seq_type[0]_i_1\,
      Q => \n_0_rsgen/detect_link_fail/seq_type_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_last_seq_type[1]_i_1\,
      D => \n_0_seq_type[1]_i_1\,
      Q => \n_0_rsgen/detect_link_fail/seq_type_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_upper_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_type_upper[0]_i_1\,
      Q => \rsgen/detect_link_fail/seq_type_upper\(0),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_type_upper_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/seq_type_upper[1]_i_1\,
      Q => \rsgen/detect_link_fail/seq_type_upper\(1),
      R => \<const0>\
    );
\rsgen/detect_link_fail/seq_type_upper_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_upper\(0),
      Q => \rsgen/seq_type_upper_reg\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_type_upper_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_upper\(1),
      Q => \rsgen/seq_type_upper_reg\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_upper_mismatch_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_upper_mismatch0\,
      Q => \rsgen/detect_link_fail/seq_upper_mismatch\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_upper_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_type_upper1\,
      Q => \rsgen/detect_link_fail/seq_upper\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_upper_reg2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_upper_reg__0\,
      Q => \rsgen/detect_link_fail/seq_upper_reg2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/seq_upper_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/seq_upper\,
      Q => \rsgen/detect_link_fail/seq_upper_reg__0\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/sm_active_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_detect_link_fail/sm_active_i_1\,
      Q => \rsgen/detect_link_fail/sm_active\,
      R => \<const0>\
    );
\rsgen/detect_link_fail/sm_active_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/sm_active\,
      Q => \rsgen/detect_link_fail/sm_active_reg__0\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/stage1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/stage10\,
      Q => \n_0_rsgen/detect_link_fail/stage1_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/stage1_reg__0\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/stage1019_out\,
      Q => \rsgen/detect_link_fail/stage1\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/stage2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/stage20\,
      Q => \n_0_rsgen/detect_link_fail/stage2_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/detect_link_fail/stage2_reg__0\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rsgen/detect_link_fail/stage2015_out\,
      Q => \rsgen/detect_link_fail/stage2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rsgen/rs_disable_sync/d_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(10),
      Q => \rsgen/d_1\,
      R => \<const0>\
    );
\rsgen/rs_disable_sync/d_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \rsgen/d_1\,
      Q => \rsgen/d_2\,
      R => \<const0>\
    );
\rsgen/rs_disable_sync/d_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \rsgen/d_2\,
      Q => \rsgen/d_3\,
      R => \<const0>\
    );
\rsgen/rs_disable_sync/d_4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \rsgen/d_3\,
      Q => \rsgen/d_4\,
      R => \<const0>\
    );
\rsgen/rs_disable_sync/q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \rsgen/d_4\,
      Q => \n_0_rsgen/rs_disable_sync/q_reg\,
      R => \<const0>\
    );
\rsgen/sync_lf_i/d_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \rsgen/d\,
      Q => \n_0_rsgen/sync_lf_i/d_1_reg\,
      R => \<const0>\
    );
\rsgen/sync_lf_i/d_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_lf_i/d_1_reg\,
      Q => \n_0_rsgen/sync_lf_i/d_2_reg\,
      R => \<const0>\
    );
\rsgen/sync_lf_i/d_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_lf_i/d_2_reg\,
      Q => \n_0_rsgen/sync_lf_i/d_3_reg\,
      R => \<const0>\
    );
\rsgen/sync_lf_i/d_4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_lf_i/d_3_reg\,
      Q => \n_0_rsgen/sync_lf_i/d_4_reg\,
      R => \<const0>\
    );
\rsgen/sync_lf_i/q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_lf_i/d_4_reg\,
      Q => \^status_vector\(0),
      R => \<const0>\
    );
\rsgen/sync_rf_i/d_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/detect_link_fail/remote_failure_reg\,
      Q => \n_0_rsgen/sync_rf_i/d_1_reg\,
      R => \<const0>\
    );
\rsgen/sync_rf_i/d_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_rf_i/d_1_reg\,
      Q => \n_0_rsgen/sync_rf_i/d_2_reg\,
      R => \<const0>\
    );
\rsgen/sync_rf_i/d_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_rf_i/d_2_reg\,
      Q => \n_0_rsgen/sync_rf_i/d_3_reg\,
      R => \<const0>\
    );
\rsgen/sync_rf_i/d_4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_rf_i/d_3_reg\,
      Q => \n_0_rsgen/sync_rf_i/d_4_reg\,
      R => \<const0>\
    );
\rsgen/sync_rf_i/q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/sync_rf_i/d_4_reg\,
      Q => \^status_vector\(1),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/rs_disable_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_rs_disable_reg_i_1,
      Q => \rsgen/rs_disable_reg\,
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txc_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txc_out[0]_i_1\,
      Q => xgmii_txc(0),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txc_out_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[1]_i_1\,
      Q => xgmii_txc(1),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txc_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[2]_i_1\,
      Q => xgmii_txc(2),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txc_out_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[3]_i_1\,
      Q => xgmii_txc(3),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txc_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txc_out[4]_i_1\,
      Q => xgmii_txc(4),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txc_out_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[5]_i_1\,
      Q => xgmii_txc(5),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txc_out_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[6]_i_1\,
      Q => xgmii_txc(6),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txc_out_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txc_out[7]_i_1\,
      Q => xgmii_txc(7),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(35),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[35]_i_1\
    );
\rsgen/transmit_link_fail/txd_out[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(36),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[36]_i_1\
    );
\rsgen/transmit_link_fail/txd_out[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(39),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[39]_i_1\
    );
\rsgen/transmit_link_fail/txd_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(3),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[3]_i_1\
    );
\rsgen/transmit_link_fail/txd_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(4),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[4]_i_1\
    );
\rsgen/transmit_link_fail/txd_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAE"
    )
    port map (
      I0 => \^status_vector\(0),
      I1 => txd_in(7),
      I2 => \^status_vector\(1),
      I3 => \rsgen/rs_disable_reg\,
      O => \n_0_rsgen/transmit_link_fail/txd_out[7]_i_1\
    );
\rsgen/transmit_link_fail/txd_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[0]_i_1\,
      Q => xgmii_txd(0),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[10]_i_1\,
      Q => xgmii_txd(10),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[11]_i_1\,
      Q => xgmii_txd(11),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[12]_i_1\,
      Q => xgmii_txd(12),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[13]_i_1\,
      Q => xgmii_txd(13),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[14]_i_1\,
      Q => xgmii_txd(14),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[15]_i_1\,
      Q => xgmii_txd(15),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[16]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[16]_i_1\,
      Q => xgmii_txd(16),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[17]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[17]_i_1\,
      Q => xgmii_txd(17),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[18]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[18]_i_1\,
      Q => xgmii_txd(18),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[19]_i_1\,
      Q => xgmii_txd(19),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[1]_i_1\,
      Q => xgmii_txd(1),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[20]_i_1\,
      Q => xgmii_txd(20),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[21]_i_1\,
      Q => xgmii_txd(21),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[22]_i_1\,
      Q => xgmii_txd(22),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[23]_i_1\,
      Q => xgmii_txd(23),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[24]_i_1\,
      Q => xgmii_txd(24),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[25]_i_1\,
      Q => xgmii_txd(25),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[26]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[26]_i_1\,
      Q => xgmii_txd(26),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[27]_i_1\,
      Q => xgmii_txd(27),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[28]_i_1\,
      Q => xgmii_txd(28),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[29]_i_1\,
      Q => xgmii_txd(29),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[2]_i_1\,
      Q => xgmii_txd(2),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[30]_i_1\,
      Q => xgmii_txd(30),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[31]_i_1\,
      Q => xgmii_txd(31),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[32]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[32]_i_1\,
      Q => xgmii_txd(32),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[33]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[33]_i_1\,
      Q => xgmii_txd(33),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[34]_i_1\,
      Q => xgmii_txd(34),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[35]_i_1\,
      Q => xgmii_txd(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[36]_i_1\,
      Q => xgmii_txd(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[37]_i_1\,
      Q => xgmii_txd(37),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[38]_i_1\,
      Q => xgmii_txd(38),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[39]_i_1\,
      Q => xgmii_txd(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[3]_i_1\,
      Q => xgmii_txd(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[40]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[40]_i_1\,
      Q => xgmii_txd(40),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[41]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[41]_i_1\,
      Q => xgmii_txd(41),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[42]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[42]_i_1\,
      Q => xgmii_txd(42),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[43]_i_1\,
      Q => xgmii_txd(43),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[44]_i_1\,
      Q => xgmii_txd(44),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[45]_i_1\,
      Q => xgmii_txd(45),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[46]_i_1\,
      Q => xgmii_txd(46),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[47]_i_1\,
      Q => xgmii_txd(47),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[48]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[48]_i_1\,
      Q => xgmii_txd(48),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[49]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[49]_i_1\,
      Q => xgmii_txd(49),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[4]_i_1\,
      Q => xgmii_txd(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[50]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[50]_i_1\,
      Q => xgmii_txd(50),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[51]_i_1\,
      Q => xgmii_txd(51),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[52]_i_1\,
      Q => xgmii_txd(52),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[53]_i_1\,
      Q => xgmii_txd(53),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[54]_i_1\,
      Q => xgmii_txd(54),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[55]_i_1\,
      Q => xgmii_txd(55),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[56]_i_1\,
      Q => xgmii_txd(56),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[57]_i_1\,
      Q => xgmii_txd(57),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[58]_i_1\,
      Q => xgmii_txd(58),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[59]_i_1\,
      Q => xgmii_txd(59),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[5]_i_1\,
      Q => xgmii_txd(5),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[60]_i_1\,
      Q => xgmii_txd(60),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[61]_i_1\,
      Q => xgmii_txd(61),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[62]_i_1\,
      Q => xgmii_txd(62),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[63]_i_1\,
      Q => xgmii_txd(63),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_transmit_link_fail/txd_out[6]_i_1\,
      Q => xgmii_txd(6),
      R => \<const0>\
    );
\rsgen/transmit_link_fail/txd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_rsgen/transmit_link_fail/txd_out[7]_i_1\,
      Q => xgmii_txd(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[8]_i_1\,
      Q => xgmii_txd(8),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rsgen/transmit_link_fail/txd_out_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txd_out[9]_i_1\,
      Q => xgmii_txd(9),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\rx/data_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BC"
    )
    port map (
      I0 => \rxgen/rx/data_count\(1),
      I1 => \rxgen/rx/data_count\(0),
      I2 => \n_0_rxgen/ctrl_pipeline_reg[4][0]\,
      I3 => \^rx_statistics_vector\(0),
      I4 => \^rx_statistics_vector\(1),
      I5 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_rx/data_count[0]_i_1\
    );
\rx/data_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
    port map (
      I0 => \rxgen/rx/data_count\(1),
      I1 => \rxgen/rx/data_count\(0),
      I2 => \n_0_rxgen/ctrl_pipeline_reg[4][0]\,
      I3 => \^rx_statistics_vector\(0),
      I4 => \^rx_statistics_vector\(1),
      I5 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_rx/data_count[1]_i_1\
    );
\rx_axis_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/axi_rx_xgmac_i/state\(0),
      I1 => \rxgen/axi_rx_xgmac_i/state\(1),
      O => \rxgen/axi_rx_xgmac_i/output_ce\
    );
rx_axis_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rxgen/axi_rx_xgmac_i/state\(1),
      I1 => \rxgen/axi_rx_xgmac_i/state\(0),
      O => rx_axis_tlast
    );
rx_axis_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
    port map (
      I0 => \rxgen/rx_axi_in_user\(0),
      I1 => \rxgen/rx_axi_in_user\(1),
      I2 => n_0_rx_axis_tvalid_i_2,
      I3 => n_0_rx_axis_tvalid_i_3,
      O => \rxgen/axi_rx_xgmac_i/rx_axis_tvalid0\
    );
rx_axis_tvalid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \rxgen/rx_data_valid_int\(7),
      I1 => \rxgen/rx_data_valid_int\(1),
      I2 => n_0_rx_axis_tvalid_i_4,
      O => n_0_rx_axis_tvalid_i_2
    );
rx_axis_tvalid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EFFF"
    )
    port map (
      I0 => \n_0_rxgen/ctrl_pipeline_reg[4][1]\,
      I1 => \n_0_rxgen/ctrl_pipeline_reg[4][0]\,
      I2 => n_0_rx_axis_tvalid_i_5,
      I3 => \rxgen/axi_rx_xgmac_i/state\(0),
      I4 => \rxgen/axi_rx_xgmac_i/state\(1),
      O => n_0_rx_axis_tvalid_i_3
    );
rx_axis_tvalid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/rx_data_valid_int\(5),
      I1 => \rxgen/rx_data_valid_int\(3),
      I2 => \rxgen/rx_data_valid_int\(0),
      I3 => \rxgen/rx_data_valid_int\(6),
      I4 => \rxgen/rx_data_valid_int\(2),
      I5 => \rxgen/rx_data_valid_int\(4),
      O => n_0_rx_axis_tvalid_i_4
    );
rx_axis_tvalid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_rxgen/ctrl_pipeline_reg[4][6]\,
      I1 => \n_0_rxgen/ctrl_pipeline_reg[4][3]\,
      I2 => \n_0_rxgen/ctrl_pipeline_reg[4][4]\,
      I3 => \n_0_rxgen/ctrl_pipeline_reg[4][5]\,
      I4 => \n_0_rxgen/ctrl_pipeline_reg[4][7]\,
      I5 => \n_0_rxgen/ctrl_pipeline_reg[4][2]\,
      O => n_0_rx_axis_tvalid_i_5
    );
rx_bad_frame_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
    port map (
      I0 => \^rx_statistics_vector\(1),
      I1 => \n_0_rxgen/rx/bad_opcode_int_reg\,
      I2 => \rxgen/add_pause_frame_pipeline\(6),
      I3 => \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\,
      I4 => \^rx_statistics_vector\(0),
      O => \rxgen/bad_frame_out\
    );
\rx_errors_stage1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[0]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(0),
      O => \rxgen/decode/p_15_out\(0)
    );
\rx_errors_stage1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[1]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(1),
      O => \rxgen/decode/p_15_out\(1)
    );
\rx_errors_stage1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[2]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(2),
      O => \rxgen/decode/p_15_out\(2)
    );
\rx_errors_stage1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[3]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(3),
      O => \rxgen/decode/p_15_out\(3)
    );
\rx_errors_stage1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[4]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(4),
      O => \rxgen/decode/p_15_out\(4)
    );
\rx_errors_stage1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[5]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(5),
      O => \rxgen/decode/p_15_out\(5)
    );
\rx_errors_stage1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_terminate_flags[6]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/end_of_frame\,
      I3 => \rxgen/rxc_sync\(6),
      O => \rxgen/decode/p_15_out\(6)
    );
\rx_errors_stage1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \rxgen/rxc_sync\(7),
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/decode/frame\,
      I3 => \n_0_terminate_flags[7]_i_2\,
      O => \rxgen/decode/p_15_out\(7)
    );
\rx_errors_stage2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_rxgen/decode/rx_errors_stage1_reg[0]\,
      I1 => \rxgen/end_of_frame\,
      O => \rxgen/decode/p_13_out\(0)
    );
\rx_errors_stage2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \rxgen/decode/p_2_in98_in\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/frame_terminate\(0),
      O => \rxgen/decode/p_13_out\(1)
    );
\rx_errors_stage2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \rxgen/decode/p_3_in100_in\,
      I1 => \rxgen/frame_terminate\(1),
      I2 => \rxgen/frame_terminate\(0),
      I3 => \rxgen/end_of_frame\,
      O => \rxgen/decode/p_13_out\(2)
    );
\rx_errors_stage2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \rxgen/decode/p_5_in102_in\,
      I1 => \rxgen/end_of_frame\,
      I2 => \rxgen/frame_terminate\(0),
      I3 => \rxgen/frame_terminate\(1),
      I4 => \rxgen/frame_terminate\(2),
      O => \rxgen/decode/p_13_out\(3)
    );
\rx_errors_stage2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \rxgen/decode/p_7_in104_in\,
      I1 => \rxgen/frame_terminate\(2),
      I2 => \rxgen/frame_terminate\(3),
      I3 => \rxgen/frame_terminate\(0),
      I4 => \rxgen/frame_terminate\(1),
      I5 => \rxgen/end_of_frame\,
      O => \rxgen/decode/p_13_out\(4)
    );
\rx_errors_stage2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(2),
      I2 => \rxgen/frame_terminate\(3),
      I3 => \rxgen/decode/p_9_in107_in\,
      I4 => \n_0_crc_bytes_valid[7]_i_2\,
      I5 => \rxgen/end_of_frame\,
      O => \rxgen/decode/p_13_out\(5)
    );
\rx_errors_stage2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_rx_errors_stage2[6]_i_2\,
      I1 => \rxgen/frame_terminate\(5),
      I2 => \rxgen/frame_terminate\(4),
      I3 => \rxgen/decode/p_11_in110_in\,
      I4 => \rxgen/end_of_frame\,
      O => \rxgen/decode/p_13_out\(6)
    );
\rx_errors_stage2[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/frame_terminate\(2),
      I1 => \rxgen/frame_terminate\(3),
      I2 => \rxgen/frame_terminate\(0),
      I3 => \rxgen/frame_terminate\(1),
      O => \n_0_rx_errors_stage2[6]_i_2\
    );
\rx_errors_stage2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \rxgen/frame_terminate\(5),
      I1 => \rxgen/frame_terminate\(6),
      I2 => \n_0_rxgen/decode/rx_errors_stage1_reg[7]\,
      I3 => \rxgen/end_of_frame\,
      I4 => \n_0_crc_bytes_valid[7]_i_2\,
      I5 => \n_0_rx_errors_stage2[7]_i_2\,
      O => \rxgen/decode/p_13_out\(7)
    );
\rx_errors_stage2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(2),
      I2 => \rxgen/frame_terminate\(3),
      O => \n_0_rx_errors_stage2[7]_i_2\
    );
rx_good_frame_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => \^rx_statistics_vector\(0),
      I1 => \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\,
      I2 => \rxgen/add_pause_frame_pipeline\(6),
      I3 => \n_0_rxgen/rx/bad_opcode_int_reg\,
      O => \rxgen/good_frame_out\
    );
\rx_statistics_vector[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^rx_statistics_vector\(0),
      I1 => \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\,
      I2 => \rxgen/add_pause_frame_pipeline\(6),
      I3 => \rxgen/rx/pause_req_int\,
      O => \^rx_statistics_vector\(27)
    );
\rx_statistics_vector[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^rx_statistics_vector\(20),
      I1 => \n_0_rxgen/rx/bad_opcode_int_reg\,
      I2 => \^rx_statistics_vector\(0),
      O => \^rx_statistics_vector\(28)
    );
\rx_statistics_vector[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \rxgen/error_detection/fcs_error\,
      I1 => \rxgen/exceed_18bytes_pipeline\(7),
      O => \^rx_statistics_vector\(2)
    );
\rxgen/add_pause_frame_pipeline_reg[5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/add_control_frame\,
      Q => \n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6\
    );
\rxgen/add_pause_frame_pipeline_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/add_pause_frame_pipeline_reg[5]_srl6\,
      Q => \rxgen/add_pause_frame_pipeline\(6),
      R => \<const0>\
    );
\rxgen/address_decoding/add_control_enable_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_add_control_enable_i_1,
      Q => \rxgen/add_control_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/add_match_lower_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/EQUAL\,
      Q => \rxgen/address_decoding/add_match_lower\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/add_match_upper_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/EQUAL0_out\,
      Q => \rxgen/address_decoding/add_match_upper\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/broad_add_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/address_decoding/broad_add_match\,
      Q => \n_0_rxgen/address_decoding/broad_add_match_reg\,
      R => \<const0>\
    );
\rxgen/address_decoding/broadcast_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_broadcast_match_i_1,
      Q => \rxgen/broadcast_match\,
      R => \<const0>\
    );
\rxgen/address_decoding/control_enable_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_control_enable_i_1,
      Q => \rxgen/control_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/frame_is_type_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_frame_is_type_i_1,
      Q => \rxgen/type_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/frame_is_vlan_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/address_decoding/frame_is_vlan0\,
      Q => \rxgen/vlan_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/address_decoding/multicast_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_multicast_match_i_1,
      Q => \rxgen/multicast_match\,
      R => \<const0>\
    );
\rxgen/address_decoding/multicast_pause_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/address_decoding/multicast_pause\,
      Q => \n_0_rxgen/address_decoding/multicast_pause_reg\,
      R => \<const0>\
    );
\rxgen/address_decoding/type_not_length_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_type_not_length_i_1,
      Q => \rxgen/address_decoding/type_not_length\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(0),
      Q => rx_axis_tdata(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(10),
      Q => rx_axis_tdata(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(11),
      Q => rx_axis_tdata(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(12),
      Q => rx_axis_tdata(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(13),
      Q => rx_axis_tdata(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(14),
      Q => rx_axis_tdata(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(15),
      Q => rx_axis_tdata(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(16),
      Q => rx_axis_tdata(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(17),
      Q => rx_axis_tdata(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(18),
      Q => rx_axis_tdata(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(19),
      Q => rx_axis_tdata(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(1),
      Q => rx_axis_tdata(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(20),
      Q => rx_axis_tdata(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(21),
      Q => rx_axis_tdata(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(22),
      Q => rx_axis_tdata(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(23),
      Q => rx_axis_tdata(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(24),
      Q => rx_axis_tdata(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(25),
      Q => rx_axis_tdata(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(26),
      Q => rx_axis_tdata(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(27),
      Q => rx_axis_tdata(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(28),
      Q => rx_axis_tdata(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(29),
      Q => rx_axis_tdata(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(2),
      Q => rx_axis_tdata(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(30),
      Q => rx_axis_tdata(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(31),
      Q => rx_axis_tdata(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(32),
      Q => rx_axis_tdata(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(33),
      Q => rx_axis_tdata(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(34),
      Q => rx_axis_tdata(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(35),
      Q => rx_axis_tdata(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(36),
      Q => rx_axis_tdata(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(37),
      Q => rx_axis_tdata(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(38),
      Q => rx_axis_tdata(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(39),
      Q => rx_axis_tdata(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(3),
      Q => rx_axis_tdata(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(40),
      Q => rx_axis_tdata(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(41),
      Q => rx_axis_tdata(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(42),
      Q => rx_axis_tdata(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(43),
      Q => rx_axis_tdata(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(44),
      Q => rx_axis_tdata(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(45),
      Q => rx_axis_tdata(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(46),
      Q => rx_axis_tdata(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(47),
      Q => rx_axis_tdata(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(48),
      Q => rx_axis_tdata(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(49),
      Q => rx_axis_tdata(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(4),
      Q => rx_axis_tdata(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(50),
      Q => rx_axis_tdata(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(51),
      Q => rx_axis_tdata(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(52),
      Q => rx_axis_tdata(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(53),
      Q => rx_axis_tdata(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(54),
      Q => rx_axis_tdata(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(55),
      Q => rx_axis_tdata(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(56),
      Q => rx_axis_tdata(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(57),
      Q => rx_axis_tdata(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(58),
      Q => rx_axis_tdata(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(59),
      Q => rx_axis_tdata(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(5),
      Q => rx_axis_tdata(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(60),
      Q => rx_axis_tdata(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(61),
      Q => rx_axis_tdata(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(62),
      Q => rx_axis_tdata(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(63),
      Q => rx_axis_tdata(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(6),
      Q => rx_axis_tdata(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(7),
      Q => rx_axis_tdata(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(8),
      Q => rx_axis_tdata(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_int\(9),
      Q => rx_axis_tdata(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(0),
      Q => rx_axis_tkeep(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(1),
      Q => rx_axis_tkeep(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(2),
      Q => rx_axis_tkeep(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(3),
      Q => rx_axis_tkeep(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(4),
      Q => rx_axis_tkeep(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(5),
      Q => rx_axis_tkeep(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(6),
      Q => rx_axis_tkeep(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tkeep_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/axi_rx_xgmac_i/output_ce\,
      D => \rxgen/rx_data_valid_int\(7),
      Q => rx_axis_tkeep(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tuser_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rx_axi_in_user\(1),
      Q => rx_axis_tuser,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/rx_axis_tvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/axi_rx_xgmac_i/rx_axis_tvalid0\,
      Q => rx_axis_tvalid,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/axi_rx_xgmac_i/rx_axis_tvalid0\,
      Q => \rxgen/axi_rx_xgmac_i/state\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/axi_rx_xgmac_i/state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/axi_rx_xgmac_i/next_state\(1),
      Q => \rxgen/axi_rx_xgmac_i/state\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/broadcast_frame_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/broadcast_match\,
      Q => \n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5\
    );
\rxgen/broadcast_frame_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/broadcast_frame_pipeline_reg[4]_srl5\,
      Q => \^rx_statistics_vector\(3),
      R => \<const0>\
    );
\rxgen/calculate_crc/reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[0]_i_1__0\,
      Q => \rxgen/calculated_fcs\(31),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[10]_i_1__0\,
      Q => \rxgen/calculated_fcs\(21),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[11]_i_1__0\,
      Q => \rxgen/calculated_fcs\(20),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[12]_i_1__0\,
      Q => \rxgen/calculated_fcs\(19),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[13]_i_1__0\,
      Q => \rxgen/calculated_fcs\(18),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[14]_i_1__0\,
      Q => \rxgen/calculated_fcs\(17),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[15]_i_1__0\,
      Q => \rxgen/calculated_fcs\(16),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[16]_i_1\,
      Q => \rxgen/calculated_fcs\(15),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[17]_i_1\,
      Q => \rxgen/calculated_fcs\(14),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[18]_i_1__0\,
      Q => \rxgen/calculated_fcs\(13),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[19]_i_1__0\,
      Q => \rxgen/calculated_fcs\(12),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[1]_i_1__0\,
      Q => \rxgen/calculated_fcs\(30),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[20]_i_1__0\,
      Q => \rxgen/calculated_fcs\(11),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[21]_i_1\,
      Q => \rxgen/calculated_fcs\(10),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[22]_i_1__0\,
      Q => \rxgen/calculated_fcs\(9),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[23]_i_1__0\,
      Q => \rxgen/calculated_fcs\(8),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[24]_i_1__0\,
      Q => \rxgen/calculated_fcs\(7),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[25]_i_1__0\,
      Q => \rxgen/calculated_fcs\(6),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[26]_i_1__0\,
      Q => \rxgen/calculated_fcs\(5),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[27]_i_1__0\,
      Q => \rxgen/calculated_fcs\(4),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[28]_i_1__0\,
      Q => \rxgen/calculated_fcs\(3),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[29]_i_1__0\,
      Q => \rxgen/calculated_fcs\(2),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[2]_i_1__0\,
      Q => \rxgen/calculated_fcs\(29),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[30]_i_1__0\,
      Q => \rxgen/calculated_fcs\(1),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[31]_i_1__0\,
      Q => \rxgen/calculated_fcs\(0),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[3]_i_1__0\,
      Q => \rxgen/calculated_fcs\(28),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[4]_i_1__0\,
      Q => \rxgen/calculated_fcs\(27),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[5]_i_1__0\,
      Q => \rxgen/calculated_fcs\(26),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[6]_i_1__0\,
      Q => \rxgen/calculated_fcs\(25),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[7]_i_1\,
      Q => \rxgen/calculated_fcs\(24),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[8]_i_1__0\,
      Q => \rxgen/calculated_fcs\(23),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[9]_i_1__0\,
      Q => \rxgen/calculated_fcs\(22),
      R => \rxgen/calculate_crc/reset_reg\
    );
\rxgen/calculate_crc/reset_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/crc_reset_reg\,
      Q => \rxgen/calculate_crc/reset_reg\,
      R => \<const0>\
    );
\rxgen/calculate_crc/seta_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0\,
      Q => \n_0_rxgen/calculate_crc/seta_reg[0]\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0251_out\,
      Q => \rxgen/calculate_crc/p_10_in48_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0256_out\,
      Q => \rxgen/calculate_crc/p_14_in53_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0260_out\,
      Q => \rxgen/calculate_crc/p_13_in57_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0266_out\,
      Q => \rxgen/calculate_crc/p_14_in61_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0270_out\,
      Q => \rxgen/calculate_crc/p_12_in65_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0273_out\,
      Q => \rxgen/calculate_crc/p_12_in69_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0276_out\,
      Q => \rxgen/calculate_crc/p_10_in73_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0280_out\,
      Q => \rxgen/calculate_crc/p_10_in76_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0284_out\,
      Q => \rxgen/calculate_crc/p_9_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0288_out\,
      Q => \rxgen/calculate_crc/p_10_in84_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0192_out\,
      Q => \rxgen/calculate_crc/p_13_in8_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0292_out\,
      Q => \rxgen/calculate_crc/p_10_in90_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0295_out\,
      Q => \rxgen/calculate_crc/p_11_in94_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0298_out\,
      Q => \rxgen/calculate_crc/p_16_in98_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0304_out\,
      Q => \rxgen/calculate_crc/p_14_in101_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0311_out\,
      Q => \rxgen/calculate_crc/p_14_in107_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0316_out\,
      Q => \rxgen/calculate_crc/p_14_in111_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0318_out\,
      Q => \rxgen/calculate_crc/p_12_in119_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0320_out\,
      Q => \rxgen/calculate_crc/p_14_in123_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0322_out\,
      Q => \rxgen/calculate_crc/p_12_in129_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0324_out\,
      Q => \rxgen/calculate_crc/p_8_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0202_out\,
      Q => \rxgen/calculate_crc/p_12_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0328_out\,
      Q => \rxgen/calculate_crc/p_4_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0331_out\,
      Q => \rxgen/calculate_crc/p_1_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0210_out\,
      Q => \rxgen/calculate_crc/p_14_in19_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0217_out\,
      Q => \rxgen/calculate_crc/p_15_in25_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0223_out\,
      Q => \rxgen/calculate_crc/p_14_in29_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0228_out\,
      Q => \rxgen/calculate_crc/p_14_in34_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0233_out\,
      Q => \rxgen/calculate_crc/p_18_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0237_out\,
      Q => \rxgen/calculate_crc/p_19_in39_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/seta_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/seta_reg0244_out\,
      Q => \rxgen/calculate_crc/p_18_in42_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0\,
      Q => \n_0_rxgen/calculate_crc/setb_reg[0]\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0246_out\,
      Q => \rxgen/calculate_crc/p_11_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0253_out\,
      Q => \rxgen/calculate_crc/p_15_in54_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0257_out\,
      Q => \rxgen/calculate_crc/p_14_in58_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0262_out\,
      Q => \rxgen/calculate_crc/p_15_in62_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0268_out\,
      Q => \rxgen/calculate_crc/p_13_in66_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0272_out\,
      Q => \rxgen/calculate_crc/p_13_in70_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0275_out\,
      Q => \rxgen/calculate_crc/p_11_in74_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0278_out\,
      Q => \rxgen/calculate_crc/p_11_in77_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0283_out\,
      Q => \rxgen/calculate_crc/p_10_in80_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0287_out\,
      Q => \rxgen/calculate_crc/p_11_in85_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0185_out\,
      Q => \rxgen/calculate_crc/p_14_in9_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0291_out\,
      Q => \rxgen/calculate_crc/p_11_in91_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0294_out\,
      Q => \rxgen/calculate_crc/p_12_in95_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0297_out\,
      Q => \rxgen/calculate_crc/p_17_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0301_out\,
      Q => \rxgen/calculate_crc/p_15_in102_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0308_out\,
      Q => \rxgen/calculate_crc/p_15_in108_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0313_out\,
      Q => \rxgen/calculate_crc/p_15_in112_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0317_out\,
      Q => \rxgen/calculate_crc/p_13_in120_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0319_out\,
      Q => \rxgen/calculate_crc/p_15_in124_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0321_out\,
      Q => \rxgen/calculate_crc/p_13_in130_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0323_out\,
      Q => \rxgen/calculate_crc/p_9_in136_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0197_out\,
      Q => \rxgen/calculate_crc/p_13_in15_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0327_out\,
      Q => \rxgen/calculate_crc/p_5_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0330_out\,
      Q => \rxgen/calculate_crc/p_2_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0206_out\,
      Q => \rxgen/calculate_crc/p_15_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0213_out\,
      Q => \rxgen/calculate_crc/p_16_in26_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0219_out\,
      Q => \rxgen/calculate_crc/p_15_in30_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0225_out\,
      Q => \rxgen/calculate_crc/p_15_in35_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0230_out\,
      Q => \rxgen/calculate_crc/p_19_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0235_out\,
      Q => \rxgen/calculate_crc/p_20_in40_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/calculate_crc/setb_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/calculate_crc/setb_reg0241_out\,
      Q => \rxgen/calculate_crc/p_19_in43_in\,
      R => \n_0_rxgen/crc_reset_reg\
    );
\rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(5),
      Q => \n_0_rxgen/config_sync_i/G_SYNC.fc_en_rx_reg\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(7),
      Q => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(1),
      Q => \n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_inband_fcs_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(3),
      Q => \rxgen/rx_inband_fcs_en\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_jumbo_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(4),
      Q => \rxgen/rx_jumbo_en\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(8),
      Q => \n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_mtu_enable_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(14),
      Q => \rxgen/rx_mtu_enable\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(9),
      Q => \n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg\,
      R => \<const0>\
    );
\rxgen/config_sync_i/G_SYNC.rx_vlan_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(2),
      Q => \rxgen/rx_vlan\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(16),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[0]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(26),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[10]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(27),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[11]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(28),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[12]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(29),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[13]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(30),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[14]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(17),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[1]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(18),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[2]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(19),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[3]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(20),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[4]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(21),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[5]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(22),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[6]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(23),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[7]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(24),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[8]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_mtu_size_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(25),
      Q => \n_0_rxgen/config_sync_i/rx_mtu_size_reg[9]\,
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(32),
      Q => \rxgen/rx_pause_ad\(0),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(42),
      Q => \rxgen/rx_pause_ad\(10),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(43),
      Q => \rxgen/rx_pause_ad\(11),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(44),
      Q => \rxgen/rx_pause_ad\(12),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(45),
      Q => \rxgen/rx_pause_ad\(13),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(46),
      Q => \rxgen/rx_pause_ad\(14),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(47),
      Q => \rxgen/rx_pause_ad\(15),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(48),
      Q => \rxgen/rx_pause_ad\(16),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(49),
      Q => \rxgen/rx_pause_ad\(17),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(50),
      Q => \rxgen/rx_pause_ad\(18),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(51),
      Q => \rxgen/rx_pause_ad\(19),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(33),
      Q => \rxgen/rx_pause_ad\(1),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(52),
      Q => \rxgen/rx_pause_ad\(20),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(53),
      Q => \rxgen/rx_pause_ad\(21),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(54),
      Q => \rxgen/rx_pause_ad\(22),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(55),
      Q => \rxgen/rx_pause_ad\(23),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(56),
      Q => \rxgen/rx_pause_ad\(24),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(57),
      Q => \rxgen/rx_pause_ad\(25),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(58),
      Q => \rxgen/rx_pause_ad\(26),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(59),
      Q => \rxgen/rx_pause_ad\(27),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(60),
      Q => \rxgen/rx_pause_ad\(28),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(61),
      Q => \rxgen/rx_pause_ad\(29),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(34),
      Q => \rxgen/rx_pause_ad\(2),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(62),
      Q => \rxgen/rx_pause_ad\(30),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(63),
      Q => \rxgen/rx_pause_ad\(31),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(64),
      Q => \rxgen/rx_pause_ad\(32),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(65),
      Q => \rxgen/rx_pause_ad\(33),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(66),
      Q => \rxgen/rx_pause_ad\(34),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(67),
      Q => \rxgen/rx_pause_ad\(35),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(68),
      Q => \rxgen/rx_pause_ad\(36),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(69),
      Q => \rxgen/rx_pause_ad\(37),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(70),
      Q => \rxgen/rx_pause_ad\(38),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(71),
      Q => \rxgen/rx_pause_ad\(39),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(35),
      Q => \rxgen/rx_pause_ad\(3),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(72),
      Q => \rxgen/rx_pause_ad\(40),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(73),
      Q => \rxgen/rx_pause_ad\(41),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(74),
      Q => \rxgen/rx_pause_ad\(42),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(75),
      Q => \rxgen/rx_pause_ad\(43),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(76),
      Q => \rxgen/rx_pause_ad\(44),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(77),
      Q => \rxgen/rx_pause_ad\(45),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(78),
      Q => \rxgen/rx_pause_ad\(46),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(79),
      Q => \rxgen/rx_pause_ad\(47),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(36),
      Q => \rxgen/rx_pause_ad\(4),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(37),
      Q => \rxgen/rx_pause_ad\(5),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(38),
      Q => \rxgen/rx_pause_ad\(6),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(39),
      Q => \rxgen/rx_pause_ad\(7),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(40),
      Q => \rxgen/rx_pause_ad\(8),
      R => \<const0>\
    );
\rxgen/config_sync_i/rx_pause_ad_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => rx_configuration_vector(41),
      Q => \rxgen/rx_pause_ad\(9),
      R => \<const0>\
    );
\rxgen/crc_reset_reg\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/address_decoding/frame_start_reg2\,
      Q => \n_0_rxgen/crc_reset_reg\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/ctrl_pipeline_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(0),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(1),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(2),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(3),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(4),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(5),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(6),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4\
    );
\rxgen/ctrl_pipeline_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/data_valid\(7),
      Q => \n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4\
    );
\rxgen/ctrl_pipeline_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][0]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][0]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][1]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][1]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][2]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][2]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][3]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][3]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][4]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][4]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][5]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][5]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][6]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][6]\,
      R => \<const0>\
    );
\rxgen/ctrl_pipeline_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[3][7]_srl4\,
      Q => \n_0_rxgen/ctrl_pipeline_reg[4][7]\,
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(0),
      Q => \n_0_rxgen/data_pipeline_reg[4][0]_srl5\
    );
\rxgen/data_pipeline_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(10),
      Q => \n_0_rxgen/data_pipeline_reg[4][10]_srl5\
    );
\rxgen/data_pipeline_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(11),
      Q => \n_0_rxgen/data_pipeline_reg[4][11]_srl5\
    );
\rxgen/data_pipeline_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(12),
      Q => \n_0_rxgen/data_pipeline_reg[4][12]_srl5\
    );
\rxgen/data_pipeline_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(13),
      Q => \n_0_rxgen/data_pipeline_reg[4][13]_srl5\
    );
\rxgen/data_pipeline_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(14),
      Q => \n_0_rxgen/data_pipeline_reg[4][14]_srl5\
    );
\rxgen/data_pipeline_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(15),
      Q => \n_0_rxgen/data_pipeline_reg[4][15]_srl5\
    );
\rxgen/data_pipeline_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(16),
      Q => \n_0_rxgen/data_pipeline_reg[4][16]_srl5\
    );
\rxgen/data_pipeline_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(17),
      Q => \n_0_rxgen/data_pipeline_reg[4][17]_srl5\
    );
\rxgen/data_pipeline_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(18),
      Q => \n_0_rxgen/data_pipeline_reg[4][18]_srl5\
    );
\rxgen/data_pipeline_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(19),
      Q => \n_0_rxgen/data_pipeline_reg[4][19]_srl5\
    );
\rxgen/data_pipeline_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(1),
      Q => \n_0_rxgen/data_pipeline_reg[4][1]_srl5\
    );
\rxgen/data_pipeline_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(20),
      Q => \n_0_rxgen/data_pipeline_reg[4][20]_srl5\
    );
\rxgen/data_pipeline_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(21),
      Q => \n_0_rxgen/data_pipeline_reg[4][21]_srl5\
    );
\rxgen/data_pipeline_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(22),
      Q => \n_0_rxgen/data_pipeline_reg[4][22]_srl5\
    );
\rxgen/data_pipeline_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(23),
      Q => \n_0_rxgen/data_pipeline_reg[4][23]_srl5\
    );
\rxgen/data_pipeline_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(24),
      Q => \n_0_rxgen/data_pipeline_reg[4][24]_srl5\
    );
\rxgen/data_pipeline_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(25),
      Q => \n_0_rxgen/data_pipeline_reg[4][25]_srl5\
    );
\rxgen/data_pipeline_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(26),
      Q => \n_0_rxgen/data_pipeline_reg[4][26]_srl5\
    );
\rxgen/data_pipeline_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(27),
      Q => \n_0_rxgen/data_pipeline_reg[4][27]_srl5\
    );
\rxgen/data_pipeline_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(28),
      Q => \n_0_rxgen/data_pipeline_reg[4][28]_srl5\
    );
\rxgen/data_pipeline_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(29),
      Q => \n_0_rxgen/data_pipeline_reg[4][29]_srl5\
    );
\rxgen/data_pipeline_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(2),
      Q => \n_0_rxgen/data_pipeline_reg[4][2]_srl5\
    );
\rxgen/data_pipeline_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(30),
      Q => \n_0_rxgen/data_pipeline_reg[4][30]_srl5\
    );
\rxgen/data_pipeline_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(31),
      Q => \n_0_rxgen/data_pipeline_reg[4][31]_srl5\
    );
\rxgen/data_pipeline_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(32),
      Q => \n_0_rxgen/data_pipeline_reg[4][32]_srl5\
    );
\rxgen/data_pipeline_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(33),
      Q => \n_0_rxgen/data_pipeline_reg[4][33]_srl5\
    );
\rxgen/data_pipeline_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(34),
      Q => \n_0_rxgen/data_pipeline_reg[4][34]_srl5\
    );
\rxgen/data_pipeline_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(35),
      Q => \n_0_rxgen/data_pipeline_reg[4][35]_srl5\
    );
\rxgen/data_pipeline_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(36),
      Q => \n_0_rxgen/data_pipeline_reg[4][36]_srl5\
    );
\rxgen/data_pipeline_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(37),
      Q => \n_0_rxgen/data_pipeline_reg[4][37]_srl5\
    );
\rxgen/data_pipeline_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(38),
      Q => \n_0_rxgen/data_pipeline_reg[4][38]_srl5\
    );
\rxgen/data_pipeline_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(39),
      Q => \n_0_rxgen/data_pipeline_reg[4][39]_srl5\
    );
\rxgen/data_pipeline_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(3),
      Q => \n_0_rxgen/data_pipeline_reg[4][3]_srl5\
    );
\rxgen/data_pipeline_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(40),
      Q => \n_0_rxgen/data_pipeline_reg[4][40]_srl5\
    );
\rxgen/data_pipeline_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(41),
      Q => \n_0_rxgen/data_pipeline_reg[4][41]_srl5\
    );
\rxgen/data_pipeline_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(42),
      Q => \n_0_rxgen/data_pipeline_reg[4][42]_srl5\
    );
\rxgen/data_pipeline_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(43),
      Q => \n_0_rxgen/data_pipeline_reg[4][43]_srl5\
    );
\rxgen/data_pipeline_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(44),
      Q => \n_0_rxgen/data_pipeline_reg[4][44]_srl5\
    );
\rxgen/data_pipeline_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(45),
      Q => \n_0_rxgen/data_pipeline_reg[4][45]_srl5\
    );
\rxgen/data_pipeline_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(46),
      Q => \n_0_rxgen/data_pipeline_reg[4][46]_srl5\
    );
\rxgen/data_pipeline_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(47),
      Q => \n_0_rxgen/data_pipeline_reg[4][47]_srl5\
    );
\rxgen/data_pipeline_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(48),
      Q => \n_0_rxgen/data_pipeline_reg[4][48]_srl5\
    );
\rxgen/data_pipeline_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(49),
      Q => \n_0_rxgen/data_pipeline_reg[4][49]_srl5\
    );
\rxgen/data_pipeline_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(4),
      Q => \n_0_rxgen/data_pipeline_reg[4][4]_srl5\
    );
\rxgen/data_pipeline_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(50),
      Q => \n_0_rxgen/data_pipeline_reg[4][50]_srl5\
    );
\rxgen/data_pipeline_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(51),
      Q => \n_0_rxgen/data_pipeline_reg[4][51]_srl5\
    );
\rxgen/data_pipeline_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(52),
      Q => \n_0_rxgen/data_pipeline_reg[4][52]_srl5\
    );
\rxgen/data_pipeline_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(53),
      Q => \n_0_rxgen/data_pipeline_reg[4][53]_srl5\
    );
\rxgen/data_pipeline_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(54),
      Q => \n_0_rxgen/data_pipeline_reg[4][54]_srl5\
    );
\rxgen/data_pipeline_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(55),
      Q => \n_0_rxgen/data_pipeline_reg[4][55]_srl5\
    );
\rxgen/data_pipeline_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(56),
      Q => \n_0_rxgen/data_pipeline_reg[4][56]_srl5\
    );
\rxgen/data_pipeline_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(57),
      Q => \n_0_rxgen/data_pipeline_reg[4][57]_srl5\
    );
\rxgen/data_pipeline_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(58),
      Q => \n_0_rxgen/data_pipeline_reg[4][58]_srl5\
    );
\rxgen/data_pipeline_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(59),
      Q => \n_0_rxgen/data_pipeline_reg[4][59]_srl5\
    );
\rxgen/data_pipeline_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(5),
      Q => \n_0_rxgen/data_pipeline_reg[4][5]_srl5\
    );
\rxgen/data_pipeline_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(60),
      Q => \n_0_rxgen/data_pipeline_reg[4][60]_srl5\
    );
\rxgen/data_pipeline_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(61),
      Q => \n_0_rxgen/data_pipeline_reg[4][61]_srl5\
    );
\rxgen/data_pipeline_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(62),
      Q => \n_0_rxgen/data_pipeline_reg[4][62]_srl5\
    );
\rxgen/data_pipeline_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(63),
      Q => \n_0_rxgen/data_pipeline_reg[4][63]_srl5\
    );
\rxgen/data_pipeline_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(6),
      Q => \n_0_rxgen/data_pipeline_reg[4][6]_srl5\
    );
\rxgen/data_pipeline_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(7),
      Q => \n_0_rxgen/data_pipeline_reg[4][7]_srl5\
    );
\rxgen/data_pipeline_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(8),
      Q => \n_0_rxgen/data_pipeline_reg[4][8]_srl5\
    );
\rxgen/data_pipeline_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rxd_sync_reg3\(9),
      Q => \n_0_rxgen/data_pipeline_reg[4][9]_srl5\
    );
\rxgen/data_pipeline_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][0]_srl5\,
      Q => \rxgen/data__0\(0),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][10]_srl5\,
      Q => \rxgen/data__0\(10),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][11]_srl5\,
      Q => \rxgen/data__0\(11),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][12]_srl5\,
      Q => \rxgen/data__0\(12),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][13]_srl5\,
      Q => \rxgen/data__0\(13),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][14]_srl5\,
      Q => \rxgen/data__0\(14),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][15]_srl5\,
      Q => \rxgen/data__0\(15),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][16]_srl5\,
      Q => \rxgen/data__0\(16),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][17]_srl5\,
      Q => \rxgen/data__0\(17),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][18]_srl5\,
      Q => \rxgen/data__0\(18),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][19]_srl5\,
      Q => \rxgen/data__0\(19),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][1]_srl5\,
      Q => \rxgen/data__0\(1),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][20]_srl5\,
      Q => \rxgen/data__0\(20),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][21]_srl5\,
      Q => \rxgen/data__0\(21),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][22]_srl5\,
      Q => \rxgen/data__0\(22),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][23]_srl5\,
      Q => \rxgen/data__0\(23),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][24]_srl5\,
      Q => \rxgen/data__0\(24),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][25]_srl5\,
      Q => \rxgen/data__0\(25),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][26]_srl5\,
      Q => \rxgen/data__0\(26),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][27]_srl5\,
      Q => \rxgen/data__0\(27),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][28]_srl5\,
      Q => \rxgen/data__0\(28),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][29]_srl5\,
      Q => \rxgen/data__0\(29),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][2]_srl5\,
      Q => \rxgen/data__0\(2),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][30]_srl5\,
      Q => \rxgen/data__0\(30),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][31]_srl5\,
      Q => \rxgen/data__0\(31),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][32]_srl5\,
      Q => \rxgen/data__0\(32),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][33]_srl5\,
      Q => \rxgen/data__0\(33),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][34]_srl5\,
      Q => \rxgen/data__0\(34),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][35]_srl5\,
      Q => \rxgen/data__0\(35),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][36]_srl5\,
      Q => \rxgen/data__0\(36),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][37]_srl5\,
      Q => \rxgen/data__0\(37),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][38]_srl5\,
      Q => \rxgen/data__0\(38),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][39]_srl5\,
      Q => \rxgen/data__0\(39),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][3]_srl5\,
      Q => \rxgen/data__0\(3),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][40]_srl5\,
      Q => \rxgen/data__0\(40),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][41]_srl5\,
      Q => \rxgen/data__0\(41),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][42]_srl5\,
      Q => \rxgen/data__0\(42),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][43]_srl5\,
      Q => \rxgen/data__0\(43),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][44]_srl5\,
      Q => \rxgen/data__0\(44),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][45]_srl5\,
      Q => \rxgen/data__0\(45),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][46]_srl5\,
      Q => \rxgen/data__0\(46),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][47]_srl5\,
      Q => \rxgen/data__0\(47),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][48]_srl5\,
      Q => \rxgen/data\(48),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][49]_srl5\,
      Q => \rxgen/data\(49),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][4]_srl5\,
      Q => \rxgen/data__0\(4),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][50]_srl5\,
      Q => \rxgen/data\(50),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][51]_srl5\,
      Q => \rxgen/data\(51),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][52]_srl5\,
      Q => \rxgen/data\(52),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][53]_srl5\,
      Q => \rxgen/data\(53),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][54]_srl5\,
      Q => \rxgen/data\(54),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][55]_srl5\,
      Q => \rxgen/data\(55),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][56]_srl5\,
      Q => \rxgen/data\(56),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][57]_srl5\,
      Q => \rxgen/data\(57),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][58]_srl5\,
      Q => \rxgen/data\(58),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][59]_srl5\,
      Q => \rxgen/data\(59),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][5]_srl5\,
      Q => \rxgen/data__0\(5),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][60]_srl5\,
      Q => \rxgen/data\(60),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][61]_srl5\,
      Q => \rxgen/data\(61),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][62]_srl5\,
      Q => \rxgen/data\(62),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][63]_srl5\,
      Q => \rxgen/data\(63),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][6]_srl5\,
      Q => \rxgen/data__0\(6),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][7]_srl5\,
      Q => \rxgen/data__0\(7),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][8]_srl5\,
      Q => \rxgen/data__0\(8),
      R => \<const0>\
    );
\rxgen/data_pipeline_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/data_pipeline_reg[4][9]_srl5\,
      Q => \rxgen/data__0\(9),
      R => \<const0>\
    );
\rxgen/decode/counter_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_4_counter_reg[7]_i_1\,
      Q => \rxgen/frame_counter\(10),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_7_counter_reg[11]_i_1\,
      Q => \rxgen/frame_counter\(11),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_6_counter_reg[11]_i_1\,
      Q => \rxgen/frame_counter\(12),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_5_counter_reg[11]_i_1\,
      Q => \rxgen/frame_counter\(13),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_4_counter_reg[11]_i_1\,
      Q => \rxgen/frame_counter\(14),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_7_counter_reg[15]_i_1\,
      Q => \rxgen/frame_counter\(15),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_7_counter_reg[3]_i_2\,
      Q => \rxgen/frame_counter\(3),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_6_counter_reg[3]_i_2\,
      Q => \rxgen/frame_counter\(4),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_5_counter_reg[3]_i_2\,
      Q => \rxgen/frame_counter\(5),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_4_counter_reg[3]_i_2\,
      Q => \rxgen/frame_counter\(6),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_7_counter_reg[7]_i_1\,
      Q => \rxgen/frame_counter\(7),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_6_counter_reg[7]_i_1\,
      Q => \rxgen/frame_counter\(8),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/frame\,
      D => \n_5_counter_reg[7]_i_1\,
      Q => \rxgen/frame_counter\(9),
      R => \n_0_counter[3]_i_1\
    );
\rxgen/decode/counter_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(10),
      Q => \rxgen/counter_reg\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(11),
      Q => \rxgen/counter_reg\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(12),
      Q => \rxgen/counter_reg\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(13),
      Q => \rxgen/counter_reg\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(14),
      Q => \rxgen/counter_reg\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(3),
      Q => \rxgen/counter_reg\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(4),
      Q => \rxgen/counter_reg\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(5),
      Q => \rxgen/counter_reg\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(6),
      Q => \rxgen/counter_reg\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(7),
      Q => \rxgen/counter_reg\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(8),
      Q => \rxgen/counter_reg\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/counter_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/counter_reg0\,
      D => \rxgen/frame_counter\(9),
      Q => \rxgen/counter_reg\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_ctrl_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_ctrl[0]_i_1\,
      Q => \n_0_rxgen/decode/crc_bytes_ctrl_reg[0]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_ctrl_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_ctrl[1]_i_1\,
      Q => \rxgen/decode/p_4_in45_in\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_ctrl_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_ctrl[2]_i_1\,
      Q => \n_0_rxgen/decode/crc_bytes_ctrl_reg[2]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[0]_i_1\,
      Q => \n_0_rxgen/decode/crc_bytes_valid_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[1]_i_1\,
      Q => \rxgen/decode/p_5_in35_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[2]_i_1\,
      Q => \rxgen/decode/p_6_in38_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[3]_i_1\,
      Q => \rxgen/decode/p_7_in41_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[4]_i_1\,
      Q => \rxgen/decode/p_8_in55_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[5]_i_1\,
      Q => \rxgen/decode/p_10_in57_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[6]_i_1\,
      Q => \n_0_rxgen/decode/crc_bytes_valid_reg[6]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_bytes_valid_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_bytes_valid[7]_i_1\,
      Q => \rxgen/decode/p_2_in34_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/crc_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(0),
      Q => \rxgen/data_in\(0),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(10),
      Q => \rxgen/data_in\(10),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(11),
      Q => \rxgen/data_in\(11),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(12),
      Q => \rxgen/data_in\(12),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(13),
      Q => \rxgen/data_in\(13),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(14),
      Q => \rxgen/data_in\(14),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(15),
      Q => \rxgen/data_in\(15),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(16),
      Q => \rxgen/data_in\(16),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(17),
      Q => \rxgen/data_in\(17),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(18),
      Q => \rxgen/data_in\(18),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(19),
      Q => \rxgen/data_in\(19),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(1),
      Q => \rxgen/data_in\(1),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(20),
      Q => \rxgen/data_in\(20),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(21),
      Q => \rxgen/data_in\(21),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(22),
      Q => \rxgen/data_in\(22),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(23),
      Q => \rxgen/data_in\(23),
      R => \n_0_crc_data[23]_i_1\
    );
\rxgen/decode/crc_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(24),
      Q => \rxgen/data_in\(24),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(25),
      Q => \rxgen/data_in\(25),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(26),
      Q => \rxgen/data_in\(26),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(27),
      Q => \rxgen/data_in\(27),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(28),
      Q => \rxgen/data_in\(28),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(29),
      Q => \rxgen/data_in\(29),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(2),
      Q => \rxgen/data_in\(2),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(30),
      Q => \rxgen/data_in\(30),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(31),
      Q => \rxgen/data_in\(31),
      R => \n_0_crc_data[31]_i_1\
    );
\rxgen/decode/crc_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(32),
      Q => \rxgen/data_in\(32),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(33),
      Q => \rxgen/data_in\(33),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(34),
      Q => \rxgen/data_in\(34),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(35),
      Q => \rxgen/data_in\(35),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(36),
      Q => \rxgen/data_in\(36),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(37),
      Q => \rxgen/data_in\(37),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(38),
      Q => \rxgen/data_in\(38),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(39),
      Q => \rxgen/data_in\(39),
      R => \n_0_crc_data[39]_i_1\
    );
\rxgen/decode/crc_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(3),
      Q => \rxgen/data_in\(3),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(40),
      Q => \rxgen/data_in\(40),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(41),
      Q => \rxgen/data_in\(41),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(42),
      Q => \rxgen/data_in\(42),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(43),
      Q => \rxgen/data_in\(43),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(44),
      Q => \rxgen/data_in\(44),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(45),
      Q => \rxgen/data_in\(45),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(46),
      Q => \rxgen/data_in\(46),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(47),
      Q => \rxgen/data_in\(47),
      R => \n_0_crc_data[47]_i_1\
    );
\rxgen/decode/crc_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(48),
      Q => \rxgen/data_in\(48),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(49),
      Q => \rxgen/data_in\(49),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(4),
      Q => \rxgen/data_in\(4),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(50),
      Q => \rxgen/data_in\(50),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(51),
      Q => \rxgen/data_in\(51),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(52),
      Q => \rxgen/data_in\(52),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(53),
      Q => \rxgen/data_in\(53),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(54),
      Q => \rxgen/data_in\(54),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(55),
      Q => \rxgen/data_in\(55),
      R => \n_0_crc_data[55]_i_1\
    );
\rxgen/decode/crc_data_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(56),
      Q => \rxgen/data_in\(56),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(57),
      Q => \rxgen/data_in\(57),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(58),
      Q => \rxgen/data_in\(58),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(59),
      Q => \rxgen/data_in\(59),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(5),
      Q => \rxgen/data_in\(5),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(60),
      Q => \rxgen/data_in\(60),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(61),
      Q => \rxgen/data_in\(61),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(62),
      Q => \rxgen/data_in\(62),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(63),
      Q => \rxgen/data_in\(63),
      R => \n_0_crc_data[63]_i_1\
    );
\rxgen/decode/crc_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(6),
      Q => \rxgen/data_in\(6),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(7),
      Q => \rxgen/data_in\(7),
      R => \n_0_crc_data[7]_i_1\
    );
\rxgen/decode/crc_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(8),
      Q => \rxgen/data_in\(8),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/crc_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg3\(9),
      Q => \rxgen/data_in\(9),
      R => \n_0_crc_data[15]_i_1\
    );
\rxgen/decode/data_bytes_ctrl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[0]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[1]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[2]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[2]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[3]_i_1\,
      Q => \rxgen/decode/p_7_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[4]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[4]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[5]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[5]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_ctrl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_data_bytes_ctrl[6]_i_1\,
      Q => \n_0_rxgen/decode/data_bytes_ctrl_reg[6]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(0),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(1),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(2),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[2]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(3),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[3]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(4),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[4]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(5),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[5]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(6),
      Q => \n_0_rxgen/decode/data_bytes_valid_reg[6]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_bytes_valid_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_14_out\(7),
      Q => \rxgen/decode/p_1_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[0]_i_1\,
      Q => \rxgen/data_valid\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[1]_i_1\,
      Q => \rxgen/data_valid\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[2]_i_1\,
      Q => \rxgen/data_valid\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[3]_i_1\,
      Q => \rxgen/data_valid\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[4]_i_1\,
      Q => \rxgen/data_valid\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[5]_i_1\,
      Q => \rxgen/data_valid\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[6]_i_1\,
      Q => \rxgen/data_valid\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/data_valid_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/data_valid[7]_i_1\,
      Q => \rxgen/data_valid\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/decode/p_1_out\(0),
      Q => \rxgen/dest_add\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(10),
      Q => \rxgen/dest_add\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(11),
      Q => \rxgen/dest_add\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(12),
      Q => \rxgen/dest_add\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(13),
      Q => \rxgen/dest_add\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(14),
      Q => \rxgen/dest_add\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(15),
      Q => \rxgen/dest_add\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(16),
      Q => \rxgen/dest_add\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(17),
      Q => \rxgen/dest_add\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(18),
      Q => \rxgen/dest_add\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(19),
      Q => \rxgen/dest_add\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(1),
      Q => \rxgen/dest_add\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(20),
      Q => \rxgen/dest_add\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(21),
      Q => \rxgen/dest_add\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(22),
      Q => \rxgen/dest_add\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(23),
      Q => \rxgen/dest_add\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(24),
      Q => \rxgen/dest_add\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(25),
      Q => \rxgen/dest_add\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(26),
      Q => \rxgen/dest_add\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(27),
      Q => \rxgen/dest_add\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(28),
      Q => \rxgen/dest_add\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(29),
      Q => \rxgen/dest_add\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(2),
      Q => \rxgen/dest_add\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(30),
      Q => \rxgen/dest_add\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(31),
      Q => \rxgen/dest_add\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(32),
      Q => \rxgen/dest_add\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(33),
      Q => \rxgen/dest_add\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(34),
      Q => \rxgen/dest_add\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(35),
      Q => \rxgen/dest_add\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(36),
      Q => \rxgen/dest_add\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(37),
      Q => \rxgen/dest_add\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(38),
      Q => \rxgen/dest_add\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(39),
      Q => \rxgen/dest_add\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(3),
      Q => \rxgen/dest_add\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(40),
      Q => \rxgen/dest_add\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(41),
      Q => \rxgen/dest_add\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(42),
      Q => \rxgen/dest_add\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(43),
      Q => \rxgen/dest_add\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(44),
      Q => \rxgen/dest_add\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(45),
      Q => \rxgen/dest_add\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(46),
      Q => \rxgen/dest_add\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(47),
      Q => \rxgen/dest_add\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(4),
      Q => \rxgen/dest_add\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(5),
      Q => \rxgen/dest_add\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(6),
      Q => \rxgen/dest_add\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(7),
      Q => \rxgen/dest_add\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(8),
      Q => \rxgen/dest_add\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/dest_add_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rxd_sync\(9),
      Q => \rxgen/dest_add\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/end_of_padding_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/end_of_padding\,
      Q => \rxgen/end_of_padding\,
      R => \<const0>\
    );
\rxgen/decode/end_of_padding_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/end_of_padding\,
      Q => \rxgen/end_of_padding_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(0),
      Q => \rxgen/decode/error_code_reg\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(1),
      Q => \rxgen/decode/error_code_reg\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(2),
      Q => \rxgen/decode/error_code_reg\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(3),
      Q => \rxgen/decode/error_code_reg\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(4),
      Q => \rxgen/decode/error_code_reg\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(5),
      Q => \rxgen/decode/error_code_reg\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(6),
      Q => \rxgen/decode/error_code_reg\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/error_code_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_16_out\(7),
      Q => \rxgen/decode/error_code_reg\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/exceed_18bytes_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/exceed_18bytes_i_1\,
      Q => \rxgen/exceed_18bytes\,
      R => \<const0>\
    );
\rxgen/decode/exceed_length_type_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/exceed_length_type_i_1\,
      Q => \rxgen/exceed_length_type\,
      R => \<const0>\
    );
\rxgen/decode/exceed_min_length_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/exceed_min_length_i_1\,
      Q => \rxgen/exceed_min_length\,
      R => \<const0>\
    );
\rxgen/decode/frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/frame0\,
      Q => \rxgen/decode/frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[0]_i_1\,
      Q => \n_0_rxgen/decode/full_bytes_ctrl_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[1]_i_1\,
      Q => \rxgen/decode/p_4_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[2]_i_1\,
      Q => \rxgen/decode/p_6_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[3]_i_1\,
      Q => \rxgen/decode/p_8_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[4]_i_1\,
      Q => \rxgen/decode/p_10_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[5]_i_1\,
      Q => \rxgen/decode/p_12_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_ctrl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_ctrl[6]_i_1\,
      Q => \rxgen/decode/p_14_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[0]_i_1\,
      Q => \n_0_rxgen/decode/full_bytes_valid_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[1]_i_1\,
      Q => \rxgen/decode/p_1_in11_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[2]_i_1\,
      Q => \rxgen/decode/p_2_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[3]_i_1\,
      Q => \rxgen/decode/p_3_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[4]_i_1\,
      Q => \rxgen/decode/p_4_in18_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[5]_i_1\,
      Q => \rxgen/decode/p_5_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[6]_i_1\,
      Q => \rxgen/decode/p_6_in23_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/full_bytes_valid_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_full_bytes_valid[7]_i_1\,
      Q => \rxgen/decode/p_0_in10_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/length_match0\,
      Q => \rxgen/decode/length_match\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_match_reg1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_length_match_reg1_i_1,
      Q => \rxgen/length_match_reg1\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_match_reg2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/length_match_reg1\,
      Q => \rxgen/data_length_match\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(40),
      Q => \rxgen/length_type\(0),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(34),
      Q => \rxgen/length_type\(10),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[11]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(35),
      Q => \rxgen/length_type\(11),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[12]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(36),
      Q => \rxgen/length_type\(12),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[13]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(37),
      Q => \rxgen/length_type\(13),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[14]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(38),
      Q => \rxgen/length_type\(14),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[15]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(39),
      Q => \rxgen/length_type\(15),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(41),
      Q => \rxgen/length_type\(1),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(42),
      Q => \rxgen/length_type\(2),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(43),
      Q => \rxgen/length_type\(3),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(44),
      Q => \rxgen/length_type\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(45),
      Q => \rxgen/length_type\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(46),
      Q => \rxgen/length_type\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(47),
      Q => \rxgen/length_type\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(32),
      Q => \rxgen/length_type\(8),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/length_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \rxgen/decode/start_flag_reg1\,
      D => \rxgen/rxd_sync\(33),
      Q => \rxgen/length_type\(9),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/less_than_10bytes_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/less_than_10bytes0\,
      Q => \rxgen/decode/less_than_10bytes\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/less_than_2bytes_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/less_than_2bytes0\,
      Q => \rxgen/decode/less_than_2bytes\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/number_of_bytes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_number_of_bytes[0]_i_1\,
      Q => \^rx_statistics_vector\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/number_of_bytes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_number_of_bytes[1]_i_1\,
      Q => \^rx_statistics_vector\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/number_of_bytes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_number_of_bytes[2]_i_1\,
      Q => \^rx_statistics_vector\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/number_of_bytes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/number_of_bytes[3]_i_1\,
      Q => \^rx_statistics_vector\(26),
      R => \<const0>\
    );
\rxgen/decode/padding_length_match_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/end_of_padding_reg\,
      Q => \rxgen/padding_length_match\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/padding_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_padding_i_1,
      Q => \rxgen/padded_frame\,
      R => \<const0>\
    );
\rxgen/decode/preserve_preamble_reg2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/preserve_preamble_reg\,
      Q => \rxgen/preserve_preamble_reg2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/preserve_preamble_reg3_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/preserve_preamble_reg2\,
      Q => \rxgen/decode/preserve_preamble_reg3\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/preserve_preamble_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      Q => \rxgen/error_detection/preserve_preamble_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(0),
      Q => \n_0_rxgen/decode/rx_errors_stage1_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(1),
      Q => \rxgen/decode/p_2_in98_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(2),
      Q => \rxgen/decode/p_3_in100_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(3),
      Q => \rxgen/decode/p_5_in102_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(4),
      Q => \rxgen/decode/p_7_in104_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(5),
      Q => \rxgen/decode/p_9_in107_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(6),
      Q => \rxgen/decode/p_11_in110_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_15_out\(7),
      Q => \n_0_rxgen/decode/rx_errors_stage1_reg[7]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(0),
      Q => \rxgen/receive_errors\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(1),
      Q => \rxgen/receive_errors\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(2),
      Q => \rxgen/receive_errors\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(3),
      Q => \rxgen/receive_errors\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(4),
      Q => \rxgen/receive_errors\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(5),
      Q => \rxgen/receive_errors\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(6),
      Q => \rxgen/receive_errors\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/rx_errors_stage2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/p_13_out\(7),
      Q => \rxgen/receive_errors\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stage1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/stage1\,
      Q => \n_0_rxgen/decode/stage1_reg\,
      R => \<const0>\
    );
\rxgen/decode/stage2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_stage2_i_1,
      Q => \rxgen/decode/stage2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/start_flag_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/start_flag0\,
      Q => \rxgen/frame_start\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/start_flag_reg1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/frame_start\,
      Q => \rxgen/decode/start_flag_reg1\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/start_flag_reg2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/start_flag_reg1\,
      Q => \rxgen/address_decoding/frame_start_reg2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/start_flag_reg3_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/address_decoding/frame_start_reg2\,
      Q => \rxgen/address_decoding/frame_start_reg3\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(0),
      Q => \^rx_statistics_vector\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(10),
      Q => \^rx_statistics_vector\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(11),
      Q => \^rx_statistics_vector\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(12),
      Q => \^rx_statistics_vector\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(13),
      Q => \^rx_statistics_vector\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(14),
      Q => \^rx_statistics_vector\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(1),
      Q => \^rx_statistics_vector\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(2),
      Q => \^rx_statistics_vector\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(3),
      Q => \^rx_statistics_vector\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(4),
      Q => \^rx_statistics_vector\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(5),
      Q => \^rx_statistics_vector\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(6),
      Q => \^rx_statistics_vector\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(7),
      Q => \^rx_statistics_vector\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(8),
      Q => \^rx_statistics_vector\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/statistics_length_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/stats_length_pipeline_reg[4]\(9),
      Q => \^rx_statistics_vector\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[0]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[10]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[11]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[12]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[13]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[14]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[1]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[2]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[3]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[4]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[5]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[6]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[7]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[8]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/decode/stats_length_reg[9]\,
      Q => \n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\
    );
\rxgen/decode/stats_length_pipeline_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][0]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(0),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][10]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(10),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][11]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(11),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][12]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(12),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][13]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(13),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][14]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(14),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][1]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(1),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][2]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(2),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][3]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(3),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][4]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(4),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][5]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(5),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][6]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(6),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][7]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(7),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][8]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(8),
      R => \<const0>\
    );
\rxgen/decode/stats_length_pipeline_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/stats_length_pipeline_reg[3][9]_srl4\,
      Q => \rxgen/stats_length_pipeline_reg[4]\(9),
      R => \<const0>\
    );
\rxgen/decode/stats_length_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/stats_length[0]_i_1\,
      Q => \n_0_rxgen/decode/stats_length_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(10),
      Q => \n_0_rxgen/decode/stats_length_reg[10]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(11),
      Q => \n_0_rxgen/decode/stats_length_reg[11]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(12),
      Q => \n_0_rxgen/decode/stats_length_reg[12]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(13),
      Q => \n_0_rxgen/decode/stats_length_reg[13]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(14),
      Q => \n_0_rxgen/decode/stats_length_reg[14]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/stats_length[1]_i_1\,
      Q => \n_0_rxgen/decode/stats_length_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/stats_length[2]_i_1\,
      Q => \n_0_rxgen/decode/stats_length_reg[2]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(3),
      Q => \n_0_rxgen/decode/stats_length_reg[3]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(4),
      Q => \n_0_rxgen/decode/stats_length_reg[4]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(5),
      Q => \n_0_rxgen/decode/stats_length_reg[5]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(6),
      Q => \n_0_rxgen/decode/stats_length_reg[6]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(7),
      Q => \n_0_rxgen/decode/stats_length_reg[7]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(8),
      Q => \n_0_rxgen/decode/stats_length_reg[8]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stats_length_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/end_of_frame\,
      D => \rxgen/counter_reg\(9),
      Q => \n_0_rxgen/decode/stats_length_reg[9]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/stop_wrap_around_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/stop_wrap_around_i_1\,
      Q => \rxgen/stop_wrap_around\,
      R => \<const0>\
    );
\rxgen/decode/term_control_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/terminate_control_reg[0]\,
      Q => \rxgen/decode/term_control_reg\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/term_control_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/terminate_control_reg[1]\,
      Q => \rxgen/decode/term_control_reg\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/term_control_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/decode/terminate_control_reg[2]\,
      Q => \rxgen/decode/term_control_reg\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/term_flag_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/end_of_frame\,
      Q => \rxgen/address_decoding/end_of_frame_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_control_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_control[0]_i_1\,
      Q => \n_0_rxgen/decode/terminate_control_reg[0]\,
      R => \<const0>\
    );
\rxgen/decode/terminate_control_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_control[1]_i_1\,
      Q => \n_0_rxgen/decode/terminate_control_reg[1]\,
      R => \<const0>\
    );
\rxgen/decode/terminate_control_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_decode/terminate_control[2]_i_1\,
      Q => \n_0_rxgen/decode/terminate_control_reg[2]\,
      R => \<const0>\
    );
\rxgen/decode/terminate_flag_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/decode/terminate_flag0\,
      Q => \rxgen/end_of_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[0]_i_1\,
      Q => \rxgen/frame_terminate\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[1]_i_1\,
      Q => \rxgen/frame_terminate\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[2]_i_1\,
      Q => \rxgen/frame_terminate\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[3]_i_1\,
      Q => \rxgen/frame_terminate\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[4]_i_1\,
      Q => \rxgen/frame_terminate\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[5]_i_1\,
      Q => \rxgen/frame_terminate\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[6]_i_1\,
      Q => \rxgen/frame_terminate\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/decode/terminate_flags_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_flags[7]_i_1\,
      Q => \rxgen/frame_terminate\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/bad_crc_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/bad_crc0\,
      Q => \rxgen/error_detection/bad_crc\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/bad_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/bad_frame0\,
      Q => \^rx_statistics_vector\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/control_len_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_control_len_error_i_1,
      Q => \rxgen/error_detection/control_len_error\,
      R => \<const0>\
    );
\rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \rxgen/address_decoding/p_1_in\,
      CLK => rx_clk0,
      D => \rxgen/end_of_frame\,
      Q => \n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\
    );
\rxgen/error_detection/crc_delay_srl16_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/address_decoding/p_1_in\,
      D => \n_0_rxgen/error_detection/crc_delay_srl16_reg[3]_srl4\,
      Q => \rxgen/error_detection/enable_bad_crc\,
      R => \<const0>\
    );
\rxgen/error_detection/crc_invalid_early_0_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/crc_invalid_early_00\,
      Q => \rxgen/error_detection/p_12_out\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(0),
      Q => \rxgen/error_detection/crc_invalid\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(1),
      Q => \rxgen/error_detection/crc_invalid\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(2),
      Q => \rxgen/error_detection/crc_invalid\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(3),
      Q => \rxgen/error_detection/crc_invalid\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(4),
      Q => \rxgen/error_detection/crc_invalid\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(5),
      Q => \rxgen/error_detection/crc_invalid\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(6),
      Q => \rxgen/error_detection/crc_invalid\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/crc_invalid_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/p_12_out\(7),
      Q => \rxgen/error_detection/crc_invalid\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/end_crc_pipeline_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/enable_bad_crc\,
      Q => \rxgen/error_detection/end_crc_pipeline\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/exceed_normal_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_exceed_normal_frame_i_1,
      Q => \rxgen/error_detection/exceed_normal_frame\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/exceed_vlan_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_exceed_vlan_frame_i_1,
      Q => \rxgen/error_detection/exceed_vlan_frame\,
      R => \<const0>\
    );
\rxgen/error_detection/fcs_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_fcs_error_i_1,
      Q => \rxgen/error_detection/fcs_error\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/frame_complete_ext1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/frame_complete_ext10\,
      Q => \rxgen/error_detection/frame_complete_ext1\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/frame_complete_ext2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/frame_complete_ext20\,
      Q => \rxgen/error_detection/frame_complete_ext2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/frame_complete_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data_length_match\,
      Q => \rxgen/error_detection/frame_complete\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/frame_complete_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/frame_complete_ext2\,
      Q => \rxgen/error_detection/frame_complete_reg__0\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/frame_len_error_stats_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/frame_len_error_stats0\,
      Q => \^rx_statistics_vector\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/good_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/good_frame0\,
      Q => \^rx_statistics_vector\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/rx_lt_disable_held\,
      Q => \n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\
    );
\rxgen/error_detection/lt_check_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/lt_check_pipeline_reg[4]_srl5\,
      Q => \rxgen/error_detection/lt_check_srl16\,
      R => \<const0>\
    );
\rxgen/error_detection/max_length_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/max_length_error0\,
      Q => \rxgen/error_detection/max_length_error\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/out_of_bounds_error_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_out_of_bounds_error_int_i_1,
      Q => \^rx_statistics_vector\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/receive_error\,
      Q => \n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\
    );
\rxgen/error_detection/receive_error_pipeline_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/receive_error_pipeline_reg[3]_srl4\,
      Q => \rxgen/error_detection/receive_error_srl16\,
      R => \<const0>\
    );
\rxgen/error_detection/receive_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_receive_error_i_1,
      Q => \rxgen/receive_error\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/reset_errors_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/end_crc_pipeline\,
      Q => \^rx_statistics_valid\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(0),
      Q => \rxgen/error_detection/rxc_sync_reg2\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(1),
      Q => \rxgen/error_detection/rxc_sync_reg2\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(2),
      Q => \rxgen/error_detection/rxc_sync_reg2\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(3),
      Q => \rxgen/error_detection/rxc_sync_reg2\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(4),
      Q => \rxgen/error_detection/rxc_sync_reg2\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(5),
      Q => \rxgen/error_detection/rxc_sync_reg2\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(6),
      Q => \rxgen/error_detection/rxc_sync_reg2\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/rxc_sync_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync_reg1\(7),
      Q => \rxgen/error_detection/rxc_sync_reg2\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_delay_srl16_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \rxgen/address_decoding/p_1_in\,
      CLK => rx_clk0,
      D => \n_0_rxgen/start_code_found_reg_reg\,
      Q => \n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4\
    );
\rxgen/error_detection/start_delay_srl16_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \rxgen/address_decoding/p_1_in\,
      D => \n_0_rxgen/error_detection/start_delay_srl16_reg[3]_srl4\,
      Q => \rxgen/start_delay_srl16\(4),
      R => \<const0>\
    );
\rxgen/error_detection/start_error_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/start_error\,
      Q => \n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5\
    );
\rxgen/error_detection/start_error_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/start_error_pipeline_reg[4]_srl5\,
      Q => \rxgen/error_detection/start_error_srl16\,
      R => \<const0>\
    );
\rxgen/error_detection/start_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_start_error_i_1,
      Q => \rxgen/start_error\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[1]_i_1\,
      Q => \rxgen/error_detection/start_errors\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[2]_i_1\,
      Q => \rxgen/error_detection/start_errors\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[3]_i_1\,
      Q => \rxgen/error_detection/start_errors\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[4]_i_1\,
      Q => \rxgen/error_detection/start_errors\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[5]_i_1\,
      Q => \rxgen/error_detection/start_errors\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_errors_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_start_errors[6]_i_1\,
      Q => \rxgen/error_detection/start_errors\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/start_pipeline_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/start_delay_srl16\(4),
      Q => \rxgen/error_detection/start_pipeline\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/term0_pipeline_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[0]\,
      Q => \n_0_rxgen/error_detection/term0_pipeline_reg[0]\,
      R => \<const0>\
    );
\rxgen/error_detection/term0_pipeline_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term0_pipeline_reg[0]\,
      Q => \rxgen/error_detection/terminate_reg3_0\,
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[1][1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[1]\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[2]\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[3]\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[4]\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \n_0_rxgen/error_detection/terminate_reg1_reg[5]\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/error_detection/p_2_in\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[1][7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/error_detection/p_1_in\,
      Q => \n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2\
    );
\rxgen/error_detection/term_pipeline_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][1]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(0),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][2]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(1),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][3]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(2),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][4]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(3),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][5]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(4),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][6]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(5),
      R => \<const0>\
    );
\rxgen/error_detection/term_pipeline_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/error_detection/term_pipeline_reg[1][7]_srl2\,
      Q => \rxgen/term_pipeline_reg[2]\(6),
      R => \<const0>\
    );
\rxgen/error_detection/terminate_ok_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_terminate_ok_reg_i_1,
      Q => \rxgen/error_detection/terminate_ok\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[0]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[0]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[1]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[1]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[2]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[2]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[3]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[3]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[4]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[4]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[5]_i_1\,
      Q => \n_0_rxgen/error_detection/terminate_reg1_reg[5]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[6]_i_1\,
      Q => \rxgen/error_detection/p_2_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_terminate_reg1[7]_i_1\,
      Q => \rxgen/error_detection/p_1_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/terminate_reg3_0\,
      Q => \rxgen/error_detection/terminate_reg4\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(0),
      Q => \rxgen/error_detection/p_0_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(1),
      Q => \n_0_rxgen/error_detection/terminate_reg5_reg[2]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(2),
      Q => \n_0_rxgen/error_detection/terminate_reg5_reg[3]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(3),
      Q => \n_0_rxgen/error_detection/terminate_reg5_reg[4]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(4),
      Q => \rxgen/error_detection/p_8_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(5),
      Q => \rxgen/error_detection/p_10_in\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/terminate_reg5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/term_pipeline_reg[2]\(6),
      Q => \n_0_rxgen/error_detection/terminate_reg5_reg[7]\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/error_detection/termination_error_reg\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/error_detection/termination_error0\,
      Q => \rxgen/error_detection/termination_error\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/exceed_18bytes_pipeline_reg[6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/exceed_18bytes\,
      Q => \n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7\
    );
\rxgen/exceed_18bytes_pipeline_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/exceed_18bytes_pipeline_reg[6]_srl7\,
      Q => \rxgen/exceed_18bytes_pipeline\(7),
      R => \<const0>\
    );
\rxgen/exceed_length_type_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/exceed_length_type\,
      Q => \n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5\
    );
\rxgen/exceed_length_type_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/exceed_length_type_pipeline_reg[4]_srl5\,
      Q => \rxgen/exceed_length_type_pipeline\(5),
      R => \<const0>\
    );
\rxgen/exceed_min_frame_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/exceed_min_length\,
      Q => \n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5\
    );
\rxgen/exceed_min_frame_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/exceed_min_frame_pipeline_reg[4]_srl5\,
      Q => \rxgen/exceed_min_frame_pipeline\(5),
      R => \<const0>\
    );
\rxgen/inband_fcs_en_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rx_inband_fcs_en\,
      Q => \n_0_rxgen/inband_fcs_en_held_reg\,
      R => \<const0>\
    );
\rxgen/jumbo_frames_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rx_jumbo_en\,
      Q => \n_0_rxgen/jumbo_frames_held_reg\,
      R => \<const0>\
    );
\rxgen/mtu_en_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rx_mtu_enable\,
      Q => \n_0_rxgen/mtu_en_held_reg\,
      R => \<const0>\
    );
\rxgen/multicast_frame_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/multicast_match\,
      Q => \n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5\
    );
\rxgen/multicast_frame_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/multicast_frame_pipeline_reg[4]_srl5\,
      Q => \^rx_statistics_vector\(4),
      R => \<const0>\
    );
\rxgen/pause_frame_pipeline_reg[5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/control_frame\,
      Q => \n_0_rxgen/pause_frame_pipeline_reg[5]_srl6\
    );
\rxgen/pause_frame_pipeline_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/pause_frame_pipeline_reg[5]_srl6\,
      Q => \^rx_statistics_vector\(20),
      R => \<const0>\
    );
\rxgen/rx/bad_opcode_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_bad_opcode_int_i_1,
      Q => \n_0_rxgen/rx/bad_opcode_int_reg\,
      R => \<const0>\
    );
\rxgen/rx/data_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rx/data_count[0]_i_1\,
      Q => \rxgen/rx/data_count\(0),
      R => \<const0>\
    );
\rxgen/rx/data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rx/data_count[1]_i_1\,
      Q => \rxgen/rx/data_count\(1),
      R => \<const0>\
    );
\rxgen/rx/pause_opcode_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_pause_opcode_int_i_1,
      Q => \rxgen/rx/pause_opcode_int\,
      R => \<const0>\
    );
\rxgen/rx/pause_req_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_pause_req_int_i_1,
      Q => \rxgen/rx/pause_req_int\,
      R => \<const0>\
    );
\rxgen/rx/pause_value_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(8),
      Q => \rxgen/pause_value\(0),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(2),
      Q => \rxgen/pause_value\(10),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(3),
      Q => \rxgen/pause_value\(11),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(4),
      Q => \rxgen/pause_value\(12),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(5),
      Q => \rxgen/pause_value\(13),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(6),
      Q => \rxgen/pause_value\(14),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(7),
      Q => \rxgen/pause_value\(15),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(9),
      Q => \rxgen/pause_value\(1),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(10),
      Q => \rxgen/pause_value\(2),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(11),
      Q => \rxgen/pause_value\(3),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(12),
      Q => \rxgen/pause_value\(4),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(13),
      Q => \rxgen/pause_value\(5),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(14),
      Q => \rxgen/pause_value\(6),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(15),
      Q => \rxgen/pause_value\(7),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(0),
      Q => \rxgen/pause_value\(8),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx/pause_value_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \n_0_pause_value[15]_i_2\,
      D => \rxgen/data__0\(1),
      Q => \rxgen/pause_value\(9),
      R => \n_0_pause_value[15]_i_1\
    );
\rxgen/rx_bad_frame_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/bad_frame_out\,
      Q => \rxgen/rx_axi_in_user\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(0),
      Q => \rxgen/rx_data_int\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(10),
      Q => \rxgen/rx_data_int\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(11),
      Q => \rxgen/rx_data_int\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(12),
      Q => \rxgen/rx_data_int\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(13),
      Q => \rxgen/rx_data_int\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(14),
      Q => \rxgen/rx_data_int\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(15),
      Q => \rxgen/rx_data_int\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(16),
      Q => \rxgen/rx_data_int\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(17),
      Q => \rxgen/rx_data_int\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(18),
      Q => \rxgen/rx_data_int\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(19),
      Q => \rxgen/rx_data_int\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(1),
      Q => \rxgen/rx_data_int\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(20),
      Q => \rxgen/rx_data_int\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(21),
      Q => \rxgen/rx_data_int\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(22),
      Q => \rxgen/rx_data_int\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(23),
      Q => \rxgen/rx_data_int\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(24),
      Q => \rxgen/rx_data_int\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(25),
      Q => \rxgen/rx_data_int\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(26),
      Q => \rxgen/rx_data_int\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(27),
      Q => \rxgen/rx_data_int\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(28),
      Q => \rxgen/rx_data_int\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(29),
      Q => \rxgen/rx_data_int\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(2),
      Q => \rxgen/rx_data_int\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(30),
      Q => \rxgen/rx_data_int\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(31),
      Q => \rxgen/rx_data_int\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(32),
      Q => \rxgen/rx_data_int\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(33),
      Q => \rxgen/rx_data_int\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(34),
      Q => \rxgen/rx_data_int\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(35),
      Q => \rxgen/rx_data_int\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(36),
      Q => \rxgen/rx_data_int\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(37),
      Q => \rxgen/rx_data_int\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(38),
      Q => \rxgen/rx_data_int\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(39),
      Q => \rxgen/rx_data_int\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(3),
      Q => \rxgen/rx_data_int\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(40),
      Q => \rxgen/rx_data_int\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(41),
      Q => \rxgen/rx_data_int\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(42),
      Q => \rxgen/rx_data_int\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(43),
      Q => \rxgen/rx_data_int\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(44),
      Q => \rxgen/rx_data_int\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(45),
      Q => \rxgen/rx_data_int\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(46),
      Q => \rxgen/rx_data_int\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(47),
      Q => \rxgen/rx_data_int\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(48),
      Q => \rxgen/rx_data_int\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(49),
      Q => \rxgen/rx_data_int\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(4),
      Q => \rxgen/rx_data_int\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(50),
      Q => \rxgen/rx_data_int\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(51),
      Q => \rxgen/rx_data_int\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(52),
      Q => \rxgen/rx_data_int\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(53),
      Q => \rxgen/rx_data_int\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(54),
      Q => \rxgen/rx_data_int\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(55),
      Q => \rxgen/rx_data_int\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(56),
      Q => \rxgen/rx_data_int\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(57),
      Q => \rxgen/rx_data_int\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(58),
      Q => \rxgen/rx_data_int\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(59),
      Q => \rxgen/rx_data_int\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(5),
      Q => \rxgen/rx_data_int\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(60),
      Q => \rxgen/rx_data_int\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(61),
      Q => \rxgen/rx_data_int\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(62),
      Q => \rxgen/rx_data_int\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data\(63),
      Q => \rxgen/rx_data_int\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(6),
      Q => \rxgen/rx_data_int\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(7),
      Q => \rxgen/rx_data_int\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(8),
      Q => \rxgen/rx_data_int\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_int_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/data__0\(9),
      Q => \rxgen/rx_data_int\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][0]\,
      Q => \rxgen/rx_data_valid_int\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][1]\,
      Q => \rxgen/rx_data_valid_int\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][2]\,
      Q => \rxgen/rx_data_valid_int\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][3]\,
      Q => \rxgen/rx_data_valid_int\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][4]\,
      Q => \rxgen/rx_data_valid_int\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][5]\,
      Q => \rxgen/rx_data_valid_int\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][6]\,
      Q => \rxgen/rx_data_valid_int\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_data_valid_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/ctrl_pipeline_reg[4][7]\,
      Q => \rxgen/rx_data_valid_int\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_good_frame_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/good_frame_out\,
      Q => \rxgen/rx_axi_in_user\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_lt_disable_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \n_0_rxgen/config_sync_i/G_SYNC.rx_lt_disable_reg\,
      Q => \rxgen/rx_lt_disable_held\,
      R => \<const0>\
    );
\rxgen/rx_pause_control_i/good_frame_in1_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \^rx_statistics_vector\(0),
      Q => \rxgen/rx_pause_control_i/good_frame_in1\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/good_frame_in2_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rx_pause_control_i/good_frame_in1\,
      Q => \rxgen/rx_pause_control_i/good_frame_in2\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/good_frame_in3_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rx_pause_control_i/good_frame_in2\,
      Q => \rxgen/rx_pause_control_i/good_frame_in3\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/good_frame_to_tx_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => n_0_good_frame_to_tx_i_1,
      Q => good_frame_to_tx,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_req_to_tx_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_req\,
      Q => pause_req_local,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(0),
      Q => pause_value_local(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(10),
      Q => pause_value_local(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(11),
      Q => pause_value_local(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(12),
      Q => pause_value_local(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(13),
      Q => pause_value_local(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(14),
      Q => pause_value_local(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(15),
      Q => pause_value_local(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(1),
      Q => pause_value_local(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(2),
      Q => pause_value_local(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(3),
      Q => pause_value_local(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(4),
      Q => pause_value_local(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(5),
      Q => pause_value_local(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(6),
      Q => pause_value_local(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(7),
      Q => pause_value_local(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(8),
      Q => pause_value_local(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_control_i/pause_value_to_tx_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \^rx_statistics_vector\(0),
      D => \rxgen/pause_value\(9),
      Q => pause_value_local(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rx_pause_lt_disable_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \n_0_rxgen/config_sync_i/G_SYNC.rx_pause_lt_disable_reg\,
      Q => \rxgen/rx_pause_lt_disable_held\,
      R => \<const0>\
    );
\rxgen/rxc_sync_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(0),
      Q => \rxgen/rxc_sync_reg1\(0),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(1),
      Q => \rxgen/rxc_sync_reg1\(1),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(2),
      Q => \rxgen/rxc_sync_reg1\(2),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(3),
      Q => \rxgen/rxc_sync_reg1\(3),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(4),
      Q => \rxgen/rxc_sync_reg1\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(5),
      Q => \rxgen/rxc_sync_reg1\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(6),
      Q => \rxgen/rxc_sync_reg1\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxc_sync_reg1_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_sync\(7),
      Q => \rxgen/rxc_sync_reg1\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(0),
      Q => \rxgen/rxd_sync_reg1\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(10),
      Q => \rxgen/rxd_sync_reg1\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(11),
      Q => \rxgen/rxd_sync_reg1\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(12),
      Q => \rxgen/rxd_sync_reg1\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(13),
      Q => \rxgen/rxd_sync_reg1\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(14),
      Q => \rxgen/rxd_sync_reg1\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(15),
      Q => \rxgen/rxd_sync_reg1\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(16),
      Q => \rxgen/rxd_sync_reg1\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(17),
      Q => \rxgen/rxd_sync_reg1\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(18),
      Q => \rxgen/rxd_sync_reg1\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(19),
      Q => \rxgen/rxd_sync_reg1\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(1),
      Q => \rxgen/rxd_sync_reg1\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(20),
      Q => \rxgen/rxd_sync_reg1\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(21),
      Q => \rxgen/rxd_sync_reg1\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(22),
      Q => \rxgen/rxd_sync_reg1\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(23),
      Q => \rxgen/rxd_sync_reg1\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(24),
      Q => \rxgen/rxd_sync_reg1\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(25),
      Q => \rxgen/rxd_sync_reg1\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(26),
      Q => \rxgen/rxd_sync_reg1\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(27),
      Q => \rxgen/rxd_sync_reg1\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(28),
      Q => \rxgen/rxd_sync_reg1\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(29),
      Q => \rxgen/rxd_sync_reg1\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(2),
      Q => \rxgen/rxd_sync_reg1\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(30),
      Q => \rxgen/rxd_sync_reg1\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(31),
      Q => \rxgen/rxd_sync_reg1\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(32),
      Q => \rxgen/rxd_sync_reg1\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(33),
      Q => \rxgen/rxd_sync_reg1\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(34),
      Q => \rxgen/rxd_sync_reg1\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(35),
      Q => \rxgen/rxd_sync_reg1\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(36),
      Q => \rxgen/rxd_sync_reg1\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(37),
      Q => \rxgen/rxd_sync_reg1\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(38),
      Q => \rxgen/rxd_sync_reg1\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(39),
      Q => \rxgen/rxd_sync_reg1\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(3),
      Q => \rxgen/rxd_sync_reg1\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(40),
      Q => \rxgen/rxd_sync_reg1\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(41),
      Q => \rxgen/rxd_sync_reg1\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(42),
      Q => \rxgen/rxd_sync_reg1\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(43),
      Q => \rxgen/rxd_sync_reg1\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(44),
      Q => \rxgen/rxd_sync_reg1\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(45),
      Q => \rxgen/rxd_sync_reg1\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(46),
      Q => \rxgen/rxd_sync_reg1\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(47),
      Q => \rxgen/rxd_sync_reg1\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(48),
      Q => \rxgen/rxd_sync_reg1\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(49),
      Q => \rxgen/rxd_sync_reg1\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(4),
      Q => \rxgen/rxd_sync_reg1\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(50),
      Q => \rxgen/rxd_sync_reg1\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(51),
      Q => \rxgen/rxd_sync_reg1\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(52),
      Q => \rxgen/rxd_sync_reg1\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(53),
      Q => \rxgen/rxd_sync_reg1\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(54),
      Q => \rxgen/rxd_sync_reg1\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(55),
      Q => \rxgen/rxd_sync_reg1\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(56),
      Q => \rxgen/rxd_sync_reg1__0\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(57),
      Q => \rxgen/rxd_sync_reg1__0\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(58),
      Q => \rxgen/rxd_sync_reg1__0\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(59),
      Q => \rxgen/rxd_sync_reg1__0\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(5),
      Q => \rxgen/rxd_sync_reg1\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(60),
      Q => \rxgen/rxd_sync_reg1__0\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(61),
      Q => \rxgen/rxd_sync_reg1__0\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(62),
      Q => \rxgen/rxd_sync_reg1__0\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(63),
      Q => \rxgen/rxd_sync_reg1__0\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(6),
      Q => \rxgen/rxd_sync_reg1\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(7),
      Q => \rxgen/rxd_sync_reg1\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(8),
      Q => \rxgen/rxd_sync_reg1\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync\(9),
      Q => \rxgen/rxd_sync_reg1\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(0),
      Q => \rxgen/rxd_sync_reg2\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(10),
      Q => \rxgen/rxd_sync_reg2\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(11),
      Q => \rxgen/rxd_sync_reg2\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(12),
      Q => \rxgen/rxd_sync_reg2\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(13),
      Q => \rxgen/rxd_sync_reg2\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(14),
      Q => \rxgen/rxd_sync_reg2\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(15),
      Q => \rxgen/rxd_sync_reg2\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(16),
      Q => \rxgen/rxd_sync_reg2\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(17),
      Q => \rxgen/rxd_sync_reg2\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(18),
      Q => \rxgen/rxd_sync_reg2\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(19),
      Q => \rxgen/rxd_sync_reg2\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(1),
      Q => \rxgen/rxd_sync_reg2\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(20),
      Q => \rxgen/rxd_sync_reg2\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(21),
      Q => \rxgen/rxd_sync_reg2\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(22),
      Q => \rxgen/rxd_sync_reg2\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(23),
      Q => \rxgen/rxd_sync_reg2\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(24),
      Q => \rxgen/rxd_sync_reg2\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(25),
      Q => \rxgen/rxd_sync_reg2\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(26),
      Q => \rxgen/rxd_sync_reg2\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(27),
      Q => \rxgen/rxd_sync_reg2\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(28),
      Q => \rxgen/rxd_sync_reg2\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(29),
      Q => \rxgen/rxd_sync_reg2\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(2),
      Q => \rxgen/rxd_sync_reg2\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(30),
      Q => \rxgen/rxd_sync_reg2\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(31),
      Q => \rxgen/rxd_sync_reg2\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(32),
      Q => \rxgen/rxd_sync_reg2\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(33),
      Q => \rxgen/rxd_sync_reg2\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(34),
      Q => \rxgen/rxd_sync_reg2\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(35),
      Q => \rxgen/rxd_sync_reg2\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(36),
      Q => \rxgen/rxd_sync_reg2\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(37),
      Q => \rxgen/rxd_sync_reg2\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(38),
      Q => \rxgen/rxd_sync_reg2\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(39),
      Q => \rxgen/rxd_sync_reg2\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(3),
      Q => \rxgen/rxd_sync_reg2\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(40),
      Q => \rxgen/rxd_sync_reg2\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(41),
      Q => \rxgen/rxd_sync_reg2\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(42),
      Q => \rxgen/rxd_sync_reg2\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(43),
      Q => \rxgen/rxd_sync_reg2\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(44),
      Q => \rxgen/rxd_sync_reg2\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(45),
      Q => \rxgen/rxd_sync_reg2\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(46),
      Q => \rxgen/rxd_sync_reg2\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(47),
      Q => \rxgen/rxd_sync_reg2\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(48),
      Q => \rxgen/rxd_sync_reg2\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(49),
      Q => \rxgen/rxd_sync_reg2\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(4),
      Q => \rxgen/rxd_sync_reg2\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(50),
      Q => \rxgen/rxd_sync_reg2\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(51),
      Q => \rxgen/rxd_sync_reg2\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(52),
      Q => \rxgen/rxd_sync_reg2\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(53),
      Q => \rxgen/rxd_sync_reg2\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(54),
      Q => \rxgen/rxd_sync_reg2\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(55),
      Q => \rxgen/rxd_sync_reg2\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(56),
      Q => \rxgen/rxd_sync_reg2\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(57),
      Q => \rxgen/rxd_sync_reg2\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(58),
      Q => \rxgen/rxd_sync_reg2\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(59),
      Q => \rxgen/rxd_sync_reg2\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(5),
      Q => \rxgen/rxd_sync_reg2\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(60),
      Q => \rxgen/rxd_sync_reg2\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(61),
      Q => \rxgen/rxd_sync_reg2\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(62),
      Q => \rxgen/rxd_sync_reg2\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1__0\(63),
      Q => \rxgen/rxd_sync_reg2\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(6),
      Q => \rxgen/rxd_sync_reg2\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(7),
      Q => \rxgen/rxd_sync_reg2\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(8),
      Q => \rxgen/rxd_sync_reg2\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg1\(9),
      Q => \rxgen/rxd_sync_reg2\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(0),
      Q => \rxgen/rxd_sync_reg3\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(10),
      Q => \rxgen/rxd_sync_reg3\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(11),
      Q => \rxgen/rxd_sync_reg3\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(12),
      Q => \rxgen/rxd_sync_reg3\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(13),
      Q => \rxgen/rxd_sync_reg3\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(14),
      Q => \rxgen/rxd_sync_reg3\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(15),
      Q => \rxgen/rxd_sync_reg3\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(16),
      Q => \rxgen/rxd_sync_reg3\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(17),
      Q => \rxgen/rxd_sync_reg3\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(18),
      Q => \rxgen/rxd_sync_reg3\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(19),
      Q => \rxgen/rxd_sync_reg3\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(1),
      Q => \rxgen/rxd_sync_reg3\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(20),
      Q => \rxgen/rxd_sync_reg3\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(21),
      Q => \rxgen/rxd_sync_reg3\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(22),
      Q => \rxgen/rxd_sync_reg3\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(23),
      Q => \rxgen/rxd_sync_reg3\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(24),
      Q => \rxgen/rxd_sync_reg3\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(25),
      Q => \rxgen/rxd_sync_reg3\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(26),
      Q => \rxgen/rxd_sync_reg3\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(27),
      Q => \rxgen/rxd_sync_reg3\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(28),
      Q => \rxgen/rxd_sync_reg3\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(29),
      Q => \rxgen/rxd_sync_reg3\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(2),
      Q => \rxgen/rxd_sync_reg3\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(30),
      Q => \rxgen/rxd_sync_reg3\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(31),
      Q => \rxgen/rxd_sync_reg3\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(32),
      Q => \rxgen/rxd_sync_reg3\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(33),
      Q => \rxgen/rxd_sync_reg3\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(34),
      Q => \rxgen/rxd_sync_reg3\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(35),
      Q => \rxgen/rxd_sync_reg3\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(36),
      Q => \rxgen/rxd_sync_reg3\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(37),
      Q => \rxgen/rxd_sync_reg3\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(38),
      Q => \rxgen/rxd_sync_reg3\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(39),
      Q => \rxgen/rxd_sync_reg3\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(3),
      Q => \rxgen/rxd_sync_reg3\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(40),
      Q => \rxgen/rxd_sync_reg3\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(41),
      Q => \rxgen/rxd_sync_reg3\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(42),
      Q => \rxgen/rxd_sync_reg3\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(43),
      Q => \rxgen/rxd_sync_reg3\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(44),
      Q => \rxgen/rxd_sync_reg3\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(45),
      Q => \rxgen/rxd_sync_reg3\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(46),
      Q => \rxgen/rxd_sync_reg3\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(47),
      Q => \rxgen/rxd_sync_reg3\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(48),
      Q => \rxgen/rxd_sync_reg3\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(49),
      Q => \rxgen/rxd_sync_reg3\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(4),
      Q => \rxgen/rxd_sync_reg3\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(50),
      Q => \rxgen/rxd_sync_reg3\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(51),
      Q => \rxgen/rxd_sync_reg3\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(52),
      Q => \rxgen/rxd_sync_reg3\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(53),
      Q => \rxgen/rxd_sync_reg3\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(54),
      Q => \rxgen/rxd_sync_reg3\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(55),
      Q => \rxgen/rxd_sync_reg3\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(56),
      Q => \rxgen/rxd_sync_reg3\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(57),
      Q => \rxgen/rxd_sync_reg3\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(58),
      Q => \rxgen/rxd_sync_reg3\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(59),
      Q => \rxgen/rxd_sync_reg3\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(5),
      Q => \rxgen/rxd_sync_reg3\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(60),
      Q => \rxgen/rxd_sync_reg3\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(61),
      Q => \rxgen/rxd_sync_reg3\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(62),
      Q => \rxgen/rxd_sync_reg3\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(63),
      Q => \rxgen/rxd_sync_reg3\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(6),
      Q => \rxgen/rxd_sync_reg3\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(7),
      Q => \rxgen/rxd_sync_reg3\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(8),
      Q => \rxgen/rxd_sync_reg3\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/rxd_sync_reg3_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_sync_reg2\(9),
      Q => \rxgen/rxd_sync_reg3\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/start_code_found_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/start_code_found\,
      Q => \n_0_rxgen/start_code_found_reg_reg\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/ifg_lower_ok_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/ifg_lower_ok0\,
      Q => \rxgen/synchronise/ifg_lower_ok\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/ifg_upper_ok_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/ifg_upper_ok0\,
      Q => \rxgen/synchronise/ifg_upper_ok\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/mux_control_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_synchronise/mux_control_i_1\,
      Q => \rxgen/mux_control\,
      R => \<const0>\
    );
\rxgen/synchronise/rxc_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg3\(4),
      I1 => \rxgen/rxc_reg2\(0),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[0]_i_1\
    );
\rxgen/synchronise/rxc_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg3\(5),
      I1 => \rxgen/rxc_reg2\(1),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[1]_i_1\
    );
\rxgen/synchronise/rxc_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg3\(6),
      I1 => \rxgen/rxc_reg2\(2),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[2]_i_1\
    );
\rxgen/synchronise/rxc_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg3\(7),
      I1 => \rxgen/rxc_reg2\(3),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[3]_i_1\
    );
\rxgen/synchronise/rxc_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg2\(0),
      I1 => \rxgen/rxc_reg2\(4),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[4]_i_1\
    );
\rxgen/synchronise/rxc_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg2\(1),
      I1 => \rxgen/rxc_reg2\(5),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[5]_i_1\
    );
\rxgen/synchronise/rxc_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg2\(2),
      I1 => \rxgen/rxc_reg2\(6),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[6]_i_1\
    );
\rxgen/synchronise/rxc_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxc_reg2\(3),
      I1 => \rxgen/rxc_reg2\(7),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxc_out[7]_i_1\
    );
\rxgen/synchronise/rxc_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[0]_i_1\,
      Q => \rxgen/rxc_sync\(0),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[1]_i_1\,
      Q => \rxgen/rxc_sync\(1),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[2]_i_1\,
      Q => \rxgen/rxc_sync\(2),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[3]_i_1\,
      Q => \rxgen/rxc_sync\(3),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[4]_i_1\,
      Q => \rxgen/rxc_sync\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[5]_i_1\,
      Q => \rxgen/rxc_sync\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[6]_i_1\,
      Q => \rxgen/rxc_sync\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_out_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_out[7]_i_1\,
      Q => \rxgen/rxc_sync\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(0),
      Q => \n_0_rxgen/synchronise/rxc_reg1_reg[0]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(1),
      Q => \n_0_rxgen/synchronise/rxc_reg1_reg[1]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(2),
      Q => \n_0_rxgen/synchronise/rxc_reg1_reg[2]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(3),
      Q => \n_0_rxgen/synchronise/rxc_reg1_reg[3]\,
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(4),
      Q => \rxgen/synchronise/A\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(5),
      Q => \rxgen/synchronise/A\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(6),
      Q => \rxgen/synchronise/A\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg1_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxc(7),
      Q => \rxgen/synchronise/A\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_reg1_reg[0]\,
      Q => \rxgen/rxc_reg2\(0),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_reg1_reg[1]\,
      Q => \rxgen/rxc_reg2\(1),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_reg1_reg[2]\,
      Q => \rxgen/rxc_reg2\(2),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxc_reg1_reg[3]\,
      Q => \rxgen/rxc_reg2\(3),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/A\(4),
      Q => \rxgen/rxc_reg2\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/A\(5),
      Q => \rxgen/rxc_reg2\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/A\(6),
      Q => \rxgen/rxc_reg2\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg2_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/A\(7),
      Q => \rxgen/rxc_reg2\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg3_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_reg2\(4),
      Q => \rxgen/rxc_reg3\(4),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg3_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_reg2\(5),
      Q => \rxgen/rxc_reg3\(5),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg3_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_reg2\(6),
      Q => \rxgen/rxc_reg3\(6),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxc_reg3_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxc_reg2\(7),
      Q => \rxgen/rxc_reg3\(7),
      S => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(32),
      I1 => \rxgen/rxd_reg2\(0),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[0]_i_1\
    );
\rxgen/synchronise/rxd_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(42),
      I1 => \rxgen/rxd_reg2\(10),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[10]_i_1\
    );
\rxgen/synchronise/rxd_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(43),
      I1 => \rxgen/rxd_reg2\(11),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[11]_i_1\
    );
\rxgen/synchronise/rxd_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(44),
      I1 => \rxgen/rxd_reg2\(12),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[12]_i_1\
    );
\rxgen/synchronise/rxd_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(45),
      I1 => \rxgen/rxd_reg2\(13),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[13]_i_1\
    );
\rxgen/synchronise/rxd_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(46),
      I1 => \rxgen/rxd_reg2\(14),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[14]_i_1\
    );
\rxgen/synchronise/rxd_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(47),
      I1 => \rxgen/rxd_reg2\(15),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[15]_i_1\
    );
\rxgen/synchronise/rxd_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(48),
      I1 => \rxgen/rxd_reg2\(16),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[16]_i_1\
    );
\rxgen/synchronise/rxd_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(49),
      I1 => \rxgen/rxd_reg2\(17),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[17]_i_1\
    );
\rxgen/synchronise/rxd_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(50),
      I1 => \rxgen/rxd_reg2\(18),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[18]_i_1\
    );
\rxgen/synchronise/rxd_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(51),
      I1 => \rxgen/rxd_reg2\(19),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[19]_i_1\
    );
\rxgen/synchronise/rxd_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(33),
      I1 => \rxgen/rxd_reg2\(1),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[1]_i_1\
    );
\rxgen/synchronise/rxd_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(52),
      I1 => \rxgen/rxd_reg2\(20),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[20]_i_1\
    );
\rxgen/synchronise/rxd_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(53),
      I1 => \rxgen/rxd_reg2\(21),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[21]_i_1\
    );
\rxgen/synchronise/rxd_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(54),
      I1 => \rxgen/rxd_reg2\(22),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[22]_i_1\
    );
\rxgen/synchronise/rxd_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(55),
      I1 => \rxgen/rxd_reg2\(23),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[23]_i_1\
    );
\rxgen/synchronise/rxd_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(56),
      I1 => \rxgen/rxd_reg2\(24),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[24]_i_1\
    );
\rxgen/synchronise/rxd_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(57),
      I1 => \rxgen/rxd_reg2\(25),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[25]_i_1\
    );
\rxgen/synchronise/rxd_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(58),
      I1 => \rxgen/rxd_reg2\(26),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[26]_i_1\
    );
\rxgen/synchronise/rxd_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(59),
      I1 => \rxgen/rxd_reg2\(27),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[27]_i_1\
    );
\rxgen/synchronise/rxd_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(60),
      I1 => \rxgen/rxd_reg2\(28),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[28]_i_1\
    );
\rxgen/synchronise/rxd_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(61),
      I1 => \rxgen/rxd_reg2\(29),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[29]_i_1\
    );
\rxgen/synchronise/rxd_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(34),
      I1 => \rxgen/rxd_reg2\(2),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[2]_i_1\
    );
\rxgen/synchronise/rxd_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(62),
      I1 => \rxgen/rxd_reg2\(30),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[30]_i_1\
    );
\rxgen/synchronise/rxd_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(63),
      I1 => \rxgen/rxd_reg2\(31),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[31]_i_1\
    );
\rxgen/synchronise/rxd_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(0),
      I1 => \rxgen/rxd_reg2\(32),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[32]_i_1\
    );
\rxgen/synchronise/rxd_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(1),
      I1 => \rxgen/rxd_reg2\(33),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[33]_i_1\
    );
\rxgen/synchronise/rxd_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(2),
      I1 => \rxgen/rxd_reg2\(34),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[34]_i_1\
    );
\rxgen/synchronise/rxd_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(3),
      I1 => \rxgen/rxd_reg2\(35),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[35]_i_1\
    );
\rxgen/synchronise/rxd_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(4),
      I1 => \rxgen/rxd_reg2\(36),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[36]_i_1\
    );
\rxgen/synchronise/rxd_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(5),
      I1 => \rxgen/rxd_reg2\(37),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[37]_i_1\
    );
\rxgen/synchronise/rxd_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(6),
      I1 => \rxgen/rxd_reg2\(38),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[38]_i_1\
    );
\rxgen/synchronise/rxd_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(7),
      I1 => \rxgen/rxd_reg2\(39),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[39]_i_1\
    );
\rxgen/synchronise/rxd_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(35),
      I1 => \rxgen/rxd_reg2\(3),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[3]_i_1\
    );
\rxgen/synchronise/rxd_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(8),
      I1 => \rxgen/rxd_reg2\(40),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[40]_i_1\
    );
\rxgen/synchronise/rxd_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(9),
      I1 => \rxgen/rxd_reg2\(41),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[41]_i_1\
    );
\rxgen/synchronise/rxd_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(10),
      I1 => \rxgen/rxd_reg2\(42),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[42]_i_1\
    );
\rxgen/synchronise/rxd_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(11),
      I1 => \rxgen/rxd_reg2\(43),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[43]_i_1\
    );
\rxgen/synchronise/rxd_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(12),
      I1 => \rxgen/rxd_reg2\(44),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[44]_i_1\
    );
\rxgen/synchronise/rxd_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(13),
      I1 => \rxgen/rxd_reg2\(45),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[45]_i_1\
    );
\rxgen/synchronise/rxd_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(14),
      I1 => \rxgen/rxd_reg2\(46),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[46]_i_1\
    );
\rxgen/synchronise/rxd_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(15),
      I1 => \rxgen/rxd_reg2\(47),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[47]_i_1\
    );
\rxgen/synchronise/rxd_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(16),
      I1 => \rxgen/rxd_reg2\(48),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[48]_i_1\
    );
\rxgen/synchronise/rxd_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(17),
      I1 => \rxgen/rxd_reg2\(49),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[49]_i_1\
    );
\rxgen/synchronise/rxd_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(36),
      I1 => \rxgen/rxd_reg2\(4),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[4]_i_1\
    );
\rxgen/synchronise/rxd_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(18),
      I1 => \rxgen/rxd_reg2\(50),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[50]_i_1\
    );
\rxgen/synchronise/rxd_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(19),
      I1 => \rxgen/rxd_reg2\(51),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[51]_i_1\
    );
\rxgen/synchronise/rxd_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(20),
      I1 => \rxgen/rxd_reg2\(52),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[52]_i_1\
    );
\rxgen/synchronise/rxd_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(21),
      I1 => \rxgen/rxd_reg2\(53),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[53]_i_1\
    );
\rxgen/synchronise/rxd_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(22),
      I1 => \rxgen/rxd_reg2\(54),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[54]_i_1\
    );
\rxgen/synchronise/rxd_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(23),
      I1 => \rxgen/rxd_reg2\(55),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[55]_i_1\
    );
\rxgen/synchronise/rxd_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(24),
      I1 => \rxgen/rxd_reg2\(56),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[56]_i_1\
    );
\rxgen/synchronise/rxd_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(25),
      I1 => \rxgen/rxd_reg2\(57),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[57]_i_1\
    );
\rxgen/synchronise/rxd_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(26),
      I1 => \rxgen/rxd_reg2\(58),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[58]_i_1\
    );
\rxgen/synchronise/rxd_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(27),
      I1 => \rxgen/rxd_reg2\(59),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[59]_i_1\
    );
\rxgen/synchronise/rxd_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(37),
      I1 => \rxgen/rxd_reg2\(5),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[5]_i_1\
    );
\rxgen/synchronise/rxd_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(28),
      I1 => \rxgen/rxd_reg2\(60),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[60]_i_1\
    );
\rxgen/synchronise/rxd_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(29),
      I1 => \rxgen/rxd_reg2\(61),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[61]_i_1\
    );
\rxgen/synchronise/rxd_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(30),
      I1 => \rxgen/rxd_reg2\(62),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[62]_i_1\
    );
\rxgen/synchronise/rxd_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg2\(31),
      I1 => \rxgen/rxd_reg2\(63),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[63]_i_1\
    );
\rxgen/synchronise/rxd_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(38),
      I1 => \rxgen/rxd_reg2\(6),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[6]_i_1\
    );
\rxgen/synchronise/rxd_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(39),
      I1 => \rxgen/rxd_reg2\(7),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[7]_i_1\
    );
\rxgen/synchronise/rxd_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(40),
      I1 => \rxgen/rxd_reg2\(8),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[8]_i_1\
    );
\rxgen/synchronise/rxd_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \rxgen/rxd_reg3\(41),
      I1 => \rxgen/rxd_reg2\(9),
      I2 => \rxgen/mux_control\,
      O => \n_0_rxgen/synchronise/rxd_out[9]_i_1\
    );
\rxgen/synchronise/rxd_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[0]_i_1\,
      Q => \rxgen/rxd_sync\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[10]_i_1\,
      Q => \rxgen/rxd_sync\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[11]_i_1\,
      Q => \rxgen/rxd_sync\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[12]_i_1\,
      Q => \rxgen/rxd_sync\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[13]_i_1\,
      Q => \rxgen/rxd_sync\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[14]_i_1\,
      Q => \rxgen/rxd_sync\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[15]_i_1\,
      Q => \rxgen/rxd_sync\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[16]_i_1\,
      Q => \rxgen/rxd_sync\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[17]_i_1\,
      Q => \rxgen/rxd_sync\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[18]_i_1\,
      Q => \rxgen/rxd_sync\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[19]_i_1\,
      Q => \rxgen/rxd_sync\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[1]_i_1\,
      Q => \rxgen/rxd_sync\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[20]_i_1\,
      Q => \rxgen/rxd_sync\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[21]_i_1\,
      Q => \rxgen/rxd_sync\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[22]_i_1\,
      Q => \rxgen/rxd_sync\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[23]_i_1\,
      Q => \rxgen/rxd_sync\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[24]_i_1\,
      Q => \rxgen/rxd_sync\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[25]_i_1\,
      Q => \rxgen/rxd_sync\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[26]_i_1\,
      Q => \rxgen/rxd_sync\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[27]_i_1\,
      Q => \rxgen/rxd_sync\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[28]_i_1\,
      Q => \rxgen/rxd_sync\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[29]_i_1\,
      Q => \rxgen/rxd_sync\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[2]_i_1\,
      Q => \rxgen/rxd_sync\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[30]_i_1\,
      Q => \rxgen/rxd_sync\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[31]_i_1\,
      Q => \rxgen/rxd_sync\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[32]_i_1\,
      Q => \rxgen/rxd_sync\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[33]_i_1\,
      Q => \rxgen/rxd_sync\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[34]_i_1\,
      Q => \rxgen/rxd_sync\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[35]_i_1\,
      Q => \rxgen/rxd_sync\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[36]_i_1\,
      Q => \rxgen/rxd_sync\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[37]_i_1\,
      Q => \rxgen/rxd_sync\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[38]_i_1\,
      Q => \rxgen/rxd_sync\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[39]_i_1\,
      Q => \rxgen/rxd_sync\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[3]_i_1\,
      Q => \rxgen/rxd_sync\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[40]_i_1\,
      Q => \rxgen/rxd_sync\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[41]_i_1\,
      Q => \rxgen/rxd_sync\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[42]_i_1\,
      Q => \rxgen/rxd_sync\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[43]_i_1\,
      Q => \rxgen/rxd_sync\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[44]_i_1\,
      Q => \rxgen/rxd_sync\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[45]_i_1\,
      Q => \rxgen/rxd_sync\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[46]_i_1\,
      Q => \rxgen/rxd_sync\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[47]_i_1\,
      Q => \rxgen/rxd_sync\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[48]_i_1\,
      Q => \rxgen/rxd_sync\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[49]_i_1\,
      Q => \rxgen/rxd_sync\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[4]_i_1\,
      Q => \rxgen/rxd_sync\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[50]_i_1\,
      Q => \rxgen/rxd_sync\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[51]_i_1\,
      Q => \rxgen/rxd_sync\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[52]_i_1\,
      Q => \rxgen/rxd_sync\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[53]_i_1\,
      Q => \rxgen/rxd_sync\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[54]_i_1\,
      Q => \rxgen/rxd_sync\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[55]_i_1\,
      Q => \rxgen/rxd_sync\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[56]_i_1\,
      Q => \rxgen/rxd_sync\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[57]_i_1\,
      Q => \rxgen/rxd_sync\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[58]_i_1\,
      Q => \rxgen/rxd_sync\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[59]_i_1\,
      Q => \rxgen/rxd_sync\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[5]_i_1\,
      Q => \rxgen/rxd_sync\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[60]_i_1\,
      Q => \rxgen/rxd_sync\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[61]_i_1\,
      Q => \rxgen/rxd_sync\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[62]_i_1\,
      Q => \rxgen/rxd_sync\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[63]_i_1\,
      Q => \rxgen/rxd_sync\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[6]_i_1\,
      Q => \rxgen/rxd_sync\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[7]_i_1\,
      Q => \rxgen/rxd_sync\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[8]_i_1\,
      Q => \rxgen/rxd_sync\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/synchronise/rxd_out[9]_i_1\,
      Q => \rxgen/rxd_sync\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(0),
      Q => \rxgen/synchronise/rxd_reg1\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(10),
      Q => \rxgen/synchronise/rxd_reg1\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(11),
      Q => \rxgen/synchronise/rxd_reg1\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(12),
      Q => \rxgen/synchronise/rxd_reg1\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(13),
      Q => \rxgen/synchronise/rxd_reg1\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(14),
      Q => \rxgen/synchronise/rxd_reg1\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(15),
      Q => \rxgen/synchronise/rxd_reg1\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(16),
      Q => \rxgen/synchronise/rxd_reg1\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(17),
      Q => \rxgen/synchronise/rxd_reg1\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(18),
      Q => \rxgen/synchronise/rxd_reg1\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(19),
      Q => \rxgen/synchronise/rxd_reg1\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(1),
      Q => \rxgen/synchronise/rxd_reg1\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(20),
      Q => \rxgen/synchronise/rxd_reg1\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(21),
      Q => \rxgen/synchronise/rxd_reg1\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(22),
      Q => \rxgen/synchronise/rxd_reg1\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(23),
      Q => \rxgen/synchronise/rxd_reg1\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(24),
      Q => \rxgen/synchronise/rxd_reg1\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(25),
      Q => \rxgen/synchronise/rxd_reg1\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(26),
      Q => \rxgen/synchronise/rxd_reg1\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(27),
      Q => \rxgen/synchronise/rxd_reg1\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(28),
      Q => \rxgen/synchronise/rxd_reg1\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(29),
      Q => \rxgen/synchronise/rxd_reg1\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(2),
      Q => \rxgen/synchronise/rxd_reg1\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(30),
      Q => \rxgen/synchronise/rxd_reg1\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(31),
      Q => \rxgen/synchronise/rxd_reg1\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(32),
      Q => \rxgen/synchronise/rxd_reg1\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(33),
      Q => \rxgen/synchronise/rxd_reg1\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(34),
      Q => \rxgen/synchronise/rxd_reg1\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(35),
      Q => \rxgen/synchronise/rxd_reg1\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(36),
      Q => \rxgen/synchronise/rxd_reg1\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(37),
      Q => \rxgen/synchronise/rxd_reg1\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(38),
      Q => \rxgen/synchronise/rxd_reg1\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(39),
      Q => \rxgen/synchronise/rxd_reg1\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(3),
      Q => \rxgen/synchronise/rxd_reg1\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(40),
      Q => \rxgen/synchronise/rxd_reg1\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(41),
      Q => \rxgen/synchronise/rxd_reg1\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(42),
      Q => \rxgen/synchronise/rxd_reg1\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(43),
      Q => \rxgen/synchronise/rxd_reg1\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(44),
      Q => \rxgen/synchronise/rxd_reg1\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(45),
      Q => \rxgen/synchronise/rxd_reg1\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(46),
      Q => \rxgen/synchronise/rxd_reg1\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(47),
      Q => \rxgen/synchronise/rxd_reg1\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(48),
      Q => \rxgen/synchronise/rxd_reg1\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(49),
      Q => \rxgen/synchronise/rxd_reg1\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(4),
      Q => \rxgen/synchronise/rxd_reg1\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(50),
      Q => \rxgen/synchronise/rxd_reg1\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(51),
      Q => \rxgen/synchronise/rxd_reg1\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(52),
      Q => \rxgen/synchronise/rxd_reg1\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(53),
      Q => \rxgen/synchronise/rxd_reg1\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(54),
      Q => \rxgen/synchronise/rxd_reg1\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(55),
      Q => \rxgen/synchronise/rxd_reg1\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(56),
      Q => \rxgen/synchronise/rxd_reg1\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(57),
      Q => \rxgen/synchronise/rxd_reg1\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(58),
      Q => \rxgen/synchronise/rxd_reg1\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(59),
      Q => \rxgen/synchronise/rxd_reg1\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(5),
      Q => \rxgen/synchronise/rxd_reg1\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(60),
      Q => \rxgen/synchronise/rxd_reg1\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(61),
      Q => \rxgen/synchronise/rxd_reg1\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(62),
      Q => \rxgen/synchronise/rxd_reg1\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(63),
      Q => \rxgen/synchronise/rxd_reg1\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(6),
      Q => \rxgen/synchronise/rxd_reg1\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(7),
      Q => \rxgen/synchronise/rxd_reg1\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(8),
      Q => \rxgen/synchronise/rxd_reg1\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => xgmii_rxd(9),
      Q => \rxgen/synchronise/rxd_reg1\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(0),
      Q => \rxgen/rxd_reg2\(0),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(10),
      Q => \rxgen/rxd_reg2\(10),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(11),
      Q => \rxgen/rxd_reg2\(11),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(12),
      Q => \rxgen/rxd_reg2\(12),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(13),
      Q => \rxgen/rxd_reg2\(13),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(14),
      Q => \rxgen/rxd_reg2\(14),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(15),
      Q => \rxgen/rxd_reg2\(15),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(16),
      Q => \rxgen/rxd_reg2\(16),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(17),
      Q => \rxgen/rxd_reg2\(17),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(18),
      Q => \rxgen/rxd_reg2\(18),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(19),
      Q => \rxgen/rxd_reg2\(19),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(1),
      Q => \rxgen/rxd_reg2\(1),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(20),
      Q => \rxgen/rxd_reg2\(20),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(21),
      Q => \rxgen/rxd_reg2\(21),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(22),
      Q => \rxgen/rxd_reg2\(22),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(23),
      Q => \rxgen/rxd_reg2\(23),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(24),
      Q => \rxgen/rxd_reg2\(24),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(25),
      Q => \rxgen/rxd_reg2\(25),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(26),
      Q => \rxgen/rxd_reg2\(26),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(27),
      Q => \rxgen/rxd_reg2\(27),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(28),
      Q => \rxgen/rxd_reg2\(28),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(29),
      Q => \rxgen/rxd_reg2\(29),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(2),
      Q => \rxgen/rxd_reg2\(2),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(30),
      Q => \rxgen/rxd_reg2\(30),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(31),
      Q => \rxgen/rxd_reg2\(31),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(32),
      Q => \rxgen/rxd_reg2\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(33),
      Q => \rxgen/rxd_reg2\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(34),
      Q => \rxgen/rxd_reg2\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(35),
      Q => \rxgen/rxd_reg2\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(36),
      Q => \rxgen/rxd_reg2\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(37),
      Q => \rxgen/rxd_reg2\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(38),
      Q => \rxgen/rxd_reg2\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(39),
      Q => \rxgen/rxd_reg2\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(3),
      Q => \rxgen/rxd_reg2\(3),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(40),
      Q => \rxgen/rxd_reg2\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(41),
      Q => \rxgen/rxd_reg2\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(42),
      Q => \rxgen/rxd_reg2\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(43),
      Q => \rxgen/rxd_reg2\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(44),
      Q => \rxgen/rxd_reg2\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(45),
      Q => \rxgen/rxd_reg2\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(46),
      Q => \rxgen/rxd_reg2\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(47),
      Q => \rxgen/rxd_reg2\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(48),
      Q => \rxgen/rxd_reg2\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(49),
      Q => \rxgen/rxd_reg2\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(4),
      Q => \rxgen/rxd_reg2\(4),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(50),
      Q => \rxgen/rxd_reg2\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(51),
      Q => \rxgen/rxd_reg2\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(52),
      Q => \rxgen/rxd_reg2\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(53),
      Q => \rxgen/rxd_reg2\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(54),
      Q => \rxgen/rxd_reg2\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(55),
      Q => \rxgen/rxd_reg2\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(56),
      Q => \rxgen/rxd_reg2\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(57),
      Q => \rxgen/rxd_reg2\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(58),
      Q => \rxgen/rxd_reg2\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(59),
      Q => \rxgen/rxd_reg2\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(5),
      Q => \rxgen/rxd_reg2\(5),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(60),
      Q => \rxgen/rxd_reg2\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(61),
      Q => \rxgen/rxd_reg2\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(62),
      Q => \rxgen/rxd_reg2\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(63),
      Q => \rxgen/rxd_reg2\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(6),
      Q => \rxgen/rxd_reg2\(6),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(7),
      Q => \rxgen/rxd_reg2\(7),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(8),
      Q => \rxgen/rxd_reg2\(8),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/rxd_reg1\(9),
      Q => \rxgen/rxd_reg2\(9),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(32),
      Q => \rxgen/rxd_reg3\(32),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(33),
      Q => \rxgen/rxd_reg3\(33),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(34),
      Q => \rxgen/rxd_reg3\(34),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(35),
      Q => \rxgen/rxd_reg3\(35),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(36),
      Q => \rxgen/rxd_reg3\(36),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(37),
      Q => \rxgen/rxd_reg3\(37),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(38),
      Q => \rxgen/rxd_reg3\(38),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(39),
      Q => \rxgen/rxd_reg3\(39),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(40),
      Q => \rxgen/rxd_reg3\(40),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(41),
      Q => \rxgen/rxd_reg3\(41),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(42),
      Q => \rxgen/rxd_reg3\(42),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(43),
      Q => \rxgen/rxd_reg3\(43),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(44),
      Q => \rxgen/rxd_reg3\(44),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(45),
      Q => \rxgen/rxd_reg3\(45),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(46),
      Q => \rxgen/rxd_reg3\(46),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(47),
      Q => \rxgen/rxd_reg3\(47),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(48),
      Q => \rxgen/rxd_reg3\(48),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(49),
      Q => \rxgen/rxd_reg3\(49),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(50),
      Q => \rxgen/rxd_reg3\(50),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(51),
      Q => \rxgen/rxd_reg3\(51),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(52),
      Q => \rxgen/rxd_reg3\(52),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(53),
      Q => \rxgen/rxd_reg3\(53),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(54),
      Q => \rxgen/rxd_reg3\(54),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(55),
      Q => \rxgen/rxd_reg3\(55),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(56),
      Q => \rxgen/rxd_reg3\(56),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(57),
      Q => \rxgen/rxd_reg3\(57),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(58),
      Q => \rxgen/rxd_reg3\(58),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(59),
      Q => \rxgen/rxd_reg3\(59),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(60),
      Q => \rxgen/rxd_reg3\(60),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(61),
      Q => \rxgen/rxd_reg3\(61),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(62),
      Q => \rxgen/rxd_reg3\(62),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/rxd_reg3_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/rxd_reg2\(63),
      Q => \rxgen/rxd_reg3\(63),
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/start_code_found_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/start_found\,
      Q => \rxgen/start_code_found\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/start_found_lane4_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/start_found_lane40\,
      Q => \rxgen/synchronise/start_found_lane4\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/synchronise/start_found_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \rxgen/synchronise/start_found0\,
      Q => \rxgen/start_found\,
      R => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\rxgen/type_frame_pipeline_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/type_frame\,
      Q => \n_0_rxgen/type_frame_pipeline_reg[4]_srl5\
    );
\rxgen/type_frame_pipeline_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/type_frame_pipeline_reg[4]_srl5\,
      Q => \rxgen/type_frame_pipeline\(5),
      R => \<const0>\
    );
\rxgen/vlan_enable_held_reg\: unisim.vcomponents.FDRE
    port map (
      C => rx_clk0,
      CE => \rxgen/frame_start\,
      D => \rxgen/rx_vlan\,
      Q => \rxgen/vlan_enable\,
      R => \<const0>\
    );
\rxgen/vlan_frame_pipeline_reg[5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => rx_clk0,
      D => \rxgen/vlan_frame\,
      Q => \n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6\
    );
\rxgen/vlan_frame_pipeline_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_rxgen/vlan_frame_pipeline_reg[5]_srl6\,
      Q => \^rx_statistics_vector\(22),
      R => \<const0>\
    );
\seq_cnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rsgen/in\(0),
      I1 => \rsgen/detect_link_fail/seq_cnt_reg\(0),
      O => \n_0_seq_cnt[2]_i_2\
    );
\seq_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_upper_mismatch\,
      I1 => \rsgen/detect_link_fail/sm_active\,
      I2 => \rsgen/detect_link_fail/seq_lower_mismatch\,
      O => \n_0_seq_cnt[2]_i_3\
    );
\seq_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF54FFFF"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_cnt_reg\(2),
      I1 => \rsgen/detect_link_fail/seq_lower_reg2\,
      I2 => \rsgen/detect_link_fail/seq_upper_reg2\,
      I3 => \rsgen/detect_link_fail/seq_lower_mismatch\,
      I4 => \rsgen/detect_link_fail/sm_active\,
      I5 => \rsgen/detect_link_fail/seq_upper_mismatch\,
      O => \n_0_seq_cnt[2]_i_4\
    );
\seq_cnt_inc[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      I2 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      O => \n_0_seq_cnt_inc[0]_i_1\
    );
\seq_cnt_inc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      I1 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      I2 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_seq_cnt_inc[1]_i_1\
    );
\seq_cnt_rst_val[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
    port map (
      I0 => \n_0_seq_cnt_rst_val[0]_i_2\,
      I1 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      I2 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_seq_cnt_rst_val[0]_i_1\
    );
\seq_cnt_rst_val[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \rsgen/seq_type_upper_reg\(1),
      I1 => \rsgen/seq_type_lower_reg\(1),
      I2 => \rsgen/seq_type_upper_reg\(0),
      I3 => \rsgen/seq_type_lower_reg\(0),
      O => \n_0_seq_cnt_rst_val[0]_i_2\
    );
\seq_cnt_rst_val[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900900000000"
    )
    port map (
      I0 => \rsgen/seq_type_lower_reg\(0),
      I1 => \rsgen/seq_type_upper_reg\(0),
      I2 => \rsgen/seq_type_lower_reg\(1),
      I3 => \rsgen/seq_type_upper_reg\(1),
      I4 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I5 => n_0_seq_upper_mismatch_i_2,
      O => \n_0_seq_cnt_rst_val[1]_i_1\
    );
seq_lower_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/stage2_reg\,
      I1 => \n_0_rsgen/detect_link_fail/stage1_reg\,
      O => \rsgen/detect_link_fail/seq_type_lower1\
    );
seq_lower_mismatch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6000000000000"
    )
    port map (
      I0 => \rsgen/seq_type_lower_reg\(1),
      I1 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[1]\,
      I2 => \rsgen/seq_type_lower_reg\(0),
      I3 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[0]\,
      I4 => \rsgen/detect_link_fail/sm_active\,
      I5 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      O => \rsgen/detect_link_fail/seq_lower_mismatch0\
    );
\seq_type[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_type_upper\(0),
      I1 => \rsgen/detect_link_fail/seq_upper\,
      I2 => \rsgen/detect_link_fail/seq_type_lower\(0),
      O => \n_0_seq_type[0]_i_1\
    );
\seq_type[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_type_upper\(1),
      I1 => \rsgen/detect_link_fail/seq_upper\,
      I2 => \rsgen/detect_link_fail/seq_type_lower\(1),
      O => \n_0_seq_type[1]_i_1\
    );
seq_upper_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rsgen/detect_link_fail/stage2\,
      I1 => \rsgen/detect_link_fail/stage1\,
      O => \rsgen/detect_link_fail/seq_type_upper1\
    );
seq_upper_mismatch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF60000"
    )
    port map (
      I0 => \rsgen/seq_type_upper_reg\(1),
      I1 => \rsgen/seq_type_lower_reg\(1),
      I2 => \rsgen/seq_type_upper_reg\(0),
      I3 => \rsgen/seq_type_lower_reg\(0),
      I4 => n_0_seq_upper_mismatch_i_2,
      I5 => n_0_seq_upper_mismatch_i_3,
      O => \rsgen/detect_link_fail/seq_upper_mismatch0\
    );
seq_upper_mismatch_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rsgen/detect_link_fail/seq_lower_reg__0\,
      I1 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      O => n_0_seq_upper_mismatch_i_2
    );
seq_upper_mismatch_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6000000000000"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[1]\,
      I1 => \rsgen/seq_type_upper_reg\(1),
      I2 => \n_0_rsgen/detect_link_fail/last_seq_type_reg[0]\,
      I3 => \rsgen/seq_type_upper_reg\(0),
      I4 => \rsgen/detect_link_fail/sm_active\,
      I5 => \rsgen/detect_link_fail/seq_upper_reg__0\,
      O => n_0_seq_upper_mismatch_i_3
    );
\seta[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(37),
      I1 => \txgen/data_in\(47),
      I2 => \txgen/data_in\(54),
      I3 => \txgen/data_in\(32),
      I4 => \n_0_seta[0]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0\
    );
\seta[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(47),
      I1 => \rxgen/data_in\(51),
      I2 => \rxgen/data_in\(34),
      I3 => \rxgen/data_in\(39),
      I4 => \n_0_seta[0]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0\
    );
\seta[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[0]_i_3\,
      I1 => \txgen/data_in\(53),
      I2 => \txgen/data_in\(33),
      I3 => \n_0_seta[7]_i_3\,
      I4 => \n_0_seta[0]_i_4\,
      I5 => \txgen/data_in\(51),
      O => \n_0_seta[0]_i_2\
    );
\seta[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[10]_i_3__0\,
      I1 => \rxgen/data_in\(38),
      I2 => \rxgen/data_in\(57),
      I3 => \n_0_seta[5]_i_2__0\,
      I4 => \n_0_seta[10]_i_2__0\,
      I5 => \rxgen/data_in\(33),
      O => \n_0_seta[0]_i_2__0\
    );
\seta[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(57),
      I1 => \txgen/data_in\(63),
      O => \n_0_seta[0]_i_3\
    );
\seta[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(39),
      I1 => \txgen/data_in\(34),
      O => \n_0_seta[0]_i_4\
    );
\seta[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[10]_i_2\,
      I1 => \n_0_seta[10]_i_3\,
      I2 => \txgen/data_in\(35),
      I3 => \n_0_seta[10]_i_4\,
      I4 => \n_0_seta[10]_i_5\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out\
    );
\seta[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[10]_i_2__0\,
      I1 => \n_0_seta[5]_i_3\,
      I2 => \rxgen/data_in\(49),
      I3 => \n_0_seta[10]_i_3__0\,
      I4 => \n_0_seta[10]_i_4__0\,
      O => \rxgen/calculate_crc/seta_reg0251_out\
    );
\seta[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(54),
      I1 => \txgen/data_in\(32),
      O => \n_0_seta[10]_i_2\
    );
\seta[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(32),
      I1 => \rxgen/data_in\(54),
      O => \n_0_seta[10]_i_2__0\
    );
\seta[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(37),
      I1 => \txgen/data_in\(47),
      O => \n_0_seta[10]_i_3\
    );
\seta[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(37),
      I1 => \rxgen/data_in\(63),
      O => \n_0_seta[10]_i_3__0\
    );
\seta[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(44),
      I1 => \txgen/data_in\(60),
      O => \n_0_seta[10]_i_4\
    );
\seta[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(35),
      I1 => \rxgen/data_in\(58),
      I2 => \rxgen/data_in\(61),
      I3 => \rxgen/data_in\(50),
      I4 => \rxgen/data_in\(34),
      I5 => \rxgen/data_in\(47),
      O => \n_0_seta[10]_i_4__0\
    );
\seta[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(50),
      I1 => \txgen/data_in\(34),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(61),
      I4 => \txgen/data_in\(49),
      I5 => \txgen/data_in\(58),
      O => \n_0_seta[10]_i_5\
    );
\seta[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2\,
      I1 => \n_0_seta[11]_i_3\,
      I2 => \txgen/data_in\(62),
      I3 => \n_0_seta[10]_i_3\,
      I4 => \n_0_seta[11]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out\
    );
\seta[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2__0\,
      I1 => \n_0_seta[11]_i_3__0\,
      I2 => \n_0_seta[11]_i_4__0\,
      I3 => \n_0_seta[11]_i_5\,
      I4 => \n_0_seta[11]_i_6\,
      O => \rxgen/calculate_crc/seta_reg0256_out\
    );
\seta[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(51),
      I1 => \txgen/data_in\(59),
      O => \n_0_seta[11]_i_2\
    );
\seta[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(43),
      I1 => \rxgen/data_in\(59),
      O => \n_0_seta[11]_i_2__0\
    );
\seta[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(48),
      I1 => \txgen/data_in\(46),
      I2 => \txgen/data_in\(36),
      I3 => \txgen/data_in\(54),
      I4 => \txgen/data_in\(32),
      O => \n_0_seta[11]_i_3\
    );
\seta[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(48),
      I1 => \rxgen/data_in\(39),
      O => \n_0_seta[11]_i_3__0\
    );
\seta[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_3\,
      I1 => \txgen/data_in\(39),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(60),
      I4 => \txgen/data_in\(43),
      I5 => \txgen/data_in\(49),
      O => \n_0_seta[11]_i_4\
    );
\seta[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(54),
      I1 => \rxgen/data_in\(32),
      I2 => \rxgen/data_in\(36),
      O => \n_0_seta[11]_i_4__0\
    );
\seta[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(47),
      I1 => \rxgen/data_in\(51),
      O => \n_0_seta[11]_i_5\
    );
\seta[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[8]_i_3\,
      I1 => \rxgen/data_in\(49),
      I2 => \rxgen/data_in\(60),
      I3 => \rxgen/data_in\(38),
      I4 => \rxgen/data_in\(35),
      I5 => \n_0_seta[10]_i_3__0\,
      O => \n_0_seta[11]_i_6\
    );
\seta[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(58),
      I1 => \txgen/data_in\(42),
      I2 => \n_0_seta[11]_i_3\,
      I3 => \n_0_seta[12]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out\
    );
\seta[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(58),
      I1 => \rxgen/data_in\(42),
      I2 => \n_0_seta[1]_i_2__0\,
      I3 => \n_0_seta[12]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0260_out\
    );
\seta[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[1]_i_2\,
      I1 => \txgen/data_in\(45),
      I2 => \txgen/data_in\(61),
      I3 => \n_0_seta[11]_i_2\,
      I4 => \txgen/data_in\(39),
      I5 => \txgen/data_in\(33),
      O => \n_0_seta[12]_i_2\
    );
\seta[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_3__0\,
      I1 => \n_0_seta[11]_i_4__0\,
      I2 => \rxgen/data_in\(63),
      I3 => \n_0_seta[8]_i_2__0\,
      I4 => \n_0_seta[4]_i_2__0\,
      I5 => \rxgen/data_in\(33),
      O => \n_0_seta[12]_i_2__0\
    );
\seta[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(50),
      I1 => \txgen/data_in\(62),
      I2 => \n_0_seta[4]_i_2\,
      I3 => \n_0_seta[13]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out\
    );
\seta[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_2__0\,
      I1 => \rxgen/data_in\(49),
      I2 => \rxgen/data_in\(56),
      I3 => \rxgen/data_in\(35),
      I4 => \rxgen/data_in\(53),
      I5 => \n_0_seta[13]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0266_out\
    );
\seta[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_2\,
      I1 => \txgen/data_in\(58),
      I2 => \txgen/data_in\(57),
      I3 => \n_0_seta[6]_i_3\,
      I4 => \n_0_seta[7]_i_3\,
      I5 => \txgen/data_in\(47),
      O => \n_0_seta[13]_i_2\
    );
\seta[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_3__0\,
      I1 => \rxgen/data_in\(47),
      I2 => \rxgen/data_in\(62),
      I3 => \n_0_seta[4]_i_2__0\,
      I4 => \n_0_seta[17]_i_2__0\,
      I5 => \rxgen/data_in\(58),
      O => \n_0_seta[13]_i_2__0\
    );
\seta[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(57),
      I1 => \n_0_seta[10]_i_4\,
      I2 => \n_0_seta[14]_i_2\,
      I3 => \n_0_seta[14]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out\
    );
\seta[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(52),
      I1 => \n_0_seta[11]_i_2__0\,
      I2 => \n_0_seta[14]_i_2__0\,
      I3 => \n_0_seta[14]_i_3__0\,
      O => \rxgen/calculate_crc/seta_reg0270_out\
    );
\seta[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(43),
      I1 => \txgen/data_in\(59),
      O => \n_0_seta[14]_i_2\
    );
\seta[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(57),
      I1 => \rxgen/data_in\(61),
      O => \n_0_seta[14]_i_2__0\
    );
\seta[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_3\,
      I1 => \txgen/data_in\(52),
      I2 => \txgen/data_in\(55),
      I3 => \txgen/data_in\(34),
      I4 => \n_0_seta[18]_i_2\,
      I5 => \n_0_seta[14]_i_4\,
      O => \n_0_seta[14]_i_3\
    );
\seta[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[14]_i_4__0\,
      I1 => \rxgen/data_in\(34),
      I2 => \rxgen/data_in\(46),
      I3 => \n_0_seta[3]_i_3__0\,
      I4 => \n_0_seta[5]_i_3\,
      I5 => \n_0_seta[7]_i_5__0\,
      O => \n_0_seta[14]_i_3__0\
    );
\seta[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(46),
      I1 => \txgen/data_in\(48),
      O => \n_0_seta[14]_i_4\
    );
\seta[14]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(40),
      I1 => \rxgen/data_in\(37),
      O => \n_0_seta[14]_i_4__0\
    );
\seta[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2\,
      I1 => \n_0_seta[15]_i_2\,
      I2 => \txgen/data_in\(43),
      I3 => \n_0_seta[15]_i_3\,
      I4 => \n_0_seta[15]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out\
    );
\seta[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(47),
      I1 => \rxgen/data_in\(51),
      I2 => \n_0_seta[15]_i_2__0\,
      I3 => \n_0_seta[15]_i_3__0\,
      O => \rxgen/calculate_crc/seta_reg0273_out\
    );
\seta[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(42),
      I1 => \txgen/data_in\(58),
      I2 => \txgen/data_in\(33),
      I3 => \txgen/data_in\(55),
      O => \n_0_seta[15]_i_2\
    );
\seta[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(42),
      I1 => \rxgen/data_in\(58),
      I2 => \rxgen/data_in\(33),
      I3 => \rxgen/data_in\(55),
      O => \n_0_seta[15]_i_2__0\
    );
\seta[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(56),
      I1 => \txgen/data_in\(36),
      O => \n_0_seta[15]_i_3\
    );
\seta[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_3__0\,
      I1 => \rxgen/data_in\(36),
      I2 => \rxgen/data_in\(45),
      I3 => \n_0_seta[7]_i_3__0\,
      I4 => \n_0_seta[11]_i_2__0\,
      I5 => \rxgen/data_in\(54),
      O => \n_0_seta[15]_i_3__0\
    );
\seta[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(54),
      I1 => \txgen/data_in\(45),
      I2 => \txgen/data_in\(60),
      I3 => \txgen/data_in\(48),
      I4 => \txgen/data_in\(39),
      I5 => \txgen/data_in\(47),
      O => \n_0_seta[15]_i_4\
    );
\seta[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(44),
      I1 => \txgen/data_in\(50),
      I2 => \n_0_seta[15]_i_2\,
      I3 => \n_0_seta[16]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out\
    );
\seta[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(34),
      I1 => \rxgen/data_in\(39),
      I2 => \n_0_seta[15]_i_2__0\,
      I3 => \n_0_seta[16]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0276_out\
    );
\seta[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[0]_i_4\,
      I1 => \txgen/data_in\(46),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(37),
      I4 => \txgen/data_in\(41),
      I5 => \n_0_seta[11]_i_2\,
      O => \n_0_seta[16]_i_2\
    );
\seta[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[8]_i_2__0\,
      I1 => \rxgen/data_in\(44),
      I2 => \rxgen/data_in\(46),
      I3 => \n_0_seta[10]_i_3__0\,
      I4 => \rxgen/data_in\(41),
      I5 => \rxgen/data_in\(50),
      O => \n_0_seta[16]_i_2__0\
    );
\seta[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[17]_i_2\,
      I1 => \n_0_seta[17]_i_3\,
      I2 => \txgen/data_in\(49),
      I3 => \n_0_seta[17]_i_4\,
      I4 => \n_0_seta[17]_i_5\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out\
    );
\seta[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_4__0\,
      I1 => \n_0_seta[6]_i_2__0\,
      I2 => \rxgen/data_in\(43),
      I3 => \n_0_seta[17]_i_2__0\,
      I4 => \n_0_seta[17]_i_3__0\,
      O => \rxgen/calculate_crc/seta_reg0280_out\
    );
\seta[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(32),
      I1 => \txgen/data_in\(54),
      I2 => \txgen/data_in\(36),
      O => \n_0_seta[17]_i_2\
    );
\seta[17]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(50),
      I1 => \rxgen/data_in\(57),
      O => \n_0_seta[17]_i_2__0\
    );
\seta[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(41),
      I1 => \txgen/data_in\(57),
      O => \n_0_seta[17]_i_3\
    );
\seta[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(40),
      I1 => \rxgen/data_in\(45),
      I2 => \rxgen/data_in\(62),
      I3 => \rxgen/data_in\(33),
      I4 => \rxgen/data_in\(58),
      I5 => \rxgen/data_in\(49),
      O => \n_0_seta[17]_i_3__0\
    );
\seta[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(50),
      I1 => \txgen/data_in\(62),
      O => \n_0_seta[17]_i_4\
    );
\seta[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \txgen/data_in\(38),
      I2 => \txgen/data_in\(33),
      I3 => \txgen/data_in\(45),
      I4 => \txgen/data_in\(43),
      I5 => \txgen/data_in\(58),
      O => \n_0_seta[17]_i_5\
    );
\seta[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(53),
      I1 => \n_0_seta[6]_i_3\,
      I2 => \txgen/data_in\(39),
      I3 => \n_0_seta[18]_i_2\,
      I4 => \n_0_seta[18]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out\
    );
\seta[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_seta[18]_i_2__0\,
      I1 => \rxgen/data_in\(37),
      I2 => \rxgen/data_in\(40),
      O => \rxgen/calculate_crc/seta_reg0284_out\
    );
\seta[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \txgen/data_in\(37),
      O => \n_0_seta[18]_i_2\
    );
\seta[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[18]_i_3__0\,
      I1 => \rxgen/data_in\(44),
      I2 => \n_0_seta[11]_i_3__0\,
      I3 => \rxgen/data_in\(42),
      I4 => \rxgen/data_in\(32),
      I5 => \n_0_seta[14]_i_2__0\,
      O => \n_0_seta[18]_i_2__0\
    );
\seta[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(42),
      I1 => \txgen/data_in\(57),
      I2 => \txgen/data_in\(44),
      I3 => \txgen/data_in\(48),
      I4 => \txgen/data_in\(32),
      I5 => \txgen/data_in\(35),
      O => \n_0_seta[18]_i_3\
    );
\seta[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(49),
      I1 => \rxgen/data_in\(56),
      I2 => \rxgen/data_in\(35),
      I3 => \rxgen/data_in\(53),
      O => \n_0_seta[18]_i_3__0\
    );
\seta[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(48),
      I1 => \txgen/data_in\(43),
      I2 => \n_0_seta[15]_i_3\,
      I3 => \n_0_seta[19]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out\
    );
\seta[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_seta[19]_i_2__0\,
      I1 => \rxgen/data_in\(38),
      I2 => \rxgen/data_in\(41),
      O => \rxgen/calculate_crc/seta_reg0288_out\
    );
\seta[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(41),
      I1 => \txgen/data_in\(38),
      I2 => \txgen/data_in\(60),
      I3 => \txgen/data_in\(55),
      I4 => \txgen/data_in\(47),
      I5 => \n_0_seta[22]_i_2\,
      O => \n_0_seta[19]_i_2\
    );
\seta[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_3__0\,
      I1 => \rxgen/data_in\(47),
      I2 => \n_0_seta[7]_i_5__0\,
      I3 => \rxgen/data_in\(36),
      I4 => \rxgen/data_in\(43),
      I5 => \n_0_seta[4]_i_4\,
      O => \n_0_seta[19]_i_2__0\
    );
\seta[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(52),
      I1 => \txgen/data_in\(47),
      I2 => \n_0_seta[1]_i_2\,
      I3 => \n_0_seta[1]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out\
    );
\seta[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(39),
      I1 => \rxgen/data_in\(52),
      I2 => \n_0_seta[1]_i_2__0\,
      I3 => \n_0_seta[1]_i_3__0\,
      O => \rxgen/calculate_crc/seta_reg0192_out\
    );
\seta[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(62),
      I1 => \txgen/data_in\(50),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(57),
      O => \n_0_seta[1]_i_2\
    );
\seta[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(46),
      I1 => \rxgen/data_in\(62),
      I2 => \rxgen/data_in\(57),
      I3 => \rxgen/data_in\(50),
      O => \n_0_seta[1]_i_2__0\
    );
\seta[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(54),
      I1 => \txgen/data_in\(39),
      I2 => \txgen/data_in\(51),
      I3 => \txgen/data_in\(35),
      I4 => \txgen/data_in\(46),
      I5 => \n_0_seta[15]_i_3\,
      O => \n_0_seta[1]_i_3\
    );
\seta[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(56),
      I1 => \rxgen/data_in\(54),
      I2 => \rxgen/data_in\(63),
      I3 => \rxgen/data_in\(36),
      I4 => \rxgen/data_in\(35),
      I5 => \n_0_seta[11]_i_5\,
      O => \n_0_seta[1]_i_3__0\
    );
\seta[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \txgen/data_in\(37),
      I2 => \txgen/data_in\(35),
      I3 => \txgen/data_in\(38),
      I4 => \n_0_seta[20]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out\
    );
\seta[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(42),
      I1 => \rxgen/data_in\(38),
      I2 => \n_0_seta[11]_i_5\,
      I3 => \n_0_seta[20]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0292_out\
    );
\seta[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2\,
      I1 => \txgen/data_in\(54),
      I2 => \txgen/data_in\(47),
      I3 => \n_0_seta[2]_i_2\,
      I4 => \txgen/data_in\(42),
      I5 => \txgen/data_in\(46),
      O => \n_0_seta[20]_i_2\
    );
\seta[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[2]_i_3__0\,
      I1 => \rxgen/data_in\(59),
      I2 => \rxgen/data_in\(46),
      I3 => \rxgen/data_in\(54),
      I4 => \rxgen/data_in\(35),
      I5 => \n_0_seta[14]_i_4__0\,
      O => \n_0_seta[20]_i_2__0\
    );
\seta[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(50),
      I1 => \txgen/data_in\(53),
      I2 => \txgen/data_in\(41),
      I3 => \n_0_seta[21]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out\
    );
\seta[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(50),
      I1 => \rxgen/data_in\(37),
      I2 => \n_0_seta[11]_i_4__0\,
      I3 => \n_0_seta[21]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0295_out\
    );
\seta[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[17]_i_2\,
      I1 => \txgen/data_in\(37),
      I2 => \txgen/data_in\(45),
      I3 => \n_0_seta[0]_i_4\,
      I4 => \txgen/data_in\(58),
      I5 => \txgen/data_in\(46),
      O => \n_0_seta[21]_i_2\
    );
\seta[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(53),
      I1 => \rxgen/data_in\(45),
      I2 => \rxgen/data_in\(46),
      I3 => \rxgen/data_in\(58),
      I4 => \rxgen/data_in\(41),
      I5 => \n_0_seta[7]_i_4__0\,
      O => \n_0_seta[21]_i_2__0\
    );
\seta[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(44),
      I1 => \txgen/data_in\(49),
      I2 => \n_0_seta[22]_i_2\,
      I3 => \n_0_seta[22]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out\
    );
\seta[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_4__0\,
      I1 => \rxgen/data_in\(52),
      I2 => \n_0_seta[22]_i_2__0\,
      I3 => \rxgen/data_in\(36),
      I4 => \rxgen/data_in\(32),
      I5 => \rxgen/data_in\(54),
      O => \rxgen/calculate_crc/seta_reg0298_out\
    );
\seta[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(34),
      I1 => \txgen/data_in\(39),
      I2 => \txgen/data_in\(52),
      O => \n_0_seta[22]_i_2\
    );
\seta[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_5\,
      I1 => \rxgen/data_in\(49),
      I2 => \rxgen/data_in\(45),
      I3 => \n_0_seta[10]_i_3__0\,
      I4 => \rxgen/data_in\(40),
      I5 => \rxgen/data_in\(44),
      O => \n_0_seta[22]_i_2__0\
    );
\seta[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[17]_i_2\,
      I1 => \txgen/data_in\(45),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(51),
      I4 => \txgen/data_in\(47),
      I5 => \n_0_seta[18]_i_2\,
      O => \n_0_seta[22]_i_3\
    );
\seta[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(44),
      I1 => \txgen/data_in\(34),
      I2 => \txgen/data_in\(43),
      I3 => \n_0_seta[10]_i_3\,
      I4 => \n_0_seta[1]_i_2\,
      I5 => \n_0_seta[11]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out\
    );
\seta[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(47),
      I1 => \rxgen/data_in\(46),
      I2 => \rxgen/data_in\(62),
      I3 => \rxgen/data_in\(57),
      I4 => \rxgen/data_in\(50),
      I5 => \n_0_seta[23]_i_2\,
      O => \rxgen/calculate_crc/seta_reg0304_out\
    );
\seta[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[10]_i_3__0\,
      I1 => \rxgen/data_in\(43),
      I2 => \rxgen/data_in\(48),
      I3 => \n_0_seta[11]_i_4__0\,
      I4 => \rxgen/data_in\(34),
      I5 => \rxgen/data_in\(44),
      O => \n_0_seta[23]_i_2\
    );
\seta[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(35),
      I1 => \n_0_seta[6]_i_3\,
      I2 => \txgen/data_in\(46),
      I3 => \txgen/data_in\(42),
      I4 => \txgen/data_in\(36),
      I5 => \n_0_seta[24]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out\
    );
\seta[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(47),
      I1 => \rxgen/data_in\(49),
      I2 => \rxgen/data_in\(56),
      I3 => \rxgen/data_in\(35),
      I4 => \rxgen/data_in\(53),
      I5 => \n_0_seta[24]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0311_out\
    );
\seta[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(47),
      I1 => \txgen/data_in\(43),
      I2 => \txgen/data_in\(33),
      I3 => \txgen/data_in\(45),
      I4 => \txgen/data_in\(53),
      I5 => \txgen/data_in\(62),
      O => \n_0_seta[24]_i_2\
    );
\seta[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_2__0\,
      I1 => \rxgen/data_in\(36),
      I2 => \rxgen/data_in\(42),
      I3 => \n_0_seta[8]_i_3\,
      I4 => \rxgen/data_in\(43),
      I5 => \rxgen/data_in\(33),
      O => \n_0_seta[24]_i_2__0\
    );
\seta[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(55),
      I1 => \txgen/data_in\(35),
      I2 => \n_0_seta[4]_i_2\,
      I3 => \n_0_seta[25]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out\
    );
\seta[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(42),
      I1 => \rxgen/data_in\(35),
      I2 => \n_0_seta[4]_i_3__0\,
      I3 => \n_0_seta[25]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0316_out\
    );
\seta[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(41),
      I1 => \txgen/data_in\(52),
      I2 => \txgen/data_in\(61),
      I3 => \txgen/data_in\(34),
      I4 => \txgen/data_in\(42),
      I5 => \n_0_seta[14]_i_4\,
      O => \n_0_seta[25]_i_2\
    );
\seta[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_2__0\,
      I1 => \rxgen/data_in\(52),
      I2 => \rxgen/data_in\(46),
      I3 => \rxgen/data_in\(34),
      I4 => \rxgen/data_in\(41),
      I5 => \n_0_seta[7]_i_5__0\,
      O => \n_0_seta[25]_i_2__0\
    );
\seta[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_seta[26]_i_2\,
      I1 => \txgen/data_in\(37),
      I2 => \txgen/data_in\(40),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out\
    );
\seta[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(45),
      I1 => \n_0_seta[5]_i_2__0\,
      I2 => \n_0_seta[4]_i_3__0\,
      I3 => \n_0_seta[26]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0318_out\
    );
\seta[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_2\,
      I1 => \n_0_seta[0]_i_3\,
      I2 => \n_0_seta[14]_i_2\,
      I3 => \txgen/data_in\(39),
      I4 => \n_0_seta[7]_i_3\,
      I5 => \n_0_seta[7]_i_2\,
      O => \n_0_seta[26]_i_2\
    );
\seta[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_2__0\,
      I1 => \rxgen/data_in\(39),
      I2 => \rxgen/data_in\(57),
      I3 => \rxgen/data_in\(40),
      I4 => \n_0_seta[10]_i_3__0\,
      I5 => \n_0_seta[11]_i_2__0\,
      O => \n_0_seta[26]_i_2__0\
    );
\seta[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(56),
      I1 => \txgen/data_in\(36),
      I2 => \txgen/data_in\(40),
      I3 => \txgen/data_in\(37),
      I4 => \n_0_seta[27]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out\
    );
\seta[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(36),
      I1 => \rxgen/data_in\(56),
      I2 => \n_0_seta[4]_i_4\,
      I3 => \n_0_seta[27]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0320_out\
    );
\seta[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[14]_i_2\,
      I1 => \txgen/data_in\(62),
      I2 => \txgen/data_in\(44),
      I3 => \n_0_seta[22]_i_2\,
      I4 => \n_0_seta[7]_i_6\,
      I5 => \txgen/data_in\(38),
      O => \n_0_seta[27]_i_2\
    );
\seta[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_2__0\,
      I1 => \rxgen/data_in\(38),
      I2 => \rxgen/data_in\(62),
      I3 => \rxgen/data_in\(44),
      I4 => \n_0_seta[11]_i_2__0\,
      I5 => \n_0_seta[14]_i_4__0\,
      O => \n_0_seta[27]_i_2__0\
    );
\seta[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(51),
      I1 => \txgen/data_in\(36),
      I2 => \n_0_seta[15]_i_2\,
      I3 => \n_0_seta[28]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out\
    );
\seta[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(39),
      I1 => \rxgen/data_in\(37),
      I2 => \n_0_seta[15]_i_2__0\,
      I3 => \n_0_seta[28]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0322_out\
    );
\seta[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_3\,
      I1 => \txgen/data_in\(39),
      I2 => \txgen/data_in\(61),
      I3 => \txgen/data_in\(43),
      I4 => \txgen/data_in\(37),
      I5 => \n_0_seta[17]_i_3\,
      O => \n_0_seta[28]_i_2\
    );
\seta[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_2__0\,
      I1 => \rxgen/data_in\(36),
      I2 => \rxgen/data_in\(51),
      I3 => \rxgen/data_in\(43),
      I4 => \rxgen/data_in\(35),
      I5 => \n_0_seta[14]_i_2__0\,
      O => \n_0_seta[28]_i_2__0\
    );
\seta[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(34),
      I1 => \txgen/data_in\(56),
      I2 => \n_0_seta[17]_i_3\,
      I3 => \n_0_seta[29]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out\
    );
\seta[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(56),
      I1 => \rxgen/data_in\(60),
      I2 => \rxgen/data_in\(50),
      I3 => \rxgen/data_in\(57),
      I4 => \n_0_seta[29]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0324_out\
    );
\seta[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[17]_i_2\,
      I1 => \txgen/data_in\(42),
      I2 => \txgen/data_in\(60),
      I3 => \txgen/data_in\(50),
      I4 => \n_0_seta[7]_i_3\,
      I5 => \n_0_seta[18]_i_2\,
      O => \n_0_seta[29]_i_2\
    );
\seta[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[14]_i_4__0\,
      I1 => \rxgen/data_in\(35),
      I2 => \rxgen/data_in\(42),
      I3 => \n_0_seta[6]_i_2__0\,
      I4 => \n_0_seta[11]_i_4__0\,
      I5 => \rxgen/data_in\(34),
      O => \n_0_seta[29]_i_2__0\
    );
\seta[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[2]_i_2\,
      I1 => \txgen/data_in\(62),
      I2 => \txgen/data_in\(50),
      I3 => \txgen/data_in\(63),
      I4 => \txgen/data_in\(57),
      I5 => \n_0_seta[2]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out\
    );
\seta[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(56),
      I1 => \rxgen/data_in\(49),
      I2 => \n_0_seta[1]_i_2__0\,
      I3 => \n_0_seta[2]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0202_out\
    );
\seta[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(55),
      I1 => \txgen/data_in\(33),
      O => \n_0_seta[2]_i_2\
    );
\seta[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_2__0\,
      I1 => \n_0_seta[10]_i_2__0\,
      I2 => \rxgen/data_in\(39),
      I3 => \n_0_seta[10]_i_3__0\,
      I4 => \n_0_seta[2]_i_3__0\,
      I5 => \rxgen/data_in\(47),
      O => \n_0_seta[2]_i_2__0\
    );
\seta[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[10]_i_3\,
      I1 => \txgen/data_in\(46),
      I2 => \txgen/data_in\(45),
      I3 => \n_0_seta[6]_i_3\,
      I4 => \n_0_seta[10]_i_2\,
      I5 => \txgen/data_in\(39),
      O => \n_0_seta[2]_i_3\
    );
\seta[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(55),
      I1 => \rxgen/data_in\(33),
      O => \n_0_seta[2]_i_3__0\
    );
\seta[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(56),
      I1 => \txgen/data_in\(36),
      I2 => \txgen/data_in\(55),
      I3 => \txgen/data_in\(33),
      I4 => \n_0_seta[30]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out\
    );
\seta[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_seta[30]_i_2__0\,
      I1 => \rxgen/data_in\(39),
      I2 => \rxgen/data_in\(34),
      O => \rxgen/calculate_crc/seta_reg0328_out\
    );
\seta[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_2\,
      I1 => \txgen/data_in\(35),
      I2 => \txgen/data_in\(59),
      I3 => \n_0_seta[18]_i_2\,
      I4 => \n_0_seta[0]_i_4\,
      I5 => \txgen/data_in\(49),
      O => \n_0_seta[30]_i_2\
    );
\seta[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[18]_i_3__0\,
      I1 => \rxgen/data_in\(41),
      I2 => \n_0_seta[14]_i_4__0\,
      I3 => \rxgen/data_in\(59),
      I4 => \rxgen/data_in\(36),
      I5 => \n_0_seta[2]_i_3__0\,
      O => \n_0_seta[30]_i_2__0\
    );
\seta[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_seta[31]_i_2\,
      I1 => \txgen/data_in\(38),
      I2 => \txgen/data_in\(35),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out\
    );
\seta[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(40),
      I1 => \rxgen/data_in\(39),
      I2 => \rxgen/data_in\(34),
      I3 => \rxgen/data_in\(52),
      I4 => \n_0_seta[31]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0331_out\
    );
\seta[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[22]_i_2\,
      I1 => \txgen/data_in\(40),
      I2 => \n_0_seta[17]_i_2\,
      I3 => \txgen/data_in\(48),
      I4 => \txgen/data_in\(58),
      I5 => \n_0_seta[2]_i_2\,
      O => \n_0_seta[31]_i_2\
    );
\seta[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_4__0\,
      I1 => \rxgen/data_in\(38),
      I2 => \rxgen/data_in\(58),
      I3 => \n_0_seta[2]_i_3__0\,
      I4 => \rxgen/data_in\(35),
      I5 => \rxgen/data_in\(48),
      O => \n_0_seta[31]_i_2__0\
    );
\seta[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_seta[3]_i_2\,
      I1 => \txgen/data_in\(53),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out\
    );
\seta[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(55),
      I1 => \rxgen/data_in\(48),
      I2 => \rxgen/data_in\(62),
      I3 => \rxgen/data_in\(46),
      I4 => \n_0_seta[3]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0210_out\
    );
\seta[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_3\,
      I1 => \txgen/data_in\(62),
      I2 => \n_0_seta[3]_i_3\,
      I3 => \txgen/data_in\(38),
      I4 => \txgen/data_in\(55),
      I5 => \n_0_seta[6]_i_3\,
      O => \n_0_seta[3]_i_2\
    );
\seta[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[5]_i_3\,
      I1 => \n_0_seta[11]_i_4__0\,
      I2 => \rxgen/data_in\(38),
      I3 => \n_0_seta[4]_i_2__0\,
      I4 => \n_0_seta[3]_i_3__0\,
      I5 => \rxgen/data_in\(53),
      O => \n_0_seta[3]_i_2__0\
    );
\seta[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(60),
      I1 => \txgen/data_in\(44),
      I2 => \txgen/data_in\(45),
      O => \n_0_seta[3]_i_3\
    );
\seta[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(56),
      I1 => \rxgen/data_in\(49),
      O => \n_0_seta[3]_i_3__0\
    );
\seta[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(48),
      I1 => \n_0_seta[2]_i_2\,
      I2 => \n_0_seta[4]_i_2\,
      I3 => \n_0_seta[4]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out\
    );
\seta[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_2__0\,
      I1 => \n_0_seta[4]_i_3__0\,
      I2 => \rxgen/data_in\(38),
      I3 => \n_0_seta[4]_i_4\,
      I4 => \n_0_seta[4]_i_5\,
      O => \rxgen/calculate_crc/seta_reg0217_out\
    );
\seta[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(45),
      I1 => \txgen/data_in\(44),
      I2 => \txgen/data_in\(60),
      I3 => \txgen/data_in\(32),
      O => \n_0_seta[4]_i_2\
    );
\seta[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(45),
      I1 => \rxgen/data_in\(61),
      O => \n_0_seta[4]_i_2__0\
    );
\seta[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2\,
      I1 => \txgen/data_in\(38),
      I2 => \txgen/data_in\(61),
      I3 => \txgen/data_in\(43),
      I4 => \n_0_seta[0]_i_3\,
      I5 => \n_0_seta[22]_i_2\,
      O => \n_0_seta[4]_i_3\
    );
\seta[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(60),
      I1 => \rxgen/data_in\(44),
      I2 => \rxgen/data_in\(32),
      O => \n_0_seta[4]_i_3__0\
    );
\seta[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(39),
      I1 => \rxgen/data_in\(34),
      I2 => \rxgen/data_in\(52),
      O => \n_0_seta[4]_i_4\
    );
\seta[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2__0\,
      I1 => \rxgen/data_in\(51),
      I2 => \rxgen/data_in\(63),
      I3 => \rxgen/data_in\(57),
      I4 => \rxgen/data_in\(48),
      I5 => \n_0_seta[2]_i_3__0\,
      O => \n_0_seta[4]_i_5\
    );
\seta[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(58),
      I1 => \txgen/data_in\(42),
      I2 => \n_0_seta[1]_i_2\,
      I3 => \n_0_seta[5]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out\
    );
\seta[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(63),
      I1 => \n_0_seta[5]_i_2__0\,
      I2 => \n_0_seta[5]_i_3\,
      I3 => \n_0_seta[5]_i_4\,
      O => \rxgen/calculate_crc/seta_reg0223_out\
    );
\seta[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[14]_i_2\,
      I1 => \txgen/data_in\(53),
      I2 => \txgen/data_in\(35),
      I3 => \n_0_seta[10]_i_4\,
      I4 => \n_0_seta[0]_i_4\,
      I5 => \txgen/data_in\(56),
      O => \n_0_seta[5]_i_2\
    );
\seta[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(53),
      I1 => \rxgen/data_in\(35),
      O => \n_0_seta[5]_i_2__0\
    );
\seta[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(44),
      I1 => \rxgen/data_in\(60),
      O => \n_0_seta[5]_i_3\
    );
\seta[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2__0\,
      I1 => \rxgen/data_in\(56),
      I2 => \rxgen/data_in\(62),
      I3 => \n_0_seta[7]_i_4__0\,
      I4 => \n_0_seta[17]_i_2__0\,
      I5 => \n_0_seta[7]_i_2__0\,
      O => \n_0_seta[5]_i_4\
    );
\seta[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(42),
      I1 => \txgen/data_in\(58),
      I2 => \txgen/data_in\(33),
      I3 => \txgen/data_in\(55),
      I4 => \n_0_seta[6]_i_2\,
      I5 => \n_0_seta[6]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out\
    );
\seta[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_2__0\,
      I1 => \rxgen/data_in\(42),
      I2 => \rxgen/data_in\(58),
      I3 => \rxgen/data_in\(33),
      I4 => \rxgen/data_in\(55),
      I5 => \n_0_seta[6]_i_3__0\,
      O => \rxgen/calculate_crc/seta_reg0228_out\
    );
\seta[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[17]_i_3\,
      I1 => \txgen/data_in\(34),
      I2 => \txgen/data_in\(38),
      I3 => \n_0_seta[14]_i_2\,
      I4 => \txgen/data_in\(62),
      I5 => \txgen/data_in\(52),
      O => \n_0_seta[6]_i_2\
    );
\seta[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(41),
      I1 => \rxgen/data_in\(38),
      O => \n_0_seta[6]_i_2__0\
    );
\seta[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(61),
      I1 => \txgen/data_in\(56),
      I2 => \txgen/data_in\(49),
      O => \n_0_seta[6]_i_3\
    );
\seta[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[14]_i_2__0\,
      I1 => \rxgen/data_in\(34),
      I2 => \rxgen/data_in\(62),
      I3 => \n_0_seta[11]_i_2__0\,
      I4 => \n_0_seta[3]_i_3__0\,
      I5 => \rxgen/data_in\(52),
      O => \n_0_seta[6]_i_3__0\
    );
\seta[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \n_0_seta[7]_i_2\,
      I2 => \n_0_seta[7]_i_3\,
      I3 => \n_0_seta[7]_i_4\,
      I4 => \txgen/data_in\(47),
      I5 => \n_0_seta[7]_i_5\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out\
    );
\seta[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[7]_i_2__0\,
      I1 => \n_0_seta[7]_i_3__0\,
      I2 => \n_0_seta[7]_i_4__0\,
      I3 => \n_0_seta[7]_i_5__0\,
      I4 => \n_0_seta[7]_i_6__0\,
      O => \rxgen/calculate_crc/seta_reg0233_out\
    );
\seta[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(53),
      I1 => \txgen/data_in\(41),
      O => \n_0_seta[7]_i_2\
    );
\seta[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(58),
      I1 => \rxgen/data_in\(42),
      O => \n_0_seta[7]_i_2__0\
    );
\seta[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(35),
      I1 => \txgen/data_in\(38),
      O => \n_0_seta[7]_i_3\
    );
\seta[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(56),
      I1 => \rxgen/data_in\(60),
      O => \n_0_seta[7]_i_3__0\
    );
\seta[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(56),
      I1 => \txgen/data_in\(61),
      O => \n_0_seta[7]_i_4\
    );
\seta[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(34),
      I1 => \rxgen/data_in\(39),
      O => \n_0_seta[7]_i_4__0\
    );
\seta[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[0]_i_4\,
      I1 => \txgen/data_in\(48),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(60),
      I4 => \n_0_seta[7]_i_6\,
      I5 => \txgen/data_in\(55),
      O => \n_0_seta[7]_i_5\
    );
\seta[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(55),
      I1 => \rxgen/data_in\(48),
      O => \n_0_seta[7]_i_5__0\
    );
\seta[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(58),
      I1 => \txgen/data_in\(42),
      O => \n_0_seta[7]_i_6\
    );
\seta[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[6]_i_2__0\,
      I1 => \rxgen/data_in\(47),
      I2 => \rxgen/data_in\(63),
      I3 => \rxgen/data_in\(61),
      I4 => \rxgen/data_in\(40),
      I5 => \n_0_seta[5]_i_2__0\,
      O => \n_0_seta[7]_i_6__0\
    );
\seta[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(62),
      I1 => \n_0_seta[7]_i_2\,
      I2 => \txgen/data_in\(46),
      I3 => \txgen/data_in\(40),
      I4 => \txgen/data_in\(52),
      I5 => \n_0_seta[8]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out\
    );
\seta[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_seta[5]_i_2__0\,
      I1 => \n_0_seta[8]_i_2__0\,
      I2 => \rxgen/data_in\(52),
      I3 => \n_0_seta[8]_i_3\,
      I4 => \n_0_seta[8]_i_4\,
      O => \rxgen/calculate_crc/seta_reg0237_out\
    );
\seta[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(35),
      I1 => \txgen/data_in\(55),
      I2 => \txgen/data_in\(63),
      I3 => \txgen/data_in\(60),
      I4 => \n_0_seta[11]_i_2\,
      I5 => \txgen/data_in\(32),
      O => \n_0_seta[8]_i_2\
    );
\seta[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(59),
      I1 => \rxgen/data_in\(51),
      O => \n_0_seta[8]_i_2__0\
    );
\seta[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(62),
      I1 => \rxgen/data_in\(46),
      O => \n_0_seta[8]_i_3\
    );
\seta[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(40),
      I1 => \rxgen/data_in\(60),
      I2 => \rxgen/data_in\(63),
      I3 => \rxgen/data_in\(32),
      I4 => \rxgen/data_in\(55),
      I5 => \rxgen/data_in\(41),
      O => \n_0_seta[8]_i_4\
    );
\seta[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(40),
      I1 => \txgen/data_in\(34),
      I2 => \txgen/data_in\(39),
      I3 => \txgen/data_in\(52),
      I4 => \n_0_seta[9]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out\
    );
\seta[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(40),
      I1 => \rxgen/data_in\(59),
      I2 => \rxgen/data_in\(51),
      I3 => \n_0_seta[9]_i_2__0\,
      O => \rxgen/calculate_crc/seta_reg0244_out\
    );
\seta[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[11]_i_2\,
      I1 => \txgen/data_in\(54),
      I2 => \txgen/data_in\(61),
      I3 => \n_0_seta[17]_i_4\,
      I4 => \txgen/data_in\(58),
      I5 => \txgen/data_in\(45),
      O => \n_0_seta[9]_i_2\
    );
\seta[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_seta[4]_i_4\,
      I1 => \rxgen/data_in\(58),
      I2 => \rxgen/data_in\(62),
      I3 => \n_0_seta[4]_i_2__0\,
      I4 => \rxgen/data_in\(54),
      I5 => \rxgen/data_in\(50),
      O => \n_0_seta[9]_i_2__0\
    );
\setb[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(16),
      I1 => \n_0_setb[0]_i_2\,
      I2 => \n_0_setb[0]_i_3\,
      I3 => \n_0_setb[0]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0\
    );
\setb[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_setb[0]_i_2__0\,
      I1 => \rxgen/data_in\(3),
      I2 => \rxgen/data_in\(13),
      O => \rxgen/calculate_crc/setb_reg0\
    );
\setb[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(15),
      I1 => \txgen/data_in\(5),
      O => \n_0_setb[0]_i_2\
    );
\setb[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[27]_i_3\,
      I1 => \rxgen/data_in\(9),
      I2 => \n_0_setb[8]_i_2__0\,
      I3 => \rxgen/data_in\(16),
      I4 => \rxgen/data_in\(18),
      I5 => \n_0_setb[22]_i_2__0\,
      O => \n_0_setb[0]_i_2__0\
    );
\setb[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(0),
      I1 => \txgen/data_in\(2),
      O => \n_0_setb[0]_i_3\
    );
\setb[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_2\,
      I1 => \txgen/data_in\(18),
      I2 => \txgen/data_in\(10),
      I3 => \txgen/data_in\(9),
      I4 => \n_0_setb[0]_i_5\,
      I5 => \n_0_setb[8]_i_4\,
      O => \n_0_setb[0]_i_4\
    );
\setb[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(19),
      I1 => \txgen/data_in\(8),
      O => \n_0_setb[0]_i_5\
    );
\setb[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(24),
      I1 => \txgen/data_in\(5),
      I2 => \n_0_setb[10]_i_2\,
      I3 => \n_0_setb[10]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out\
    );
\setb[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(11),
      I1 => \rxgen/data_in\(1),
      I2 => \n_0_setb[2]_i_2__0\,
      I3 => \n_0_setb[10]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0246_out\
    );
\setb[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(30),
      I1 => \txgen/data_in\(27),
      I2 => \txgen/data_in\(23),
      I3 => \txgen/data_in\(7),
      O => \n_0_setb[10]_i_2\
    );
\setb[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_4__0\,
      I1 => \rxgen/data_in\(4),
      I2 => \rxgen/data_in\(30),
      I3 => \rxgen/data_in\(0),
      I4 => \n_0_setb[24]_i_2__0\,
      I5 => \n_0_setb[23]_i_2__0\,
      O => \n_0_setb[10]_i_2__0\
    );
\setb[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[13]_i_2\,
      I1 => \txgen/data_in\(0),
      I2 => \txgen/data_in\(28),
      I3 => \n_0_setb[6]_i_3\,
      I4 => \txgen/data_in\(4),
      I5 => \txgen/data_in\(11),
      O => \n_0_setb[10]_i_3\
    );
\setb[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(19),
      I1 => \txgen/data_in\(8),
      I2 => \n_0_setb[10]_i_2\,
      I3 => \n_0_setb[11]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out\
    );
\setb[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(18),
      I1 => \rxgen/data_in\(20),
      I2 => \rxgen/data_in\(5),
      I3 => \rxgen/data_in\(15),
      I4 => \rxgen/data_in\(27),
      I5 => \n_0_setb[11]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0253_out\
    );
\setb[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_3\,
      I1 => \txgen/data_in\(13),
      I2 => \txgen/data_in\(12),
      I3 => \n_0_setb[7]_i_2\,
      I4 => \n_0_setb[8]_i_2\,
      I5 => \txgen/data_in\(22),
      O => \n_0_setb[11]_i_2\
    );
\setb[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[15]_i_3\,
      I1 => \rxgen/data_in\(13),
      I2 => \rxgen/data_in\(30),
      I3 => \n_0_setb[4]_i_4__0\,
      I4 => \n_0_setb[24]_i_2__0\,
      I5 => \rxgen/data_in\(12),
      O => \n_0_setb[11]_i_2__0\
    );
\setb[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_setb[12]_i_2\,
      I1 => \txgen/data_in\(16),
      I2 => \txgen/data_in\(6),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out\
    );
\setb[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(21),
      I1 => \n_0_setb[12]_i_2__0\,
      I2 => \n_0_setb[12]_i_3__0\,
      I3 => \n_0_setb[12]_i_4\,
      O => \rxgen/calculate_crc/setb_reg0257_out\
    );
\setb[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_2\,
      I1 => \n_0_setb[7]_i_3\,
      I2 => \n_0_setb[5]_i_3\,
      I3 => \txgen/data_in\(21),
      I4 => \txgen/data_in\(7),
      I5 => \n_0_setb[12]_i_3\,
      O => \n_0_setb[12]_i_2\
    );
\setb[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(11),
      I1 => \rxgen/data_in\(12),
      O => \n_0_setb[12]_i_2__0\
    );
\setb[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(2),
      I1 => \txgen/data_in\(22),
      O => \n_0_setb[12]_i_3\
    );
\setb[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(7),
      I1 => \rxgen/data_in\(17),
      O => \n_0_setb[12]_i_3__0\
    );
\setb[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[5]_i_2__0\,
      I1 => \rxgen/data_in\(13),
      I2 => \rxgen/data_in\(10),
      I3 => \rxgen/data_in\(14),
      I4 => \n_0_setb[8]_i_3__0\,
      I5 => \n_0_setb[4]_i_4__0\,
      O => \n_0_setb[12]_i_4\
    );
\setb[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(20),
      I1 => \txgen/data_in\(9),
      I2 => \n_0_setb[6]_i_3\,
      I3 => \n_0_setb[4]_i_3\,
      I4 => \n_0_setb[9]_i_2\,
      I5 => \n_0_setb[13]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out\
    );
\setb[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_setb[13]_i_2__0\,
      I1 => \rxgen/data_in\(12),
      I2 => \rxgen/data_in\(11),
      O => \rxgen/calculate_crc/setb_reg0262_out\
    );
\setb[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(3),
      I1 => \txgen/data_in\(13),
      I2 => \txgen/data_in\(31),
      O => \n_0_setb[13]_i_2\
    );
\setb[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[23]_i_2__0\,
      I1 => \rxgen/data_in\(1),
      I2 => \n_0_setb[18]_i_2__0\,
      I3 => \rxgen/data_in\(20),
      I4 => \rxgen/data_in\(9),
      I5 => \n_0_setb[17]_i_2__0\,
      O => \n_0_setb[13]_i_2__0\
    );
\setb[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(31),
      I1 => \n_0_setb[7]_i_3\,
      I2 => \n_0_setb[0]_i_3\,
      I3 => \n_0_setb[14]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out\
    );
\setb[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_setb[14]_i_2__0\,
      I1 => \rxgen/data_in\(14),
      O => \rxgen/calculate_crc/setb_reg0268_out\
    );
\setb[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[0]_i_5\,
      I1 => \txgen/data_in\(20),
      I2 => \txgen/data_in\(30),
      I3 => \txgen/data_in\(7),
      I4 => \n_0_setb[0]_i_2\,
      I5 => \n_0_setb[5]_i_3\,
      O => \n_0_setb[14]_i_2\
    );
\setb[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[27]_i_3\,
      I1 => \rxgen/data_in\(7),
      I2 => \n_0_setb[15]_i_3\,
      I3 => \rxgen/data_in\(20),
      I4 => \rxgen/data_in\(30),
      I5 => \n_0_setb[12]_i_2__0\,
      O => \n_0_setb[14]_i_2__0\
    );
\setb[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \txgen/data_in\(29),
      I2 => \txgen/data_in\(13),
      I3 => \txgen/data_in\(3),
      I4 => \txgen/data_in\(7),
      I5 => \n_0_setb[15]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out\
    );
\setb[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[15]_i_2__0\,
      I1 => \n_0_setb[15]_i_3\,
      I2 => \rxgen/data_in\(18),
      I3 => \n_0_setb[15]_i_4\,
      I4 => \n_0_setb[15]_i_5\,
      O => \rxgen/calculate_crc/setb_reg0272_out\
    );
\setb[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[5]_i_3\,
      I1 => \txgen/data_in\(18),
      I2 => \txgen/data_in\(30),
      I3 => \n_0_setb[0]_i_5\,
      I4 => \txgen/data_in\(6),
      I5 => \txgen/data_in\(11),
      O => \n_0_setb[15]_i_2\
    );
\setb[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(13),
      I1 => \rxgen/data_in\(3),
      O => \n_0_setb[15]_i_2__0\
    );
\setb[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(19),
      I1 => \rxgen/data_in\(8),
      I2 => \rxgen/data_in\(9),
      I3 => \rxgen/data_in\(4),
      O => \n_0_setb[15]_i_3\
    );
\setb[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(14),
      I1 => \rxgen/data_in\(1),
      O => \n_0_setb[15]_i_4\
    );
\setb[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(7),
      I1 => \rxgen/data_in\(10),
      I2 => \rxgen/data_in\(30),
      I3 => \rxgen/data_in\(29),
      I4 => \rxgen/data_in\(11),
      I5 => \rxgen/data_in\(6),
      O => \n_0_setb[15]_i_5\
    );
\setb[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(15),
      I1 => \txgen/data_in\(26),
      I2 => \txgen/data_in\(31),
      I3 => \n_0_setb[16]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out\
    );
\setb[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_setb[16]_i_2__0\,
      I1 => \rxgen/data_in\(15),
      O => \rxgen/calculate_crc/setb_reg0275_out\
    );
\setb[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[7]_i_6\,
      I1 => \txgen/data_in\(17),
      I2 => \txgen/data_in\(28),
      I3 => \txgen/data_in\(7),
      I4 => \txgen/data_in\(12),
      I5 => \txgen/data_in\(19),
      O => \n_0_setb[16]_i_2\
    );
\setb[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_4__0\,
      I1 => \rxgen/data_in\(26),
      I2 => \n_0_setb[12]_i_3__0\,
      I3 => \rxgen/data_in\(12),
      I4 => \rxgen/data_in\(19),
      I5 => \n_0_setb[17]_i_2__0\,
      O => \n_0_setb[16]_i_2__0\
    );
\setb[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(25),
      I1 => \txgen/data_in\(11),
      I2 => \txgen/data_in\(18),
      I3 => \txgen/data_in\(14),
      I4 => \n_0_setb[17]_i_2\,
      I5 => \n_0_setb[4]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out\
    );
\setb[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(11),
      I1 => \rxgen/data_in\(18),
      I2 => \rxgen/data_in\(14),
      I3 => \n_0_setb[17]_i_2__0\,
      I4 => \n_0_setb[4]_i_2__0\,
      I5 => \n_0_setb[17]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0278_out\
    );
\setb[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(27),
      I1 => \txgen/data_in\(30),
      O => \n_0_setb[17]_i_2\
    );
\setb[17]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(6),
      I1 => \rxgen/data_in\(16),
      O => \n_0_setb[17]_i_2__0\
    );
\setb[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(5),
      I1 => \rxgen/data_in\(15),
      I2 => \rxgen/data_in\(27),
      O => \n_0_setb[17]_i_3\
    );
\setb[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(13),
      I1 => \txgen/data_in\(26),
      I2 => \txgen/data_in\(31),
      I3 => \n_0_setb[18]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out\
    );
\setb[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(24),
      I1 => \rxgen/data_in\(4),
      I2 => \rxgen/data_in\(14),
      I3 => \n_0_setb[8]_i_2__0\,
      I4 => \n_0_setb[18]_i_2__0\,
      I5 => \n_0_setb[4]_i_3__0\,
      O => \rxgen/calculate_crc/setb_reg0283_out\
    );
\setb[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[1]_i_6\,
      I1 => \txgen/data_in\(24),
      I2 => \txgen/data_in\(29),
      I3 => \n_0_setb[0]_i_2\,
      I4 => \txgen/data_in\(4),
      I5 => \txgen/data_in\(17),
      O => \n_0_setb[18]_i_2\
    );
\setb[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(31),
      I1 => \rxgen/data_in\(10),
      I2 => \rxgen/data_in\(5),
      I3 => \rxgen/data_in\(15),
      O => \n_0_setb[18]_i_2__0\
    );
\setb[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(30),
      I1 => \txgen/data_in\(12),
      I2 => \txgen/data_in\(23),
      I3 => \n_0_setb[1]_i_4\,
      I4 => \n_0_setb[19]_i_2\,
      I5 => \n_0_setb[13]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out\
    );
\setb[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \rxgen/data_in\(31),
      I2 => \rxgen/data_in\(13),
      I3 => \rxgen/data_in\(3),
      I4 => \n_0_setb[19]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0287_out\
    );
\setb[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(4),
      I1 => \txgen/data_in\(9),
      I2 => \txgen/data_in\(14),
      O => \n_0_setb[19]_i_2\
    );
\setb[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_2__0\,
      I1 => \rxgen/data_in\(23),
      I2 => \rxgen/data_in\(12),
      I3 => \n_0_setb[8]_i_3__0\,
      I4 => \rxgen/data_in\(14),
      I5 => \rxgen/data_in\(16),
      O => \n_0_setb[19]_i_2__0\
    );
\setb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[1]_i_2\,
      I1 => \n_0_setb[1]_i_3\,
      I2 => \txgen/data_in\(4),
      I3 => \n_0_setb[1]_i_4\,
      I4 => \n_0_setb[1]_i_5\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out\
    );
\setb[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(19),
      I1 => \n_0_setb[1]_i_2__0\,
      I2 => \n_0_setb[1]_i_3__0\,
      O => \rxgen/calculate_crc/setb_reg0185_out\
    );
\setb[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \txgen/data_in\(19),
      O => \n_0_setb[1]_i_2\
    );
\setb[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(4),
      I1 => \rxgen/data_in\(10),
      I2 => \rxgen/data_in\(5),
      I3 => \rxgen/data_in\(16),
      I4 => \n_0_setb[8]_i_2__0\,
      I5 => \rxgen/data_in\(28),
      O => \n_0_setb[1]_i_2__0\
    );
\setb[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(29),
      I1 => \txgen/data_in\(13),
      I2 => \txgen/data_in\(3),
      I3 => \txgen/data_in\(7),
      O => \n_0_setb[1]_i_3\
    );
\setb[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[15]_i_4\,
      I1 => \rxgen/data_in\(12),
      I2 => \rxgen/data_in\(0),
      I3 => \n_0_setb[12]_i_3__0\,
      I4 => \n_0_setb[4]_i_2__0\,
      I5 => \n_0_setb[15]_i_2__0\,
      O => \n_0_setb[1]_i_3__0\
    );
\setb[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(25),
      I1 => \txgen/data_in\(28),
      I2 => \txgen/data_in\(16),
      O => \n_0_setb[1]_i_4\
    );
\setb[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_5\,
      I1 => \txgen/data_in\(12),
      I2 => \txgen/data_in\(5),
      I3 => \txgen/data_in\(30),
      I4 => \txgen/data_in\(26),
      I5 => \n_0_setb[1]_i_6\,
      O => \n_0_setb[1]_i_5\
    );
\setb[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(14),
      I1 => \txgen/data_in\(10),
      O => \n_0_setb[1]_i_6\
    );
\setb[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_setb[20]_i_2\,
      I1 => \txgen/data_in\(12),
      I2 => \txgen/data_in\(11),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out\
    );
\setb[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(15),
      I1 => \rxgen/data_in\(12),
      I2 => \rxgen/data_in\(11),
      I3 => \rxgen/data_in\(2),
      I4 => \n_0_setb[20]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0291_out\
    );
\setb[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_4\,
      I1 => \txgen/data_in\(15),
      I2 => \n_0_setb[12]_i_3\,
      I3 => \txgen/data_in\(8),
      I4 => \txgen/data_in\(24),
      I5 => \n_0_setb[17]_i_2\,
      O => \n_0_setb[20]_i_2\
    );
\setb[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[20]_i_3\,
      I1 => \rxgen/data_in\(22),
      I2 => \rxgen/data_in\(30),
      I3 => \n_0_setb[15]_i_2__0\,
      I4 => \rxgen/data_in\(8),
      I5 => \rxgen/data_in\(29),
      O => \n_0_setb[20]_i_2__0\
    );
\setb[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(27),
      I1 => \rxgen/data_in\(24),
      O => \n_0_setb[20]_i_3\
    );
\setb[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \txgen/data_in\(21),
      I2 => \txgen/data_in\(11),
      I3 => \txgen/data_in\(12),
      I4 => \n_0_setb[21]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out\
    );
\setb[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \rxgen/data_in\(10),
      I2 => \rxgen/data_in\(21),
      I3 => \n_0_setb[8]_i_2__0\,
      I4 => \n_0_setb[21]_i_2__0\,
      I5 => \n_0_setb[21]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0294_out\
    );
\setb[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[28]_i_2\,
      I1 => \txgen/data_in\(2),
      I2 => \txgen/data_in\(29),
      I3 => \n_0_setb[1]_i_6\,
      I4 => \txgen/data_in\(26),
      I5 => \txgen/data_in\(28),
      O => \n_0_setb[21]_i_2\
    );
\setb[21]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(12),
      I1 => \rxgen/data_in\(11),
      I2 => \rxgen/data_in\(2),
      O => \n_0_setb[21]_i_2__0\
    );
\setb[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(23),
      I1 => \rxgen/data_in\(7),
      I2 => \rxgen/data_in\(1),
      I3 => \rxgen/data_in\(14),
      O => \n_0_setb[21]_i_3\
    );
\setb[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(27),
      I1 => \n_0_setb[7]_i_2\,
      I2 => \n_0_setb[9]_i_3\,
      I3 => \n_0_setb[22]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out\
    );
\setb[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_4__0\,
      I1 => \n_0_setb[17]_i_3\,
      I2 => \n_0_setb[22]_i_2__0\,
      I3 => \n_0_setb[22]_i_3\,
      I4 => \n_0_setb[22]_i_4\,
      O => \rxgen/calculate_crc/setb_reg0297_out\
    );
\setb[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_3\,
      I1 => \txgen/data_in\(26),
      I2 => \txgen/data_in\(29),
      I3 => \txgen/data_in\(1),
      I4 => \n_0_setb[8]_i_3\,
      I5 => \n_0_setb[3]_i_4\,
      O => \n_0_setb[22]_i_2\
    );
\setb[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(8),
      I1 => \rxgen/data_in\(19),
      O => \n_0_setb[22]_i_2__0\
    );
\setb[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(3),
      I1 => \rxgen/data_in\(11),
      O => \n_0_setb[22]_i_3\
    );
\setb[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[27]_i_2__0\,
      I1 => \rxgen/data_in\(2),
      I2 => \rxgen/data_in\(25),
      I3 => \rxgen/data_in\(28),
      I4 => \rxgen/data_in\(1),
      I5 => \n_0_setb[8]_i_2__0\,
      O => \n_0_setb[22]_i_4\
    );
\setb[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_setb[23]_i_2\,
      I1 => \txgen/data_in\(8),
      I2 => \txgen/data_in\(1),
      I3 => \txgen/data_in\(21),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out\
    );
\setb[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \n_0_setb[8]_i_3__0\,
      I2 => \n_0_setb[23]_i_2__0\,
      I3 => \n_0_setb[23]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0301_out\
    );
\setb[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[1]_i_3\,
      I1 => \txgen/data_in\(24),
      I2 => \n_0_setb[19]_i_2\,
      I3 => \txgen/data_in\(27),
      I4 => \txgen/data_in\(17),
      I5 => \n_0_setb[1]_i_4\,
      O => \n_0_setb[23]_i_2\
    );
\setb[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(21),
      I1 => \rxgen/data_in\(13),
      I2 => \rxgen/data_in\(3),
      I3 => \rxgen/data_in\(8),
      O => \n_0_setb[23]_i_2__0\
    );
\setb[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[20]_i_3\,
      I1 => \rxgen/data_in\(29),
      I2 => \rxgen/data_in\(25),
      I3 => \rxgen/data_in\(16),
      I4 => \n_0_setb[15]_i_4\,
      I5 => \n_0_setb[12]_i_3__0\,
      O => \n_0_setb[23]_i_3\
    );
\setb[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_setb[24]_i_2\,
      I1 => \n_0_setb[24]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out\
    );
\setb[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[15]_i_2__0\,
      I1 => \n_0_setb[8]_i_4__0\,
      I2 => \n_0_setb[24]_i_2__0\,
      I3 => \n_0_setb[5]_i_2__0\,
      I4 => \rxgen/data_in\(15),
      I5 => \n_0_setb[24]_i_3__0\,
      O => \rxgen/calculate_crc/setb_reg0308_out\
    );
\setb[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(8),
      I1 => \n_0_setb[0]_i_3\,
      I2 => \n_0_setb[6]_i_2\,
      I3 => \n_0_setb[3]_i_2\,
      I4 => \n_0_setb[7]_i_6\,
      I5 => \txgen/data_in\(12),
      O => \n_0_setb[24]_i_2\
    );
\setb[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(7),
      I1 => \rxgen/data_in\(23),
      O => \n_0_setb[24]_i_2__0\
    );
\setb[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(15),
      I1 => \txgen/data_in\(20),
      I2 => \txgen/data_in\(28),
      I3 => \txgen/data_in\(24),
      I4 => \txgen/data_in\(27),
      I5 => \n_0_setb[28]_i_2\,
      O => \n_0_setb[24]_i_3\
    );
\setb[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[17]_i_2__0\,
      I1 => \rxgen/data_in\(8),
      I2 => \rxgen/data_in\(20),
      I3 => \rxgen/data_in\(12),
      I4 => \n_0_setb[20]_i_3\,
      I5 => \rxgen/data_in\(26),
      O => \n_0_setb[24]_i_3__0\
    );
\setb[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(26),
      I1 => \n_0_setb[7]_i_3\,
      I2 => \n_0_setb[10]_i_2\,
      I3 => \n_0_setb[25]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out\
    );
\setb[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_2__0\,
      I1 => \rxgen/data_in\(23),
      I2 => \rxgen/data_in\(7),
      I3 => \rxgen/data_in\(1),
      I4 => \rxgen/data_in\(14),
      I5 => \n_0_setb[25]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0313_out\
    );
\setb[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[12]_i_3\,
      I1 => \txgen/data_in\(6),
      I2 => \txgen/data_in\(25),
      I3 => \txgen/data_in\(14),
      I4 => \n_0_setb[0]_i_2\,
      I5 => \n_0_setb[1]_i_2\,
      O => \n_0_setb[25]_i_2\
    );
\setb[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[17]_i_3\,
      I1 => \rxgen/data_in\(26),
      I2 => \rxgen/data_in\(22),
      I3 => \n_0_setb[21]_i_2__0\,
      I4 => \rxgen/data_in\(6),
      I5 => \rxgen/data_in\(19),
      O => \n_0_setb[25]_i_2__0\
    );
\setb[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \txgen/data_in\(21),
      I2 => \n_0_setb[9]_i_3\,
      I3 => \n_0_setb[26]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out\
    );
\setb[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(24),
      I1 => \rxgen/data_in\(15),
      I2 => \n_0_setb[22]_i_3\,
      I3 => \n_0_setb[26]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0317_out\
    );
\setb[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[19]_i_2\,
      I1 => \txgen/data_in\(15),
      I2 => \txgen/data_in\(25),
      I3 => \n_0_setb[3]_i_4\,
      I4 => \n_0_setb[7]_i_6\,
      I5 => \txgen/data_in\(24),
      O => \n_0_setb[26]_i_2\
    );
\setb[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_4__0\,
      I1 => \rxgen/data_in\(2),
      I2 => \rxgen/data_in\(25),
      I3 => \rxgen/data_in\(21),
      I4 => \n_0_setb[15]_i_4\,
      I5 => \n_0_setb[15]_i_3\,
      O => \n_0_setb[26]_i_2__0\
    );
\setb[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(18),
      I1 => \txgen/data_in\(20),
      I2 => \txgen/data_in\(3),
      I3 => \txgen/data_in\(13),
      I4 => \txgen/data_in\(31),
      I5 => \n_0_setb[27]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out\
    );
\setb[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \rxgen/data_in\(24),
      I1 => \n_0_setb[27]_i_2__0\,
      I2 => \n_0_setb[23]_i_2__0\,
      I3 => \n_0_setb[21]_i_3\,
      I4 => \n_0_setb[27]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0319_out\
    );
\setb[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[0]_i_3\,
      I1 => \n_0_setb[1]_i_6\,
      I2 => \txgen/data_in\(24),
      I3 => \n_0_setb[6]_i_3\,
      I4 => \n_0_setb[28]_i_2\,
      I5 => \n_0_setb[0]_i_2\,
      O => \n_0_setb[27]_i_2\
    );
\setb[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(18),
      I1 => \rxgen/data_in\(20),
      O => \n_0_setb[27]_i_2__0\
    );
\setb[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(15),
      I1 => \rxgen/data_in\(5),
      I2 => \rxgen/data_in\(10),
      I3 => \rxgen/data_in\(31),
      I4 => \rxgen/data_in\(2),
      I5 => \rxgen/data_in\(0),
      O => \n_0_setb[27]_i_3\
    );
\setb[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(20),
      I1 => \n_0_setb[28]_i_2\,
      I2 => \n_0_setb[4]_i_2\,
      I3 => \n_0_setb[28]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out\
    );
\setb[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[5]_i_2__0\,
      I1 => \n_0_setb[21]_i_3\,
      I2 => \rxgen/data_in\(19),
      I3 => \n_0_setb[4]_i_3__0\,
      I4 => \n_0_setb[28]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0321_out\
    );
\setb[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(7),
      I1 => \txgen/data_in\(23),
      O => \n_0_setb[28]_i_2\
    );
\setb[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_3__0\,
      I1 => \rxgen/data_in\(22),
      I2 => \rxgen/data_in\(20),
      I3 => \rxgen/data_in\(30),
      I4 => \rxgen/data_in\(12),
      I5 => \rxgen/data_in\(6),
      O => \n_0_setb[28]_i_2__0\
    );
\setb[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[1]_i_2\,
      I1 => \txgen/data_in\(12),
      I2 => \txgen/data_in\(30),
      I3 => \txgen/data_in\(6),
      I4 => \n_0_setb[12]_i_3\,
      I5 => \n_0_setb[19]_i_2\,
      O => \n_0_setb[28]_i_3\
    );
\setb[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(22),
      I1 => \n_0_setb[7]_i_3\,
      I2 => \n_0_setb[8]_i_4\,
      I3 => \n_0_setb[29]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out\
    );
\setb[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(29),
      I1 => \rxgen/data_in\(1),
      I2 => \n_0_setb[4]_i_4__0\,
      I3 => \n_0_setb[29]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0323_out\
    );
\setb[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[0]_i_5\,
      I1 => \txgen/data_in\(0),
      I2 => \txgen/data_in\(5),
      I3 => \txgen/data_in\(18),
      I4 => \n_0_setb[7]_i_6\,
      I5 => \n_0_setb[29]_i_3\,
      O => \n_0_setb[29]_i_2\
    );
\setb[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[22]_i_2__0\,
      I1 => \rxgen/data_in\(18),
      I2 => \rxgen/data_in\(5),
      I3 => \rxgen/data_in\(0),
      I4 => \n_0_setb[12]_i_2__0\,
      I5 => \n_0_setb[7]_i_2__0\,
      O => \n_0_setb[29]_i_2__0\
    );
\setb[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(1),
      I1 => \txgen/data_in\(21),
      O => \n_0_setb[29]_i_3\
    );
\setb[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(26),
      I1 => \txgen/data_in\(31),
      I2 => \txgen/data_in\(12),
      I3 => \txgen/data_in\(11),
      I4 => \txgen/data_in\(10),
      I5 => \n_0_setb[2]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out\
    );
\setb[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \rxgen/data_in\(6),
      I2 => \n_0_setb[2]_i_2__0\,
      I3 => \n_0_setb[2]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0197_out\
    );
\setb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[7]_i_4\,
      I1 => \txgen/data_in\(6),
      I2 => \txgen/data_in\(27),
      I3 => \n_0_setb[8]_i_3\,
      I4 => \n_0_setb[0]_i_5\,
      I5 => \txgen/data_in\(4),
      O => \n_0_setb[2]_i_2\
    );
\setb[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(24),
      I1 => \rxgen/data_in\(27),
      I2 => \rxgen/data_in\(5),
      O => \n_0_setb[2]_i_2__0\
    );
\setb[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[22]_i_2__0\,
      I1 => \rxgen/data_in\(26),
      I2 => \rxgen/data_in\(25),
      I3 => \rxgen/data_in\(4),
      I4 => \n_0_setb[12]_i_2__0\,
      I5 => \n_0_setb[2]_i_4\,
      O => \n_0_setb[2]_i_3\
    );
\setb[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(10),
      I1 => \rxgen/data_in\(31),
      O => \n_0_setb[2]_i_4\
    );
\setb[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_5\,
      I1 => \n_0_setb[9]_i_2\,
      I2 => \txgen/data_in\(4),
      I3 => \n_0_setb[7]_i_2\,
      I4 => \n_0_setb[30]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out\
    );
\setb[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \rxgen/data_in\(21),
      I2 => \rxgen/data_in\(4),
      I3 => \n_0_setb[12]_i_3__0\,
      I4 => \n_0_setb[7]_i_3__0\,
      I5 => \n_0_setb[27]_i_3\,
      O => \rxgen/calculate_crc/setb_reg0327_out\
    );
\setb[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[0]_i_2\,
      I1 => \txgen/data_in\(2),
      I2 => \txgen/data_in\(31),
      I3 => \txgen/data_in\(28),
      I4 => \txgen/data_in\(21),
      I5 => \txgen/data_in\(7),
      O => \n_0_setb[30]_i_2\
    );
\setb[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_setb[31]_i_2\,
      I1 => \txgen/data_in\(30),
      I2 => \txgen/data_in\(27),
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out\
    );
\setb[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[17]_i_2__0\,
      I1 => \n_0_setb[22]_i_3\,
      I2 => \rxgen/data_in\(17),
      I3 => \n_0_setb[15]_i_4\,
      I4 => \n_0_setb[31]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0330_out\
    );
\setb[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_4\,
      I1 => \n_0_setb[7]_i_6\,
      I2 => \n_0_setb[1]_i_2\,
      I3 => \txgen/data_in\(20),
      I4 => \txgen/data_in\(17),
      I5 => \n_0_setb[5]_i_3\,
      O => \n_0_setb[31]_i_2\
    );
\setb[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_3__0\,
      I1 => \rxgen/data_in\(30),
      I2 => \rxgen/data_in\(20),
      I3 => \rxgen/data_in\(27),
      I4 => \rxgen/data_in\(10),
      I5 => \rxgen/data_in\(19),
      O => \n_0_setb[31]_i_2__0\
    );
\setb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_2\,
      I1 => \txgen/data_in\(30),
      I2 => \txgen/data_in\(27),
      I3 => \txgen/data_in\(23),
      I4 => \txgen/data_in\(7),
      I5 => \n_0_setb[3]_i_3\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out\
    );
\setb[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(10),
      I1 => \rxgen/data_in\(31),
      I2 => \rxgen/data_in\(24),
      I3 => \rxgen/data_in\(27),
      I4 => \rxgen/data_in\(5),
      I5 => \n_0_setb[3]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0206_out\
    );
\setb[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(26),
      I1 => \txgen/data_in\(31),
      O => \n_0_setb[3]_i_2\
    );
\setb[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[22]_i_3\,
      I1 => \n_0_setb[8]_i_3__0\,
      I2 => \rxgen/data_in\(18),
      I3 => \n_0_setb[4]_i_2__0\,
      I4 => \n_0_setb[24]_i_2__0\,
      I5 => \rxgen/data_in\(26),
      O => \n_0_setb[3]_i_2__0\
    );
\setb[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_4\,
      I1 => \txgen/data_in\(18),
      I2 => \txgen/data_in\(25),
      I3 => \n_0_setb[7]_i_4\,
      I4 => \n_0_setb[8]_i_2\,
      I5 => \txgen/data_in\(10),
      O => \n_0_setb[3]_i_3\
    );
\setb[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(3),
      I1 => \txgen/data_in\(11),
      O => \n_0_setb[3]_i_4\
    );
\setb[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \txgen/data_in\(4),
      I1 => \n_0_setb[4]_i_2\,
      I2 => \txgen/data_in\(22),
      I3 => \n_0_setb[4]_i_3\,
      I4 => \n_0_setb[4]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out\
    );
\setb[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_2__0\,
      I1 => \n_0_setb[4]_i_3__0\,
      I2 => \rxgen/data_in\(4),
      I3 => \n_0_setb[4]_i_4__0\,
      I4 => \n_0_setb[4]_i_5\,
      O => \rxgen/calculate_crc/setb_reg0213_out\
    );
\setb[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(17),
      I1 => \txgen/data_in\(0),
      I2 => \txgen/data_in\(13),
      O => \n_0_setb[4]_i_2\
    );
\setb[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(30),
      I1 => \rxgen/data_in\(25),
      O => \n_0_setb[4]_i_2__0\
    );
\setb[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(5),
      I1 => \txgen/data_in\(15),
      I2 => \txgen/data_in\(16),
      I3 => \txgen/data_in\(6),
      O => \n_0_setb[4]_i_3\
    );
\setb[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(13),
      I1 => \rxgen/data_in\(17),
      O => \n_0_setb[4]_i_3__0\
    );
\setb[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(23),
      I1 => \txgen/data_in\(19),
      I2 => \txgen/data_in\(25),
      I3 => \txgen/data_in\(30),
      I4 => \txgen/data_in\(24),
      I5 => \txgen/data_in\(18),
      O => \n_0_setb[4]_i_4\
    );
\setb[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(16),
      I1 => \rxgen/data_in\(6),
      I2 => \rxgen/data_in\(22),
      O => \n_0_setb[4]_i_4__0\
    );
\setb[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_6\,
      I1 => \rxgen/data_in\(18),
      I2 => \rxgen/data_in\(24),
      I3 => \rxgen/data_in\(19),
      I4 => \rxgen/data_in\(23),
      I5 => \rxgen/data_in\(0),
      O => \n_0_setb[4]_i_5\
    );
\setb[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(15),
      I1 => \rxgen/data_in\(5),
      O => \n_0_setb[4]_i_6\
    );
\setb[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \txgen/data_in\(23),
      I1 => \txgen/data_in\(22),
      I2 => \txgen/data_in\(2),
      I3 => \txgen/data_in\(8),
      I4 => \txgen/data_in\(19),
      I5 => \n_0_setb[5]_i_2\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out\
    );
\setb[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(26),
      I1 => \n_0_setb[4]_i_3__0\,
      I2 => \rxgen/data_in\(14),
      I3 => \n_0_setb[5]_i_2__0\,
      I4 => \rxgen/data_in\(23),
      I5 => \n_0_setb[5]_i_3__0\,
      O => \rxgen/calculate_crc/setb_reg0219_out\
    );
\setb[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_2\,
      I1 => \txgen/data_in\(26),
      I2 => \txgen/data_in\(12),
      I3 => \n_0_setb[5]_i_3\,
      I4 => \txgen/data_in\(21),
      I5 => \txgen/data_in\(24),
      O => \n_0_setb[5]_i_2\
    );
\setb[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(0),
      I1 => \rxgen/data_in\(2),
      O => \n_0_setb[5]_i_2__0\
    );
\setb[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(10),
      I1 => \txgen/data_in\(14),
      I2 => \txgen/data_in\(4),
      I3 => \txgen/data_in\(9),
      O => \n_0_setb[5]_i_3\
    );
\setb[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(21),
      I1 => \rxgen/data_in\(22),
      I2 => \rxgen/data_in\(24),
      I3 => \rxgen/data_in\(10),
      I4 => \n_0_setb[15]_i_3\,
      I5 => \rxgen/data_in\(12),
      O => \n_0_setb[5]_i_3__0\
    );
\setb[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(22),
      I1 => \n_0_setb[6]_i_2\,
      I2 => \n_0_setb[6]_i_3\,
      I3 => \n_0_setb[6]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out\
    );
\setb[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(1),
      I1 => \rxgen/data_in\(20),
      I2 => \rxgen/data_in\(18),
      I3 => \rxgen/data_in\(12),
      I4 => \rxgen/data_in\(11),
      I5 => \n_0_setb[6]_i_2__0\,
      O => \rxgen/calculate_crc/setb_reg0225_out\
    );
\setb[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(13),
      I1 => \txgen/data_in\(3),
      O => \n_0_setb[6]_i_2\
    );
\setb[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[23]_i_2__0\,
      I1 => \rxgen/data_in\(16),
      I2 => \rxgen/data_in\(25),
      I3 => \n_0_setb[24]_i_2__0\,
      I4 => \rxgen/data_in\(9),
      I5 => \rxgen/data_in\(22),
      O => \n_0_setb[6]_i_2__0\
    );
\setb[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(21),
      I1 => \txgen/data_in\(1),
      I2 => \txgen/data_in\(8),
      O => \n_0_setb[6]_i_3\
    );
\setb[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[28]_i_2\,
      I1 => \txgen/data_in\(16),
      I2 => \txgen/data_in\(25),
      I3 => \txgen/data_in\(9),
      I4 => \n_0_setb[7]_i_3\,
      I5 => \n_0_setb[7]_i_2\,
      O => \n_0_setb[6]_i_4\
    );
\setb[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[7]_i_2\,
      I1 => \n_0_setb[1]_i_3\,
      I2 => \n_0_setb[7]_i_3\,
      I3 => \n_0_setb[7]_i_4\,
      I4 => \n_0_setb[7]_i_5\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out\
    );
\setb[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(5),
      I1 => \n_0_setb[7]_i_2__0\,
      I2 => \n_0_setb[7]_i_3__0\,
      I3 => \n_0_setb[7]_i_4__0\,
      O => \rxgen/calculate_crc/setb_reg0230_out\
    );
\setb[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(18),
      I1 => \txgen/data_in\(20),
      O => \n_0_setb[7]_i_2\
    );
\setb[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \rxgen/data_in\(3),
      I1 => \rxgen/data_in\(13),
      I2 => \rxgen/data_in\(21),
      O => \n_0_setb[7]_i_2__0\
    );
\setb[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(11),
      I1 => \txgen/data_in\(12),
      O => \n_0_setb[7]_i_3\
    );
\setb[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \rxgen/data_in\(20),
      I1 => \rxgen/data_in\(18),
      I2 => \rxgen/data_in\(12),
      I3 => \rxgen/data_in\(11),
      O => \n_0_setb[7]_i_3__0\
    );
\setb[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(24),
      I1 => \txgen/data_in\(5),
      O => \n_0_setb[7]_i_4\
    );
\setb[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[4]_i_4__0\,
      I1 => \rxgen/data_in\(31),
      I2 => \rxgen/data_in\(24),
      I3 => \rxgen/data_in\(9),
      I4 => \n_0_setb[8]_i_2__0\,
      I5 => \n_0_setb[12]_i_3__0\,
      O => \n_0_setb[7]_i_4__0\
    );
\setb[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_2\,
      I1 => \txgen/data_in\(21),
      I2 => \txgen/data_in\(17),
      I3 => \txgen/data_in\(22),
      I4 => \txgen/data_in\(9),
      I5 => \n_0_setb[7]_i_6\,
      O => \n_0_setb[7]_i_5\
    );
\setb[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(6),
      I1 => \txgen/data_in\(16),
      O => \n_0_setb[7]_i_6\
    );
\setb[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_2\,
      I1 => \n_0_setb[8]_i_3\,
      I2 => \n_0_setb[8]_i_4\,
      I3 => \n_0_setb[8]_i_5\,
      I4 => \n_0_setb[7]_i_3\,
      I5 => \n_0_setb[8]_i_6\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out\
    );
\setb[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[8]_i_2__0\,
      I1 => \n_0_setb[7]_i_3__0\,
      I2 => \n_0_setb[8]_i_3__0\,
      I3 => \n_0_setb[8]_i_4__0\,
      I4 => \n_0_setb[8]_i_5__0\,
      O => \rxgen/calculate_crc/setb_reg0235_out\
    );
\setb[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(9),
      I1 => \txgen/data_in\(4),
      O => \n_0_setb[8]_i_2\
    );
\setb[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(26),
      I1 => \rxgen/data_in\(29),
      O => \n_0_setb[8]_i_2__0\
    );
\setb[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(28),
      I1 => \txgen/data_in\(25),
      O => \n_0_setb[8]_i_3\
    );
\setb[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(4),
      I1 => \rxgen/data_in\(9),
      O => \n_0_setb[8]_i_3__0\
    );
\setb[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(3),
      I1 => \txgen/data_in\(13),
      I2 => \txgen/data_in\(29),
      O => \n_0_setb[8]_i_4\
    );
\setb[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rxgen/data_in\(28),
      I1 => \rxgen/data_in\(31),
      O => \n_0_setb[8]_i_4__0\
    );
\setb[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \txgen/data_in\(0),
      I1 => \txgen/data_in\(17),
      O => \n_0_setb[8]_i_5\
    );
\setb[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[7]_i_2__0\,
      I1 => \rxgen/data_in\(0),
      I2 => \rxgen/data_in\(17),
      I3 => \rxgen/data_in\(23),
      I4 => \rxgen/data_in\(6),
      I5 => \n_0_setb[4]_i_2__0\,
      O => \n_0_setb[8]_i_5__0\
    );
\setb[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[3]_i_2\,
      I1 => \txgen/data_in\(23),
      I2 => \txgen/data_in\(30),
      I3 => \txgen/data_in\(21),
      I4 => \n_0_setb[7]_i_2\,
      I5 => \txgen/data_in\(6),
      O => \n_0_setb[8]_i_6\
    );
\setb[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_setb[9]_i_2\,
      I1 => \n_0_setb[9]_i_3\,
      I2 => \txgen/data_in\(3),
      I3 => \n_0_setb[1]_i_4\,
      I4 => \n_0_setb[9]_i_4\,
      O => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out\
    );
\setb[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_setb[9]_i_2__0\,
      I1 => \n_0_setb[9]_i_3__0\,
      O => \rxgen/calculate_crc/setb_reg0241_out\
    );
\setb[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \txgen/data_in\(12),
      I1 => \txgen/data_in\(11),
      I2 => \txgen/data_in\(10),
      O => \n_0_setb[9]_i_2\
    );
\setb[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(22),
      I1 => \n_0_setb[2]_i_2__0\,
      I2 => \n_0_setb[22]_i_2__0\,
      I3 => \n_0_setb[21]_i_2__0\,
      I4 => \n_0_setb[2]_i_4\,
      I5 => \rxgen/data_in\(17),
      O => \n_0_setb[9]_i_2__0\
    );
\setb[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \txgen/data_in\(22),
      I1 => \txgen/data_in\(2),
      I2 => \txgen/data_in\(8),
      I3 => \txgen/data_in\(19),
      O => \n_0_setb[9]_i_3\
    );
\setb[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \rxgen/data_in\(3),
      I1 => \rxgen/data_in\(29),
      I2 => \rxgen/data_in\(20),
      I3 => \rxgen/data_in\(16),
      I4 => \rxgen/data_in\(28),
      I5 => \n_0_setb[4]_i_2__0\,
      O => \n_0_setb[9]_i_3__0\
    );
\setb[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_setb[7]_i_4\,
      I1 => \txgen/data_in\(20),
      I2 => \txgen/data_in\(31),
      I3 => \txgen/data_in\(29),
      I4 => \txgen/data_in\(17),
      I5 => \n_0_setb[17]_i_2\,
      O => \n_0_setb[9]_i_4\
    );
sm_active_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000000800"
    )
    port map (
      I0 => n_0_sm_active_i_3,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[5]\,
      I2 => \rsgen/detect_link_fail/seq_lower\,
      I3 => \n_0_rsgen/detect_link_fail/col_cnt_reg[6]\,
      I4 => \rsgen/detect_link_fail/seq_upper\,
      I5 => \n_0_rsgen/detect_link_fail/col_cnt_reg[0]\,
      O => n_0_sm_active_i_2
    );
sm_active_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_rsgen/detect_link_fail/col_cnt_reg[4]\,
      I1 => \n_0_rsgen/detect_link_fail/col_cnt_reg[3]\,
      I2 => \n_0_rsgen/detect_link_fail/col_cnt_reg[1]\,
      I3 => \n_0_rsgen/detect_link_fail/col_cnt_reg[2]\,
      O => n_0_sm_active_i_3
    );
\stage1__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
    port map (
      I0 => xgmii_rxd(48),
      I1 => xgmii_rxd(49),
      I2 => xgmii_rxd(56),
      I3 => xgmii_rxd(57),
      I4 => \n_0_stage1__0_i_2\,
      I5 => \n_0_stage1__0_i_3\,
      O => \rsgen/detect_link_fail/stage1019_out\
    );
\stage1__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(59),
      I1 => xgmii_rxd(58),
      I2 => xgmii_rxd(62),
      I3 => xgmii_rxd(63),
      I4 => xgmii_rxd(60),
      I5 => xgmii_rxd(61),
      O => \n_0_stage1__0_i_2\
    );
\stage1__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(51),
      I1 => xgmii_rxd(50),
      I2 => xgmii_rxd(54),
      I3 => xgmii_rxd(55),
      I4 => xgmii_rxd(52),
      I5 => xgmii_rxd(53),
      O => \n_0_stage1__0_i_3\
    );
stage1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => n_0_stage1_i_2,
      I1 => n_0_stage1_i_3,
      I2 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I3 => \rxgen/length_type\(7),
      I4 => \rxgen/length_type\(6),
      O => \rxgen/decode/stage1\
    );
\stage1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
    port map (
      I0 => xgmii_rxd(16),
      I1 => xgmii_rxd(17),
      I2 => xgmii_rxd(24),
      I3 => xgmii_rxd(25),
      I4 => \n_0_stage1_i_2__0\,
      I5 => \n_0_stage1_i_3__0\,
      O => \rsgen/detect_link_fail/stage10\
    );
stage1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \rxgen/length_type\(10),
      I1 => \rxgen/length_type\(12),
      I2 => \rxgen/length_type\(13),
      I3 => \rxgen/length_type\(11),
      O => n_0_stage1_i_2
    );
\stage1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(27),
      I1 => xgmii_rxd(26),
      I2 => xgmii_rxd(30),
      I3 => xgmii_rxd(31),
      I4 => xgmii_rxd(28),
      I5 => xgmii_rxd(29),
      O => \n_0_stage1_i_2__0\
    );
stage1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/length_type\(15),
      I1 => \rxgen/length_type\(14),
      I2 => \rxgen/length_type\(8),
      I3 => \rxgen/length_type\(9),
      O => n_0_stage1_i_3
    );
\stage1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(19),
      I1 => xgmii_rxd(18),
      I2 => xgmii_rxd(22),
      I3 => xgmii_rxd(23),
      I4 => xgmii_rxd(20),
      I5 => xgmii_rxd(21),
      O => \n_0_stage1_i_3__0\
    );
\stage2__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_stage2__0_i_2\,
      I1 => xgmii_rxc(4),
      I2 => xgmii_rxc(5),
      I3 => \n_0_stage2__0_i_3\,
      I4 => \n_0_stage2__0_i_4\,
      O => \rsgen/detect_link_fail/stage2015_out\
    );
\stage2__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => xgmii_rxc(7),
      I1 => xgmii_rxc(6),
      I2 => xgmii_rxd(34),
      I3 => xgmii_rxd(35),
      I4 => xgmii_rxd(32),
      I5 => xgmii_rxd(33),
      O => \n_0_stage2__0_i_2\
    );
\stage2__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(43),
      I1 => xgmii_rxd(42),
      I2 => xgmii_rxd(46),
      I3 => xgmii_rxd(47),
      I4 => xgmii_rxd(44),
      I5 => xgmii_rxd(45),
      O => \n_0_stage2__0_i_3\
    );
\stage2__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => xgmii_rxd(37),
      I1 => xgmii_rxd(36),
      I2 => xgmii_rxd(40),
      I3 => xgmii_rxd(41),
      I4 => xgmii_rxd(39),
      I5 => xgmii_rxd(38),
      O => \n_0_stage2__0_i_4\
    );
stage2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFF"
    )
    port map (
      I0 => \rxgen/length_type\(4),
      I1 => \rxgen/length_type\(1),
      I2 => \rxgen/length_type\(2),
      I3 => \rxgen/length_type\(3),
      I4 => \rxgen/length_type\(5),
      O => n_0_stage2_i_1
    );
\stage2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => n_0_stage2_i_2,
      I1 => xgmii_rxc(0),
      I2 => xgmii_rxc(1),
      I3 => n_0_stage2_i_3,
      I4 => n_0_stage2_i_4,
      O => \rsgen/detect_link_fail/stage20\
    );
stage2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => xgmii_rxc(3),
      I1 => xgmii_rxc(2),
      I2 => xgmii_rxd(2),
      I3 => xgmii_rxd(3),
      I4 => xgmii_rxd(0),
      I5 => xgmii_rxd(1),
      O => n_0_stage2_i_2
    );
stage2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => xgmii_rxd(11),
      I1 => xgmii_rxd(10),
      I2 => xgmii_rxd(14),
      I3 => xgmii_rxd(15),
      I4 => xgmii_rxd(12),
      I5 => xgmii_rxd(13),
      O => n_0_stage2_i_3
    );
stage2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => xgmii_rxd(5),
      I1 => xgmii_rxd(4),
      I2 => xgmii_rxd(8),
      I3 => xgmii_rxd(9),
      I4 => xgmii_rxd(7),
      I5 => xgmii_rxd(6),
      O => n_0_stage2_i_4
    );
start_alignment_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
    port map (
      I0 => n_0_start_alignment_i_2,
      I1 => n_0_start_alignment_i_3,
      I2 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I3 => n_0_start_alignment_i_4,
      I4 => n_0_start_alignment_i_5,
      I5 => \txgen/tx_controller_inst/start_align_current\,
      O => n_0_start_alignment_i_1
    );
start_alignment_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_start_alignment_i_2
    );
start_alignment_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_5\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I5 => n_0_start_alignment_i_5,
      O => n_0_start_alignment_i_3
    );
start_alignment_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FFFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      I2 => \n_0_is_pause_d1[7]_i_5\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => n_0_start_alignment_i_6,
      I5 => n_0_start_alignment_i_7,
      O => n_0_start_alignment_i_4
    );
start_alignment_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      O => n_0_start_alignment_i_5
    );
start_alignment_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      O => n_0_start_alignment_i_6
    );
start_alignment_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      O => n_0_start_alignment_i_7
    );
start_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/error_detection/start_errors\(6),
      I1 => \rxgen/error_detection/start_errors\(5),
      I2 => \rxgen/error_detection/start_errors\(2),
      I3 => \rxgen/error_detection/start_errors\(1),
      I4 => \rxgen/error_detection/start_errors\(4),
      I5 => \rxgen/error_detection/start_errors\(3),
      O => n_0_start_error_i_1
    );
\start_errors[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888AAA8AAA8AAA"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \rxgen/rxc_sync_reg1\(1),
      I2 => \n_0_start_errors[1]_i_2\,
      I3 => \rxgen/error_detection/preserve_preamble_reg\,
      I4 => \n_0_start_errors[1]_i_3\,
      I5 => \n_0_start_errors[1]_i_4\,
      O => \n_0_start_errors[1]_i_1\
    );
\start_errors[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(5),
      I1 => \rxgen/rxc_sync_reg1\(4),
      I2 => \rxgen/rxc_sync_reg1\(2),
      I3 => \rxgen/rxc_sync_reg1\(3),
      I4 => \rxgen/rxc_sync_reg1\(6),
      I5 => \rxgen/rxc_sync_reg1\(7),
      O => \n_0_start_errors[1]_i_2\
    );
\start_errors[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(14),
      I1 => \rxgen/rxd_sync_reg1\(10),
      O => \n_0_start_errors[1]_i_3\
    );
\start_errors[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(15),
      I1 => \rxgen/rxd_sync_reg1\(8),
      I2 => \rxgen/rxd_sync_reg1\(12),
      I3 => \rxgen/rxd_sync_reg1\(13),
      I4 => \rxgen/rxd_sync_reg1\(9),
      I5 => \rxgen/rxd_sync_reg1\(11),
      O => \n_0_start_errors[1]_i_4\
    );
\start_errors[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8A80"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \n_0_start_errors[2]_i_2\,
      I2 => \rxgen/error_detection/preserve_preamble_reg\,
      I3 => \n_0_start_errors[2]_i_3\,
      I4 => \n_0_start_errors[2]_i_4\,
      I5 => \rxgen/rxc_sync_reg1\(2),
      O => \n_0_start_errors[2]_i_1\
    );
\start_errors[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(4),
      I1 => \rxgen/rxc_sync_reg1\(3),
      I2 => \rxgen/rxc_sync_reg1\(1),
      I3 => \rxgen/rxc_sync_reg1\(5),
      I4 => \rxgen/rxc_sync_reg1\(6),
      I5 => \rxgen/rxc_sync_reg1\(7),
      O => \n_0_start_errors[2]_i_2\
    );
\start_errors[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(22),
      I1 => \rxgen/rxd_sync_reg1\(18),
      O => \n_0_start_errors[2]_i_3\
    );
\start_errors[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(20),
      I1 => \rxgen/rxd_sync_reg1\(16),
      I2 => \rxgen/rxd_sync_reg1\(19),
      I3 => \rxgen/rxd_sync_reg1\(23),
      I4 => \rxgen/rxd_sync_reg1\(21),
      I5 => \rxgen/rxd_sync_reg1\(17),
      O => \n_0_start_errors[2]_i_4\
    );
\start_errors[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8A80"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \n_0_start_errors[3]_i_2\,
      I2 => \rxgen/error_detection/preserve_preamble_reg\,
      I3 => \n_0_start_errors[3]_i_3\,
      I4 => \n_0_start_errors[3]_i_4\,
      I5 => \rxgen/rxc_sync_reg1\(3),
      O => \n_0_start_errors[3]_i_1\
    );
\start_errors[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(7),
      I1 => \rxgen/rxc_sync_reg1\(6),
      I2 => \rxgen/rxc_sync_reg1\(4),
      I3 => \rxgen/rxc_sync_reg1\(5),
      I4 => \rxgen/rxc_sync_reg1\(1),
      I5 => \rxgen/rxc_sync_reg1\(2),
      O => \n_0_start_errors[3]_i_2\
    );
\start_errors[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(27),
      I1 => \rxgen/rxd_sync_reg1\(31),
      O => \n_0_start_errors[3]_i_3\
    );
\start_errors[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(25),
      I1 => \rxgen/rxd_sync_reg1\(29),
      I2 => \rxgen/rxd_sync_reg1\(24),
      I3 => \rxgen/rxd_sync_reg1\(28),
      I4 => \rxgen/rxd_sync_reg1\(30),
      I5 => \rxgen/rxd_sync_reg1\(26),
      O => \n_0_start_errors[3]_i_4\
    );
\start_errors[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8A80"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \n_0_start_errors[4]_i_2\,
      I2 => \rxgen/error_detection/preserve_preamble_reg\,
      I3 => \n_0_start_errors[4]_i_3\,
      I4 => \n_0_start_errors[4]_i_4\,
      I5 => \rxgen/rxc_sync_reg1\(4),
      O => \n_0_start_errors[4]_i_1\
    );
\start_errors[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/rxc_sync_reg1\(3),
      I2 => \rxgen/rxc_sync_reg1\(6),
      I3 => \rxgen/rxc_sync_reg1\(7),
      I4 => \rxgen/rxc_sync_reg1\(5),
      I5 => \rxgen/rxc_sync_reg1\(1),
      O => \n_0_start_errors[4]_i_2\
    );
\start_errors[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(37),
      I1 => \rxgen/rxd_sync_reg1\(33),
      O => \n_0_start_errors[4]_i_3\
    );
\start_errors[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(39),
      I1 => \rxgen/rxd_sync_reg1\(35),
      I2 => \rxgen/rxd_sync_reg1\(32),
      I3 => \rxgen/rxd_sync_reg1\(36),
      I4 => \rxgen/rxd_sync_reg1\(38),
      I5 => \rxgen/rxd_sync_reg1\(34),
      O => \n_0_start_errors[4]_i_4\
    );
\start_errors[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \n_0_start_errors[5]_i_2\,
      I2 => \rxgen/rxc_sync_reg1\(5),
      O => \n_0_start_errors[5]_i_1\
    );
\start_errors[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFE0EFEFEF"
    )
    port map (
      I0 => \n_0_start_errors[5]_i_3\,
      I1 => \n_0_start_errors[5]_i_4\,
      I2 => \rxgen/error_detection/preserve_preamble_reg\,
      I3 => \rxgen/rxd_sync_reg1\(42),
      I4 => \rxgen/rxd_sync_reg1\(46),
      I5 => \n_0_start_errors[5]_i_5\,
      O => \n_0_start_errors[5]_i_2\
    );
\start_errors[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(6),
      I1 => \rxgen/rxc_sync_reg1\(7),
      O => \n_0_start_errors[5]_i_3\
    );
\start_errors[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/rxc_sync_reg1\(1),
      I2 => \rxgen/rxc_sync_reg1\(4),
      I3 => \rxgen/rxc_sync_reg1\(3),
      O => \n_0_start_errors[5]_i_4\
    );
\start_errors[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(44),
      I1 => \rxgen/rxd_sync_reg1\(40),
      I2 => \rxgen/rxd_sync_reg1\(43),
      I3 => \rxgen/rxd_sync_reg1\(47),
      I4 => \rxgen/rxd_sync_reg1\(45),
      I5 => \rxgen/rxd_sync_reg1\(41),
      O => \n_0_start_errors[5]_i_5\
    );
\start_errors[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8A80"
    )
    port map (
      I0 => \rxgen/frame_start\,
      I1 => \n_0_start_errors[6]_i_2\,
      I2 => \rxgen/error_detection/preserve_preamble_reg\,
      I3 => \n_0_start_errors[6]_i_3\,
      I4 => \n_0_start_errors[6]_i_4\,
      I5 => \rxgen/rxc_sync_reg1\(6),
      O => \n_0_start_errors[6]_i_1\
    );
\start_errors[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(3),
      I1 => \rxgen/rxc_sync_reg1\(4),
      I2 => \rxgen/rxc_sync_reg1\(1),
      I3 => \rxgen/rxc_sync_reg1\(2),
      I4 => \rxgen/rxc_sync_reg1\(7),
      I5 => \rxgen/rxc_sync_reg1\(5),
      O => \n_0_start_errors[6]_i_2\
    );
\start_errors[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(54),
      I1 => \rxgen/rxd_sync_reg1\(50),
      O => \n_0_start_errors[6]_i_3\
    );
\start_errors[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => \rxgen/rxd_sync_reg1\(52),
      I1 => \rxgen/rxd_sync_reg1\(48),
      I2 => \rxgen/rxd_sync_reg1\(53),
      I3 => \rxgen/rxd_sync_reg1\(49),
      I4 => \rxgen/rxd_sync_reg1\(51),
      I5 => \rxgen/rxd_sync_reg1\(55),
      O => \n_0_start_errors[6]_i_4\
    );
start_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
    port map (
      I0 => n_0_start_flag_i_2,
      I1 => n_0_start_flag_i_3,
      I2 => \n_0_rxgen/config_sync_i/G_SYNC.rx_cust_preamble_reg\,
      I3 => \n_0_rxgen/config_sync_i/G_SYNC.rx_en_reg\,
      I4 => \rxgen/start_code_found\,
      O => \rxgen/decode/start_flag0\
    );
start_flag_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(63),
      I1 => \rxgen/rxd_sync\(56),
      I2 => \rxgen/rxd_sync\(62),
      I3 => \rxgen/rxd_sync\(57),
      O => n_0_start_flag_i_2
    );
start_flag_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \rxgen/rxd_sync\(60),
      I1 => \rxgen/rxd_sync\(58),
      I2 => \rxgen/rxd_sync\(59),
      I3 => \rxgen/rxd_sync\(61),
      I4 => \rxgen/rxc_sync\(7),
      O => n_0_start_flag_i_3
    );
start_found_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => \rxgen/synchronise/start_found_lane4\,
      I1 => \n_0_rxgen/synchronise/rxc_reg1_reg[0]\,
      I2 => \rxgen/synchronise/rxd_reg1\(0),
      I3 => \rxgen/synchronise/rxd_reg1\(1),
      I4 => n_0_start_found_i_2,
      I5 => \rxgen/synchronise/ifg_upper_ok\,
      O => \rxgen/synchronise/start_found0\
    );
start_found_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(3),
      I1 => \rxgen/synchronise/rxd_reg1\(2),
      I2 => \rxgen/synchronise/rxd_reg1\(6),
      I3 => \rxgen/synchronise/rxd_reg1\(7),
      I4 => \rxgen/synchronise/rxd_reg1\(4),
      I5 => \rxgen/synchronise/rxd_reg1\(5),
      O => n_0_start_found_i_2
    );
start_found_lane4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \rxgen/synchronise/ifg_lower_ok\,
      I1 => \rxgen/synchronise/p_0_in1_in\,
      O => \rxgen/synchronise/start_found_lane40\
    );
start_found_lane4_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(34),
      I1 => \rxgen/synchronise/rxd_reg1\(36),
      I2 => \rxgen/synchronise/rxd_reg1\(39),
      I3 => n_0_start_found_lane4_i_3,
      O => \rxgen/synchronise/p_0_in1_in\
    );
start_found_lane4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \rxgen/synchronise/rxd_reg1\(38),
      I1 => \rxgen/synchronise/rxd_reg1\(33),
      I2 => \rxgen/synchronise/rxd_reg1\(32),
      I3 => \rxgen/synchronise/rxd_reg1\(37),
      I4 => \rxgen/synchronise/A\(4),
      I5 => \rxgen/synchronise/rxd_reg1\(35),
      O => n_0_start_found_lane4_i_3
    );
start_given_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D00DDD00D00"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => \n_0_FSM_onehot_axi_tx_state[6]_i_6\,
      I2 => n_0_start_given_d1_i_2,
      I3 => \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg\,
      I4 => \txgen/tx_start\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_start_given_d1_i_1
    );
start_given_d1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1\,
      I2 => n_0_start_given_d1_i_4,
      I3 => n_0_start_given_d1_i_5,
      I4 => n_0_start_given_d1_i_6,
      O => n_0_start_given_d1_i_2
    );
start_given_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
    port map (
      I0 => n_0_start_given_d1_i_6,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I2 => tx_axis_tvalid,
      I3 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      I4 => n_0_start_given_d1_i_7,
      I5 => n_0_start_given_d1_i_4,
      O => \txgen/tx_start\
    );
start_given_d1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => tx_axis_tvalid,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I4 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => n_0_start_given_d1_i_4
    );
start_given_d1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I1 => tx_axis_tvalid,
      I2 => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => n_0_start_given_d1_i_5
    );
start_given_d1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => tx_axis_tvalid,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => n_0_start_given_d1_i_6
    );
start_given_d1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => n_0_start_given_d1_i_7
    );
start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBF0000AAAA"
    )
    port map (
      I0 => \txgen/tx_start\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => n_0_is_start_d1_i_3,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\,
      O => n_0_start_reg_i_1
    );
\stat_byte_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80000000000"
    )
    port map (
      I0 => n_0_crc_insert_d1_i_2,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_data_d1[6]_i_2\,
      I3 => \n_0_crc_pos_d[1]_i_2\,
      I4 => \n_0_crc_pos_d1[2]_i_3\,
      I5 => \n_0_stat_byte_int[0]_i_3\,
      O => \n_0_stat_byte_int[0]_i_2\
    );
\stat_byte_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F1F1FFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_crc_pos_d[0]_i_2\,
      O => \n_0_stat_byte_int[0]_i_3\
    );
\stat_byte_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/p_11_in\,
      I1 => \txgen/is_pause\(0),
      I2 => \txgen/is_data\(1),
      I3 => \txgen/is_pad\(1),
      I4 => \txgen/is_data\(7),
      I5 => \n_0_stat_byte_int[1]_i_2\,
      O => \n_0_stat_byte_int[1]_i_1\
    );
\stat_byte_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
    port map (
      I0 => \n_0_is_pad_d1[0]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_3\,
      I2 => n_0_crc_insert_d_i_2,
      I3 => \n_0_stat_byte_int[1]_i_3\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      I5 => \n_0_is_data_d1[6]_i_2\,
      O => \n_0_stat_byte_int[1]_i_2\
    );
\stat_byte_int[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A2A2AFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I5 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      O => \n_0_stat_byte_int[1]_i_3\
    );
\stat_byte_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_stat_byte_int[2]_i_2\,
      I1 => \txgen/is_pad\(2),
      I2 => \txgen/is_data\(7),
      I3 => \txgen/is_data\(2),
      I4 => \txgen/tx_controller_inst/state_inst/p_13_in\,
      I5 => \txgen/is_pause\(0),
      O => \n_0_stat_byte_int[2]_i_1\
    );
\stat_byte_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880888088888"
    )
    port map (
      I0 => n_0_crc_insert_d1_i_2,
      I1 => \n_0_crc_pos_d1[2]_i_2\,
      I2 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I3 => \n_0_stat_byte_int[2]_i_3\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_stat_byte_int[2]_i_2\
    );
\stat_byte_int[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1F1F1FFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_3\,
      I5 => \n_0_crc_pos_d[0]_i_2\,
      O => \n_0_stat_byte_int[2]_i_3\
    );
\stat_byte_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_stat_byte_int[3]_i_2\,
      I1 => \txgen/is_pad\(3),
      I2 => \txgen/is_data\(7),
      I3 => \txgen/is_data\(3),
      I4 => \txgen/is_pause\(0),
      I5 => \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3]\,
      O => \n_0_stat_byte_int[3]_i_1\
    );
\stat_byte_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A200A200A20000"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \txgen/tx_controller_inst/data_avail_muxed\,
      I3 => \n_0_stat_byte_int[3]_i_3\,
      I4 => \n_0_reg_next_terminate[4]_i_3\,
      I5 => \n_0_reg_next_terminate[4]_i_2\,
      O => \n_0_stat_byte_int[3]_i_2\
    );
\stat_byte_int[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => \n_0_is_pad_d1[0]_i_3\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      O => \n_0_stat_byte_int[3]_i_3\
    );
\stat_byte_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFFFE"
    )
    port map (
      I0 => \n_0_stat_byte_int[4]_i_2\,
      I1 => \n_0_stat_byte_int[4]_i_3\,
      I2 => \txgen/is_data\(7),
      I3 => \n_0_stat_byte_int[6]_i_2\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I5 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      O => \n_0_stat_byte_int[4]_i_1\
    );
\stat_byte_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_insert_int139_in\,
      I1 => \n_0_reg_next_terminate[4]_i_3\,
      I2 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I3 => \n_0_reg_next_terminate[4]_i_2\,
      O => \n_0_stat_byte_int[4]_i_2\
    );
\stat_byte_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFEEEEEEEA"
    )
    port map (
      I0 => \txgen/is_pad\(4),
      I1 => \n_0_stat_byte_int[4]_i_4\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_pause_data_count[1]_i_3\,
      O => \n_0_stat_byte_int[4]_i_3\
    );
\stat_byte_int[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_stat_byte_int[4]_i_4\
    );
\stat_byte_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001110EEE01110"
    )
    port map (
      I0 => \n_0_is_data_d1[6]_i_2\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_is_pause_d1[7]_i_3\,
      I3 => \n_0_is_pause_d1[7]_i_4\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      I5 => \n_0_stat_byte_int[5]_i_4\,
      O => \n_0_stat_byte_int[5]_i_2\
    );
\stat_byte_int[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
    port map (
      I0 => \n_0_is_pad_d1[0]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_3\,
      I2 => n_0_crc_insert_d_i_2,
      I3 => \n_0_reg_next_terminate[4]_i_7\,
      I4 => \n_0_is_data_d1[6]_i_2\,
      I5 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_stat_byte_int[5]_i_3\
    );
\stat_byte_int[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I1 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      O => \n_0_stat_byte_int[5]_i_4\
    );
\stat_byte_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FCFCFFF4FCFC"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I1 => \n_0_stat_byte_int[6]_i_2\,
      I2 => \n_0_stat_byte_int[6]_i_3\,
      I3 => \n_0_reg_next_terminate[4]_i_3\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I5 => \n_0_stat_byte_int[6]_i_4\,
      O => \n_0_stat_byte_int[6]_i_1\
    );
\stat_byte_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055545557"
    )
    port map (
      I0 => \n_0_is_pad_d1[0]_i_3\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_is_data_d1[7]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_3\,
      I5 => \n_0_crc_dv_reg[2]_i_2\,
      O => \n_0_stat_byte_int[6]_i_2\
    );
\stat_byte_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEFE"
    )
    port map (
      I0 => \txgen/is_pad\(6),
      I1 => \txgen/is_data\(7),
      I2 => \n_0_pause_data_count[1]_i_3\,
      I3 => \n_0_is_data_d1[6]_i_2\,
      I4 => \n_0_is_data_d1[7]_i_2\,
      I5 => \n_0_stat_byte_int[6]_i_5\,
      O => \n_0_stat_byte_int[6]_i_3\
    );
\stat_byte_int[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAE"
    )
    port map (
      I0 => n_0_crc_insert_d_i_2,
      I1 => \n_0_is_data_d1[7]_i_3\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I5 => \n_0_is_pad_d1[0]_i_3\,
      O => \n_0_stat_byte_int[6]_i_4\
    );
\stat_byte_int[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E000"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_3\,
      I1 => \n_0_is_pause_d1[7]_i_4\,
      I2 => \n_0_is_pause_d1[7]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I5 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      O => \n_0_stat_byte_int[6]_i_5\
    );
\stat_byte_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF10"
    )
    port map (
      I0 => n_0_crc_insert_d_i_2,
      I1 => \n_0_crc_pos_d1[2]_i_2\,
      I2 => \n_0_stat_byte_int[7]_i_2\,
      I3 => \txgen/is_pause\(0),
      I4 => \txgen/is_data\(7),
      I5 => \txgen/is_pad\(7),
      O => \n_0_stat_byte_int[7]_i_1\
    );
\stat_byte_int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFD"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \n_0_is_data_d1[7]_i_2\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I4 => \n_0_is_pad_d1[0]_i_3\,
      O => \n_0_stat_byte_int[7]_i_2\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABFFFFAAFF"
    )
    port map (
      I0 => \n_0_state[0]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I2 => \n_0_state[0]_i_3\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_state[0]_i_4\,
      I5 => \n_0_state[0]_i_5\,
      O => \txgen/tx_controller_inst/ifg_control_inst/next_state\(0)
    );
\state[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \n_0_state[0]_i_10\
    );
\state[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \n_4_count_reg[0]_i_2\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I2 => \txgen/tx_controller_inst/start_align_current\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      O => \n_0_state[0]_i_11\
    );
\state[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I1 => n_0_is_underrun_i_2,
      O => \n_0_state[0]_i_12\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_state[0]_i_6\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I4 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I5 => \n_0_state[0]_i_7\,
      O => \n_0_state[0]_i_2\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/ack_d1\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/ack_d2\,
      I5 => \txgen/tx_controller_inst/data_avail_muxed\,
      O => \n_0_state[0]_i_3\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000510055555555"
    )
    port map (
      I0 => \n_0_state[2]_i_4\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I3 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I4 => \n_0_state[2]_i_5\,
      I5 => \n_0_state[0]_i_8\,
      O => \n_0_state[0]_i_4\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0054FFFF0055FF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I1 => \n_0_G_LAN_ONLY.ifg_base_value[3]_i_4\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I5 => \n_0_state[0]_i_9\,
      O => \n_0_state[0]_i_5\
    );
\state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/flip_save\,
      I1 => \txgen/tx_controller_inst/start_align_current\,
      I2 => n_0_deferring_q_i_4,
      I3 => \n_0_count[7]_i_10\,
      I4 => \n_0_state[0]_i_10\,
      O => \n_0_state[0]_i_6\
    );
\state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55FF55FF55FC"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I1 => n_0_deferring_q_i_4,
      I2 => \n_0_count[7]_i_10\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      O => \n_0_state[0]_i_7\
    );
\state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AAA2A2A2A2A"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      I1 => \n_0_state[0]_i_11\,
      I2 => \n_4_count_reg[7]_i_4\,
      I3 => n_0_is_underrun_i_3,
      I4 => \n_0_state[1]_i_5\,
      I5 => \n_0_state[0]_i_12\,
      O => \n_0_state[0]_i_8\
    );
\state[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(2),
      I1 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      I2 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(1),
      O => \n_0_state[0]_i_9\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDFDFDFDFD"
    )
    port map (
      I0 => n_0_rx_axis_tvalid_i_3,
      I1 => \rxgen/rx_axi_in_user\(1),
      I2 => \rxgen/rx_axi_in_user\(0),
      I3 => \rxgen/axi_rx_xgmac_i/state\(1),
      I4 => \rxgen/axi_rx_xgmac_i/state\(0),
      I5 => n_0_rx_axis_tvalid_i_2,
      O => \rxgen/axi_rx_xgmac_i/next_state\(1)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40005555"
    )
    port map (
      I0 => \n_0_state[1]_i_2\,
      I1 => \txgen/tx_controller_inst/start_align_current\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I3 => \n_4_count_reg[0]_i_2\,
      I4 => \n_4_count_reg[7]_i_4\,
      I5 => \n_0_state[1]_i_3\,
      O => \txgen/tx_controller_inst/ifg_control_inst/next_state\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => \n_0_FSM_onehot_state[15]_i_21\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I2 => \n_0_FSM_onehot_state[15]_i_20\,
      I3 => \n_0_state[2]_i_4\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I5 => \n_0_state[1]_i_4\,
      O => \n_0_state[1]_i_2\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000333344470000"
    )
    port map (
      I0 => n_0_deferring_q_i_2,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I3 => \n_0_state[2]_i_7\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \n_0_state[1]_i_3\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007070707070707"
    )
    port map (
      I0 => n_0_is_underrun_i_2,
      I1 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I2 => \n_0_state[1]_i_5\,
      I3 => \n_0_FSM_onehot_axi_tx_state[2]_i_4\,
      I4 => n_0_is_underrun_i_4,
      I5 => \n_0_state[1]_i_6\,
      O => \n_0_state[1]_i_4\
    );
\state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof\,
      I4 => \txgen/tx_controller_inst/start_align_current\,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      O => \n_0_state[1]_i_5\
    );
\state[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      O => \n_0_state[1]_i_6\
    );
\state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I1 => \n_0_state[2]_i_2\,
      I2 => \n_0_state[2]_i_3\,
      O => \txgen/tx_controller_inst/ifg_control_inst/next_state\(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40445555"
    )
    port map (
      I0 => \n_0_state[2]_i_4\,
      I1 => \n_0_state[2]_i_5\,
      I2 => \n_0_state[2]_i_6\,
      I3 => \n_4_count_reg[7]_i_4\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/load\,
      O => \n_0_state[2]_i_2\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FAF0FA30F"
    )
    port map (
      I0 => n_0_deferring_q_i_2,
      I1 => \n_0_state[2]_i_7\,
      I2 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I4 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I5 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => \n_0_state[2]_i_3\
    );
\state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => \txgen/tx_controller_inst/start_align_current\,
      I3 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      O => \n_0_state[2]_i_4\
    );
\state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I1 => \n_0_FSM_onehot_axi_tx_state[7]_i_14\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      I3 => \n_0_state[1]_i_4\,
      O => \n_0_state[2]_i_5\
    );
\state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_4_count_reg[0]_i_2\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/flip\,
      I2 => \txgen/tx_controller_inst/start_align_current\,
      O => \n_0_state[2]_i_6\
    );
\state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(1),
      I1 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      I2 => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(2),
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      O => \n_0_state[2]_i_7\
    );
state_in_frame_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEFFFFF"
    )
    port map (
      I0 => \n_0_state[0]_i_2\,
      I1 => n_0_state_in_frame_i_2,
      I2 => n_0_state_in_frame_i_3,
      I3 => \n_0_state[0]_i_5\,
      I4 => n_0_state_in_frame_i_4,
      I5 => n_0_state_in_frame_i_5,
      O => n_0_state_in_frame_i_1
    );
state_in_frame_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111110101010"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      I1 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I2 => n_0_state_in_frame_i_6,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => n_0_state_in_frame_i_2
    );
state_in_frame_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80888080"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      I1 => \n_0_state[0]_i_8\,
      I2 => n_0_state_in_frame_i_7,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I5 => \n_0_state[2]_i_4\,
      O => n_0_state_in_frame_i_3
    );
state_in_frame_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => \txgen/tx_controller_inst/ifg_control_inst/next_state\(1),
      I1 => \n_0_state[2]_i_3\,
      I2 => \n_0_state[2]_i_2\,
      I3 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => n_0_state_in_frame_i_4
    );
state_in_frame_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \n_0_state[2]_i_3\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/next_state\(1),
      I3 => \n_0_state[2]_i_2\,
      I4 => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      O => n_0_state_in_frame_i_5
    );
state_in_frame_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/data_avail_muxed\,
      I1 => \txgen/tx_controller_inst/ifg_control_inst/ack_d2\,
      I2 => \txgen/tx_controller_inst/ifg_control_inst/ack_d1\,
      O => n_0_state_in_frame_i_6
    );
state_in_frame_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => \n_0_state[2]_i_5\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \txgen/pause_status\,
      I4 => \txgen/pause_status_req\,
      O => n_0_state_in_frame_i_7
    );
\state_inst/crc_dv_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44404440"
    )
    port map (
      I0 => \n_0_crc_dv_reg[2]_i_2\,
      I1 => \n_0_crc_dv_reg[2]_i_3\,
      I2 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I3 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_crc_dv_reg[2]_i_4\,
      O => \n_0_state_inst/crc_dv_reg[0]_i_1\
    );
\state_inst/crc_dv_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
    port map (
      I0 => \n_0_crc_dv_reg[2]_i_2\,
      I1 => \n_0_crc_dv_reg[2]_i_3\,
      I2 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I3 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_crc_dv_reg[2]_i_4\,
      O => \n_0_state_inst/crc_dv_reg[2]_i_1\
    );
\state_inst/frame_byte_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
    port map (
      I0 => \^tx_statistics_vector\(5),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \n_0_frame_byte_reg[0]_i_2\,
      I3 => \n_0_frame_byte_reg[0]_i_3\,
      I4 => \txgen/tx_controller_inst/pause_stats_update\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[0]_i_1\
    );
\state_inst/frame_byte_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(15),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(10),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[10]_i_1\
    );
\state_inst/frame_byte_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(16),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(11),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[11]_i_1\
    );
\state_inst/frame_byte_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(17),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(12),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[12]_i_1\
    );
\state_inst/frame_byte_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(18),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(13),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[13]_i_1\
    );
\state_inst/frame_byte_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(19),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(14),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[14]_i_1\
    );
\state_inst/frame_byte_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(6),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(1),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[1]_i_1\
    );
\state_inst/frame_byte_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(7),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(2),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[2]_i_1\
    );
\state_inst/frame_byte_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(8),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(3),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[3]_i_1\
    );
\state_inst/frame_byte_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(9),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(4),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[4]_i_1\
    );
\state_inst/frame_byte_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(10),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(5),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[5]_i_1\
    );
\state_inst/frame_byte_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFFFEAE0000"
    )
    port map (
      I0 => \n_0_frame_byte_reg[1]_i_6\,
      I1 => \txgen/tx_controller_inst/frame_byte_count\(3),
      I2 => \n_0_frame_byte_reg[1]_i_4\,
      I3 => \n_0_txgen/mtu_size_frame_reg[3]\,
      I4 => \n_0_frame_byte_reg[1]_i_3\,
      I5 => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      O => \n_0_state_inst/frame_byte_reg[5]_i_6\
    );
\state_inst/frame_byte_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FECE"
    )
    port map (
      I0 => \^tx_statistics_vector\(11),
      I1 => \txgen/tx_controller_inst/pause_stats_update\,
      I2 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I3 => \txgen/tx_controller_inst/frame_byte_count_fin\(6),
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[6]_i_1\
    );
\state_inst/frame_byte_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(12),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(7),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[7]_i_1\
    );
\state_inst/frame_byte_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(13),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(8),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[8]_i_1\
    );
\state_inst/frame_byte_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \^tx_statistics_vector\(14),
      I1 => \txgen/tx_controller_inst/state_inst/frame_byte_valid\,
      I2 => \txgen/tx_controller_inst/frame_byte_count_fin\(9),
      I3 => \txgen/tx_controller_inst/pause_stats_update\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/frame_byte_reg[9]_i_1\
    );
\state_inst/frame_byte_reg_reg[13]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[9]_i_2\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[13]_i_2\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[13]_i_2\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[13]_i_2\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[13]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count_fin\(13 downto 10),
      S(3) => \n_0_frame_byte_reg[13]_i_3\,
      S(2) => \n_0_frame_byte_reg[13]_i_4\,
      S(1) => \n_0_frame_byte_reg[13]_i_5\,
      S(0) => \n_0_frame_byte_reg[13]_i_6\
    );
\state_inst/frame_byte_reg_reg[13]_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[9]_i_7\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[13]_i_7\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[13]_i_7\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[13]_i_7\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[13]_i_7\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count\(12 downto 9),
      S(3) => \n_0_frame_byte_reg[13]_i_8\,
      S(2) => \n_0_frame_byte_reg[13]_i_9\,
      S(1) => \n_0_frame_byte_reg[13]_i_10\,
      S(0) => \n_0_frame_byte_reg[13]_i_11\
    );
\state_inst/frame_byte_reg_reg[14]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[13]_i_2\,
      CO(3 downto 0) => \NLW_state_inst/frame_byte_reg_reg[14]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_state_inst/frame_byte_reg_reg[14]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \txgen/tx_controller_inst/frame_byte_count_fin\(14),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_frame_byte_reg[14]_i_4\
    );
\state_inst/frame_byte_reg_reg[14]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[13]_i_7\,
      CO(3 downto 1) => \NLW_state_inst/frame_byte_reg_reg[14]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[14]_i_5\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_state_inst/frame_byte_reg_reg[14]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \txgen/tx_controller_inst/frame_byte_count\(14 downto 13),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_frame_byte_reg[14]_i_6\,
      S(0) => \n_0_frame_byte_reg[14]_i_7\
    );
\state_inst/frame_byte_reg_reg[1]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[1]_i_5\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[1]_i_5\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[1]_i_5\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[1]_i_5\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \txgen/tx_controller_inst/L\(12),
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count\(4 downto 1),
      S(3) => \n_0_frame_byte_reg[1]_i_7\,
      S(2) => \n_0_frame_byte_reg[1]_i_8\,
      S(1) => \n_0_frame_byte_reg[1]_i_9\,
      S(0) => \n_0_frame_byte_reg[1]_i_10\
    );
\state_inst/frame_byte_reg_reg[5]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[5]_i_2\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[5]_i_2\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[5]_i_2\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[5]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_frame_byte_reg[5]_i_3\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count_fin\(5 downto 2),
      S(3) => \n_0_frame_byte_reg[5]_i_4\,
      S(2) => \n_0_frame_byte_reg[5]_i_5\,
      S(1) => \n_0_state_inst/frame_byte_reg[5]_i_6\,
      S(0) => \n_0_frame_byte_reg[5]_i_7\
    );
\state_inst/frame_byte_reg_reg[9]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[5]_i_2\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[9]_i_2\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[9]_i_2\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[9]_i_2\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[9]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count_fin\(9 downto 6),
      S(3) => \n_0_frame_byte_reg[9]_i_3\,
      S(2) => \n_0_frame_byte_reg[9]_i_4\,
      S(1) => \n_0_frame_byte_reg[9]_i_5\,
      S(0) => \n_0_frame_byte_reg[9]_i_6\
    );
\state_inst/frame_byte_reg_reg[9]_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_state_inst/frame_byte_reg_reg[1]_i_5\,
      CO(3) => \n_0_state_inst/frame_byte_reg_reg[9]_i_7\,
      CO(2) => \n_1_state_inst/frame_byte_reg_reg[9]_i_7\,
      CO(1) => \n_2_state_inst/frame_byte_reg_reg[9]_i_7\,
      CO(0) => \n_3_state_inst/frame_byte_reg_reg[9]_i_7\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \txgen/tx_controller_inst/frame_byte_count\(8 downto 5),
      S(3) => \n_0_frame_byte_reg[9]_i_9\,
      S(2) => \n_0_frame_byte_reg[9]_i_10\,
      S(1) => \n_0_frame_byte_reg[9]_i_11\,
      S(0) => \n_0_frame_byte_reg[9]_i_12\
    );
\state_inst/min_pkt_len_past_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      I1 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I2 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      O => \n_0_state_inst/min_pkt_len_past_i_1\
    );
\state_inst/min_pkt_len_reached_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      I1 => \txgen/tx_controller_inst/state_inst/count_reg\(3),
      I2 => \txgen/tx_controller_inst/state_inst/count_reg\(2),
      I3 => \txgen/tx_controller_inst/state_inst/count_reg\(1),
      I4 => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      I5 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      O => \n_0_state_inst/min_pkt_len_reached_i_1\
    );
\state_inst/mtusize_limit_exceeded_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE0EEEE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1\,
      I1 => \txgen/mtusize_limit_exceeded\,
      I2 => \n_0_is_pause_d1[7]_i_4\,
      I3 => \n_0_is_pause_d1[7]_i_3\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/mtusize_limit_exceeded_d1_i_1\
    );
\state_inst/pause_data_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000BEE"
    )
    port map (
      I0 => \n_0_pause_data_count[2]_i_2\,
      I1 => \txgen/tx_controller_inst/state_inst/pause_data_count0\,
      I2 => \txgen/pause_tx_count\(1),
      I3 => \txgen/pause_tx_count\(0),
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \n_0_state_inst/pause_data_count[0]_i_1\
    );
\state_inst/pause_data_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000320"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/pause_data_count0\,
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \txgen/pause_tx_count\(0),
      I3 => \txgen/pause_tx_count\(1),
      I4 => \n_0_pause_data_count[2]_i_2\,
      O => \n_0_state_inst/pause_data_count[1]_i_1\
    );
\state_inst/pause_data_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000222"
    )
    port map (
      I0 => \txgen/pause_tx_count\(2),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \txgen/pause_tx_count\(0),
      I3 => \txgen/pause_tx_count\(1),
      I4 => \n_0_pause_data_count[2]_i_2\,
      O => \n_0_state_inst/pause_data_count[2]_i_1\
    );
\state_inst/reg_next_terminate[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \n_0_reg_next_terminate[4]_i_2\,
      I2 => \n_0_is_terminate_d1[6]_i_3\,
      I3 => \n_0_reg_next_terminate[4]_i_3\,
      I4 => \n_0_reg_next_terminate[4]_i_4\,
      O => \n_0_state_inst/reg_next_terminate[4]_i_1\
    );
\state_inst/stat_byte_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_stat_byte_int[0]_i_2\,
      I1 => \txgen/is_data\(0),
      I2 => \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0]\,
      I3 => \n_0_reg_next_terminate[0]_i_4\,
      I4 => \txgen/is_pause\(0),
      I5 => \txgen/is_data\(7),
      O => \n_0_state_inst/stat_byte_int[0]_i_1\
    );
\state_inst/stat_byte_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
    port map (
      I0 => \n_0_stat_byte_int[5]_i_2\,
      I1 => \txgen/is_pad\(5),
      I2 => \n_0_stat_byte_int[5]_i_3\,
      I3 => \n_0_stat_byte_int[6]_i_2\,
      I4 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I5 => \txgen/is_data\(7),
      O => \n_0_state_inst/stat_byte_int[5]_i_1\
    );
status_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04045504"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I2 => \^tx_statistics_vector\(25),
      I3 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I4 => \txgen/tx_controller_inst/data_avail_muxed\,
      O => n_0_status_valid_i_1
    );
\sync_rx_reset_i/r1_reg\: unisim.vcomponents.FDPE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => reset_in,
      Q => \n_0_sync_rx_reset_i/r1_reg\
    );
\sync_rx_reset_i/r2_reg\: unisim.vcomponents.FDPE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_sync_rx_reset_i/r1_reg\,
      PRE => reset_in,
      Q => \n_0_sync_rx_reset_i/r2_reg\
    );
\sync_rx_reset_i/r3_reg\: unisim.vcomponents.FDPE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_sync_rx_reset_i/r2_reg\,
      PRE => reset_in,
      Q => \n_0_sync_rx_reset_i/r3_reg\
    );
\sync_rx_reset_i/reset_out_reg\: unisim.vcomponents.FDPE
    port map (
      C => rx_clk0,
      CE => \<const1>\,
      D => \n_0_sync_rx_reset_i/r3_reg\,
      PRE => reset_in,
      Q => \n_0_sync_rx_reset_i/reset_out_reg\
    );
\sync_tx_reset_i/r1_reg\: unisim.vcomponents.FDPE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => reset_in0_out,
      Q => r1
    );
\sync_tx_reset_i/r2_reg\: unisim.vcomponents.FDPE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => r1,
      PRE => reset_in0_out,
      Q => r2
    );
\sync_tx_reset_i/r3_reg\: unisim.vcomponents.FDPE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => r2,
      PRE => reset_in0_out,
      Q => r3
    );
\sync_tx_reset_i/reset_out_reg\: unisim.vcomponents.FDPE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => r3,
      PRE => reset_in0_out,
      Q => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\synchronise/mux_control_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \rxgen/mux_control\,
      I1 => \rxgen/synchronise/p_0_in1_in\,
      I2 => n_0_mux_control_i_2,
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_synchronise/mux_control_i_1\
    );
term_next_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232222232322022"
    )
    port map (
      I0 => n_0_term_next_reg_i_2,
      I1 => n_0_term_next_reg_i_3,
      I2 => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_reg_next_terminate[0]_i_4\,
      O => n_0_term_next_reg_i_1
    );
term_next_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
    port map (
      I0 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I1 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      I2 => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      I3 => \n_0_crc_pos_d1[2]_i_2\,
      O => n_0_term_next_reg_i_2
    );
term_next_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I1 => \n_0_is_terminate_d1[7]_i_8\,
      I2 => \txgen/is_underrun\,
      I3 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I4 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_term_next_reg_i_3
    );
term_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
    port map (
      I0 => n_0_term_reg_i_2,
      I1 => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      I2 => \n_0_is_terminate_d1[7]_i_2\,
      I3 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I4 => \^tx_statistics_vector\(25),
      I5 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => \txgen/tx_controller_inst/state_inst/term_reg20_out\
    );
term_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015151504"
    )
    port map (
      I0 => \n_0_is_terminate_d1[7]_i_8\,
      I1 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I2 => n_0_term_reg_i_3,
      I3 => \n_0_reg_next_terminate[0]_i_4\,
      I4 => \n_0_reg_next_terminate[2]_i_3\,
      I5 => n_0_term_next_reg_i_2,
      O => n_0_term_reg_i_2
    );
term_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => n_0_term_reg_i_4,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      I4 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      O => n_0_term_reg_i_3
    );
term_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      I1 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      I2 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      I3 => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      O => n_0_term_reg_i_4
    );
\terminate_control[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA00A2"
    )
    port map (
      I0 => \n_0_terminate_control[0]_i_2\,
      I1 => \rxgen/rxc_sync_reg1\(2),
      I2 => \rxgen/decode/error_code_reg\(2),
      I3 => \rxgen/frame_terminate\(2),
      I4 => \n_0_terminate_control[0]_i_3\,
      I5 => \n_0_terminate_control[0]_i_4\,
      O => \n_0_terminate_control[0]_i_1\
    );
\terminate_control[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFFFFBA"
    )
    port map (
      I0 => \n_0_terminate_control[0]_i_5\,
      I1 => \n_0_terminate_control[1]_i_3\,
      I2 => \n_0_terminate_control[1]_i_4\,
      I3 => \n_0_terminate_control[1]_i_7\,
      I4 => \n_0_terminate_control[0]_i_6\,
      I5 => \n_0_terminate_control[0]_i_7\,
      O => \n_0_terminate_control[0]_i_2\
    );
\terminate_control[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(1),
      I1 => \rxgen/decode/error_code_reg\(1),
      I2 => \rxgen/frame_terminate\(1),
      I3 => \n_0_terminate_control[0]_i_6\,
      O => \n_0_terminate_control[0]_i_3\
    );
\terminate_control[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => \rxgen/decode/error_code_reg\(0),
      I1 => \rxgen/rxc_sync_reg1\(0),
      I2 => \rxgen/frame_terminate\(0),
      I3 => \n_0_sync_rx_reset_i/reset_out_reg\,
      O => \n_0_terminate_control[0]_i_4\
    );
\terminate_control[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \rxgen/frame_terminate\(5),
      I1 => \rxgen/decode/error_code_reg\(5),
      I2 => \rxgen/rxc_sync_reg1\(5),
      O => \n_0_terminate_control[0]_i_5\
    );
\terminate_control[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D00000D00"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/decode/error_code_reg\(2),
      I2 => \rxgen/frame_terminate\(2),
      I3 => \rxgen/rxc_sync_reg1\(3),
      I4 => \rxgen/decode/error_code_reg\(3),
      I5 => \rxgen/frame_terminate\(3),
      O => \n_0_terminate_control[0]_i_6\
    );
\terminate_control[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/decode/error_code_reg\(4),
      I2 => \rxgen/rxc_sync_reg1\(4),
      O => \n_0_terminate_control[0]_i_7\
    );
\terminate_control[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \n_0_terminate_control[1]_i_2\,
      I1 => \n_0_terminate_control[1]_i_3\,
      I2 => \n_0_terminate_control[1]_i_4\,
      I3 => \n_0_terminate_control[1]_i_5\,
      I4 => \n_0_terminate_control[1]_i_6\,
      O => \n_0_terminate_control[1]_i_1\
    );
\terminate_control[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(2),
      I1 => \rxgen/decode/error_code_reg\(2),
      I2 => \rxgen/frame_terminate\(2),
      I3 => \rxgen/rxc_sync_reg1\(3),
      I4 => \rxgen/decode/error_code_reg\(3),
      I5 => \rxgen/frame_terminate\(3),
      O => \n_0_terminate_control[1]_i_2\
    );
\terminate_control[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \rxgen/frame_terminate\(6),
      I1 => \rxgen/decode/error_code_reg\(6),
      I2 => \rxgen/rxc_sync_reg1\(6),
      O => \n_0_terminate_control[1]_i_3\
    );
\terminate_control[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \rxgen/frame_terminate\(7),
      I1 => \rxgen/decode/error_code_reg\(7),
      I2 => \rxgen/rxc_sync_reg1\(7),
      O => \n_0_terminate_control[1]_i_4\
    );
\terminate_control[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
    port map (
      I0 => \rxgen/rxc_sync_reg1\(4),
      I1 => \rxgen/decode/error_code_reg\(4),
      I2 => \rxgen/frame_terminate\(4),
      I3 => \rxgen/rxc_sync_reg1\(5),
      I4 => \rxgen/decode/error_code_reg\(5),
      I5 => \rxgen/frame_terminate\(5),
      O => \n_0_terminate_control[1]_i_5\
    );
\terminate_control[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
    port map (
      I0 => \n_0_sync_rx_reset_i/reset_out_reg\,
      I1 => \rxgen/frame_terminate\(0),
      I2 => \rxgen/rxc_sync_reg1\(0),
      I3 => \rxgen/decode/error_code_reg\(0),
      I4 => \n_0_terminate_control[1]_i_7\,
      O => \n_0_terminate_control[1]_i_6\
    );
\terminate_control[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \rxgen/frame_terminate\(1),
      I1 => \rxgen/decode/error_code_reg\(1),
      I2 => \rxgen/rxc_sync_reg1\(1),
      O => \n_0_terminate_control[1]_i_7\
    );
terminate_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
    port map (
      I0 => n_0_terminate_flag_i_2,
      I1 => n_0_terminate_flag_i_3,
      I2 => n_0_terminate_flag_i_4,
      I3 => \rxgen/decode/frame\,
      I4 => \rxgen/end_of_frame\,
      O => \rxgen/decode/terminate_flag0\
    );
terminate_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \rxgen/decode/error_code_reg\(5),
      I1 => \rxgen/rxc_sync_reg1\(5),
      I2 => \rxgen/rxc_sync_reg1\(3),
      I3 => \rxgen/decode/error_code_reg\(3),
      I4 => \rxgen/rxc_sync_reg1\(4),
      I5 => \rxgen/decode/error_code_reg\(4),
      O => n_0_terminate_flag_i_2
    );
terminate_flag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \rxgen/decode/error_code_reg\(2),
      I1 => \rxgen/rxc_sync_reg1\(2),
      I2 => \rxgen/rxc_sync_reg1\(0),
      I3 => \rxgen/decode/error_code_reg\(0),
      I4 => \rxgen/rxc_sync_reg1\(1),
      I5 => \rxgen/decode/error_code_reg\(1),
      O => n_0_terminate_flag_i_3
    );
terminate_flag_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \rxgen/decode/error_code_reg\(7),
      I1 => \rxgen/rxc_sync_reg1\(7),
      I2 => \rxgen/decode/error_code_reg\(6),
      I3 => \rxgen/rxc_sync_reg1\(6),
      O => n_0_terminate_flag_i_4
    );
\terminate_flags[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(0),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[0]_i_2\,
      O => \n_0_terminate_flags[0]_i_1\
    );
\terminate_flags[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(2),
      I1 => \rxgen/rxd_sync\(3),
      I2 => \rxgen/rxd_sync\(4),
      I3 => \rxgen/rxd_sync\(5),
      I4 => \n_0_terminate_flags[0]_i_3\,
      O => \n_0_terminate_flags[0]_i_2\
    );
\terminate_flags[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(1),
      I1 => \rxgen/rxd_sync\(6),
      I2 => \rxgen/rxd_sync\(7),
      I3 => \rxgen/rxd_sync\(0),
      O => \n_0_terminate_flags[0]_i_3\
    );
\terminate_flags[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(1),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[1]_i_2\,
      O => \n_0_terminate_flags[1]_i_1\
    );
\terminate_flags[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(10),
      I1 => \rxgen/rxd_sync\(11),
      I2 => \rxgen/rxd_sync\(12),
      I3 => \rxgen/rxd_sync\(13),
      I4 => \n_0_terminate_flags[1]_i_3\,
      O => \n_0_terminate_flags[1]_i_2\
    );
\terminate_flags[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(8),
      I1 => \rxgen/rxd_sync\(15),
      I2 => \rxgen/rxd_sync\(14),
      I3 => \rxgen/rxd_sync\(9),
      O => \n_0_terminate_flags[1]_i_3\
    );
\terminate_flags[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(2),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[2]_i_2\,
      O => \n_0_terminate_flags[2]_i_1\
    );
\terminate_flags[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(18),
      I1 => \rxgen/rxd_sync\(19),
      I2 => \rxgen/rxd_sync\(20),
      I3 => \rxgen/rxd_sync\(21),
      I4 => \n_0_terminate_flags[2]_i_3\,
      O => \n_0_terminate_flags[2]_i_2\
    );
\terminate_flags[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(16),
      I1 => \rxgen/rxd_sync\(23),
      I2 => \rxgen/rxd_sync\(22),
      I3 => \rxgen/rxd_sync\(17),
      O => \n_0_terminate_flags[2]_i_3\
    );
\terminate_flags[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(3),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[3]_i_2\,
      O => \n_0_terminate_flags[3]_i_1\
    );
\terminate_flags[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(26),
      I1 => \rxgen/rxd_sync\(27),
      I2 => \rxgen/rxd_sync\(28),
      I3 => \rxgen/rxd_sync\(29),
      I4 => \n_0_terminate_flags[3]_i_3\,
      O => \n_0_terminate_flags[3]_i_2\
    );
\terminate_flags[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(24),
      I1 => \rxgen/rxd_sync\(31),
      I2 => \rxgen/rxd_sync\(30),
      I3 => \rxgen/rxd_sync\(25),
      O => \n_0_terminate_flags[3]_i_3\
    );
\terminate_flags[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(4),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[4]_i_2\,
      O => \n_0_terminate_flags[4]_i_1\
    );
\terminate_flags[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(34),
      I1 => \rxgen/rxd_sync\(35),
      I2 => \rxgen/rxd_sync\(36),
      I3 => \rxgen/rxd_sync\(37),
      I4 => \n_0_terminate_flags[4]_i_3\,
      O => \n_0_terminate_flags[4]_i_2\
    );
\terminate_flags[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(32),
      I1 => \rxgen/rxd_sync\(39),
      I2 => \rxgen/rxd_sync\(38),
      I3 => \rxgen/rxd_sync\(33),
      O => \n_0_terminate_flags[4]_i_3\
    );
\terminate_flags[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(5),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[5]_i_2\,
      O => \n_0_terminate_flags[5]_i_1\
    );
\terminate_flags[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(42),
      I1 => \rxgen/rxd_sync\(43),
      I2 => \rxgen/rxd_sync\(44),
      I3 => \rxgen/rxd_sync\(45),
      I4 => \n_0_terminate_flags[5]_i_3\,
      O => \n_0_terminate_flags[5]_i_2\
    );
\terminate_flags[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \rxgen/rxd_sync\(40),
      I1 => \rxgen/rxd_sync\(47),
      I2 => \rxgen/rxd_sync\(46),
      I3 => \rxgen/rxd_sync\(41),
      O => \n_0_terminate_flags[5]_i_3\
    );
\terminate_flags[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \rxgen/rxc_sync\(6),
      I1 => \rxgen/decode/frame\,
      I2 => \n_0_terminate_flags[6]_i_2\,
      O => \n_0_terminate_flags[6]_i_1\
    );
\terminate_flags[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \rxgen/rxd_sync\(52),
      I1 => \rxgen/rxd_sync\(53),
      I2 => \rxgen/rxd_sync\(50),
      I3 => \rxgen/rxd_sync\(51),
      I4 => \n_0_terminate_flags[6]_i_3\,
      O => \n_0_terminate_flags[6]_i_2\
    );
\terminate_flags[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(49),
      I1 => \rxgen/rxd_sync\(54),
      I2 => \rxgen/rxd_sync\(48),
      I3 => \rxgen/rxd_sync\(55),
      O => \n_0_terminate_flags[6]_i_3\
    );
\terminate_flags[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_terminate_flags[7]_i_2\,
      I1 => \rxgen/decode/frame\,
      I2 => \rxgen/rxc_sync\(7),
      O => \n_0_terminate_flags[7]_i_1\
    );
\terminate_flags[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \rxgen/rxd_sync\(57),
      I1 => \rxgen/rxd_sync\(62),
      I2 => \rxgen/rxd_sync\(56),
      I3 => \rxgen/rxd_sync\(63),
      I4 => \n_0_error_code_reg[7]_i_2\,
      O => \n_0_terminate_flags[7]_i_2\
    );
terminate_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \rxgen/frame_terminate\(0),
      I1 => \rxgen/error_detection/p_2_in\,
      I2 => \rxgen/length_type\(2),
      I3 => \n_0_rxgen/error_detection/terminate_reg1_reg[4]\,
      I4 => \rxgen/length_type\(1),
      I5 => \rxgen/frame_terminate\(2),
      O => n_0_terminate_ok_i_2
    );
terminate_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \rxgen/frame_terminate\(1),
      I1 => \rxgen/error_detection/p_1_in\,
      I2 => \rxgen/length_type\(2),
      I3 => \n_0_rxgen/error_detection/terminate_reg1_reg[5]\,
      I4 => \rxgen/length_type\(1),
      I5 => \rxgen/frame_terminate\(3),
      O => n_0_terminate_ok_i_3
    );
terminate_ok_reg_i_1: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_terminate_ok_i_2,
      I1 => n_0_terminate_ok_i_3,
      O => n_0_terminate_ok_reg_i_1,
      S => \rxgen/length_type\(0)
    );
\terminate_reg1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_3\,
      I1 => \n_0_terminate_reg1[7]_i_5\,
      I2 => \n_0_terminate_reg1[7]_i_4\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[0]_i_1\
    );
\terminate_reg1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_3\,
      I1 => \n_0_terminate_reg1[7]_i_4\,
      I2 => \n_0_terminate_reg1[7]_i_5\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[1]_i_1\
    );
\terminate_reg1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_3\,
      I1 => \n_0_terminate_reg1[7]_i_4\,
      I2 => \n_0_terminate_reg1[7]_i_5\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[2]_i_1\
    );
\terminate_reg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_4\,
      I1 => \n_0_terminate_reg1[7]_i_5\,
      I2 => \n_0_terminate_reg1[7]_i_3\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[3]_i_1\
    );
\terminate_reg1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_5\,
      I1 => \n_0_terminate_reg1[7]_i_4\,
      I2 => \n_0_terminate_reg1[7]_i_3\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[4]_i_1\
    );
\terminate_reg1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_4\,
      I1 => \n_0_terminate_reg1[7]_i_5\,
      I2 => \n_0_terminate_reg1[7]_i_3\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[5]_i_1\
    );
\terminate_reg1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_4\,
      I1 => \n_0_terminate_reg1[7]_i_5\,
      I2 => \n_0_terminate_reg1[7]_i_3\,
      I3 => \n_0_terminate_reg1[7]_i_2\,
      O => \n_0_terminate_reg1[6]_i_1\
    );
\terminate_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_2\,
      I1 => \n_0_terminate_reg1[7]_i_3\,
      I2 => \n_0_terminate_reg1[7]_i_4\,
      I3 => \n_0_terminate_reg1[7]_i_5\,
      O => \n_0_terminate_reg1[7]_i_1\
    );
\terminate_reg1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \rxgen/frame_terminate\(0),
      I1 => \rxgen/frame_terminate\(1),
      I2 => \rxgen/frame_terminate\(2),
      I3 => \rxgen/frame_terminate\(7),
      I4 => \n_0_terminate_reg1[7]_i_6\,
      O => \n_0_terminate_reg1[7]_i_2\
    );
\terminate_reg1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_6\,
      I1 => \rxgen/frame_terminate\(2),
      I2 => \rxgen/frame_terminate\(1),
      I3 => \rxgen/frame_terminate\(0),
      O => \n_0_terminate_reg1[7]_i_3\
    );
\terminate_reg1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550054"
    )
    port map (
      I0 => \rxgen/frame_terminate\(0),
      I1 => \rxgen/frame_terminate\(5),
      I2 => \rxgen/frame_terminate\(6),
      I3 => \n_0_terminate_reg1[7]_i_7\,
      I4 => \rxgen/frame_terminate\(2),
      I5 => \rxgen/frame_terminate\(1),
      O => \n_0_terminate_reg1[7]_i_4\
    );
\terminate_reg1[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => \n_0_terminate_reg1[7]_i_8\,
      I1 => \rxgen/frame_terminate\(2),
      I2 => \rxgen/frame_terminate\(1),
      I3 => \rxgen/frame_terminate\(0),
      O => \n_0_terminate_reg1[7]_i_5\
    );
\terminate_reg1[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \rxgen/frame_terminate\(5),
      I1 => \rxgen/frame_terminate\(6),
      I2 => \rxgen/frame_terminate\(3),
      I3 => \rxgen/frame_terminate\(4),
      O => \n_0_terminate_reg1[7]_i_6\
    );
\terminate_reg1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(3),
      O => \n_0_terminate_reg1[7]_i_7\
    );
\terminate_reg1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
    port map (
      I0 => \rxgen/frame_terminate\(6),
      I1 => \rxgen/frame_terminate\(5),
      I2 => \rxgen/frame_terminate\(4),
      I3 => \rxgen/frame_terminate\(3),
      I4 => \rxgen/frame_terminate\(1),
      O => \n_0_terminate_reg1[7]_i_8\
    );
termination_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010100"
    )
    port map (
      I0 => n_0_termination_error_i_2,
      I1 => \rxgen/frame_terminate\(6),
      I2 => \rxgen/frame_terminate\(5),
      I3 => \^rx_statistics_valid\,
      I4 => \rxgen/error_detection/termination_error\,
      I5 => \rxgen/frame_terminate\(7),
      O => \rxgen/error_detection/termination_error0\
    );
termination_error_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \rxgen/frame_terminate\(4),
      I1 => \rxgen/frame_terminate\(1),
      I2 => \rxgen/frame_terminate\(0),
      I3 => \rxgen/frame_terminate\(3),
      I4 => \rxgen/frame_terminate\(2),
      O => n_0_termination_error_i_2
    );
\transmit_link_fail/txc_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFBA"
    )
    port map (
      I0 => txc_in(0),
      I1 => \rsgen/rs_disable_reg\,
      I2 => \^status_vector\(1),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txc_out[0]_i_1\
    );
\transmit_link_fail/txc_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFBA"
    )
    port map (
      I0 => txc_in(4),
      I1 => \rsgen/rs_disable_reg\,
      I2 => \^status_vector\(1),
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txc_out[4]_i_1\
    );
\transmit_link_fail/txd_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(11),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[11]_i_1\
    );
\transmit_link_fail/txd_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(12),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[12]_i_1\
    );
\transmit_link_fail/txd_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(13),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[13]_i_1\
    );
\transmit_link_fail/txd_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(14),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[14]_i_1\
    );
\transmit_link_fail/txd_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(15),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[15]_i_1\
    );
\transmit_link_fail/txd_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(19),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[19]_i_1\
    );
\transmit_link_fail/txd_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(20),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[20]_i_1\
    );
\transmit_link_fail/txd_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(21),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[21]_i_1\
    );
\transmit_link_fail/txd_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(22),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[22]_i_1\
    );
\transmit_link_fail/txd_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(23),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[23]_i_1\
    );
\transmit_link_fail/txd_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
    port map (
      I0 => txd_in(25),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[25]_i_1\
    );
\transmit_link_fail/txd_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(27),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[27]_i_1\
    );
\transmit_link_fail/txd_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(28),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[28]_i_1\
    );
\transmit_link_fail/txd_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(29),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[29]_i_1\
    );
\transmit_link_fail/txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
    port map (
      I0 => txd_in(2),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[2]_i_1\
    );
\transmit_link_fail/txd_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(30),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[30]_i_1\
    );
\transmit_link_fail/txd_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(31),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[31]_i_1\
    );
\transmit_link_fail/txd_out[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
    port map (
      I0 => txd_in(34),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[34]_i_1\
    );
\transmit_link_fail/txd_out[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(37),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[37]_i_1\
    );
\transmit_link_fail/txd_out[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(38),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[38]_i_1\
    );
\transmit_link_fail/txd_out[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(43),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[43]_i_1\
    );
\transmit_link_fail/txd_out[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(44),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[44]_i_1\
    );
\transmit_link_fail/txd_out[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(45),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[45]_i_1\
    );
\transmit_link_fail/txd_out[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(46),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[46]_i_1\
    );
\transmit_link_fail/txd_out[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(47),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[47]_i_1\
    );
\transmit_link_fail/txd_out[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(51),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[51]_i_1\
    );
\transmit_link_fail/txd_out[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(52),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[52]_i_1\
    );
\transmit_link_fail/txd_out[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(53),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[53]_i_1\
    );
\transmit_link_fail/txd_out[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(54),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[54]_i_1\
    );
\transmit_link_fail/txd_out[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(55),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[55]_i_1\
    );
\transmit_link_fail/txd_out[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
    port map (
      I0 => txd_in(57),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[57]_i_1\
    );
\transmit_link_fail/txd_out[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(59),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[59]_i_1\
    );
\transmit_link_fail/txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(5),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[5]_i_1\
    );
\transmit_link_fail/txd_out[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(60),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[60]_i_1\
    );
\transmit_link_fail/txd_out[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(61),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[61]_i_1\
    );
\transmit_link_fail/txd_out[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(62),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[62]_i_1\
    );
\transmit_link_fail/txd_out[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(63),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[63]_i_1\
    );
\transmit_link_fail/txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202022"
    )
    port map (
      I0 => txd_in(6),
      I1 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(1),
      I4 => \^status_vector\(0),
      O => \n_0_transmit_link_fail/txd_out[6]_i_1\
    );
tx_axis_in_ack_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011100000111"
    )
    port map (
      I0 => \txgen/pause_status_req\,
      I1 => \txgen/pause_status\,
      I2 => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      I4 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I5 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      O => \txgen/ack_out\
    );
\tx_axis_in_pref[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(0),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(0)
    );
\tx_axis_in_pref[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(10),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(10)
    );
\tx_axis_in_pref[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(11),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(11)
    );
\tx_axis_in_pref[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(12),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(12)
    );
\tx_axis_in_pref[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(13),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(13)
    );
\tx_axis_in_pref[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(14),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(14)
    );
\tx_axis_in_pref[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(15),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(15)
    );
\tx_axis_in_pref[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(16),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(16)
    );
\tx_axis_in_pref[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(17),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(17)
    );
\tx_axis_in_pref[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(18),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(18)
    );
\tx_axis_in_pref[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(19),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(19)
    );
\tx_axis_in_pref[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(1),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(1)
    );
\tx_axis_in_pref[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(20),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(20)
    );
\tx_axis_in_pref[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(21),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(21)
    );
\tx_axis_in_pref[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(22),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(22)
    );
\tx_axis_in_pref[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(23),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(23)
    );
\tx_axis_in_pref[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(24),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(24)
    );
\tx_axis_in_pref[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(25),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(25)
    );
\tx_axis_in_pref[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(26),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(26)
    );
\tx_axis_in_pref[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(27),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(27)
    );
\tx_axis_in_pref[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(28),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(28)
    );
\tx_axis_in_pref[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(29),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(29)
    );
\tx_axis_in_pref[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(2),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(2)
    );
\tx_axis_in_pref[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(30),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(30)
    );
\tx_axis_in_pref[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(31),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(31)
    );
\tx_axis_in_pref[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(32),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(32)
    );
\tx_axis_in_pref[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(33),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(33)
    );
\tx_axis_in_pref[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(34),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(34)
    );
\tx_axis_in_pref[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(35),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(35)
    );
\tx_axis_in_pref[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(36),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(36)
    );
\tx_axis_in_pref[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(37),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(37)
    );
\tx_axis_in_pref[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(38),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(38)
    );
\tx_axis_in_pref[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(39),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(39)
    );
\tx_axis_in_pref[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(3),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(3)
    );
\tx_axis_in_pref[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(40),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(40)
    );
\tx_axis_in_pref[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(41),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(41)
    );
\tx_axis_in_pref[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(42),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(42)
    );
\tx_axis_in_pref[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(43),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(43)
    );
\tx_axis_in_pref[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(44),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(44)
    );
\tx_axis_in_pref[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(45),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(45)
    );
\tx_axis_in_pref[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(46),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(46)
    );
\tx_axis_in_pref[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(47),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(47)
    );
\tx_axis_in_pref[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(48),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(48)
    );
\tx_axis_in_pref[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(49),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(49)
    );
\tx_axis_in_pref[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(4),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(4)
    );
\tx_axis_in_pref[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(50),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(50)
    );
\tx_axis_in_pref[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(51),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(51)
    );
\tx_axis_in_pref[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(52),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(52)
    );
\tx_axis_in_pref[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(53),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(53)
    );
\tx_axis_in_pref[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(54),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(54)
    );
\tx_axis_in_pref[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(55),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(55)
    );
\tx_axis_in_pref[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(56),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(56)
    );
\tx_axis_in_pref[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(57),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(57)
    );
\tx_axis_in_pref[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(58),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(58)
    );
\tx_axis_in_pref[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(59),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(59)
    );
\tx_axis_in_pref[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(5),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(5)
    );
\tx_axis_in_pref[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(60),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(60)
    );
\tx_axis_in_pref[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(61),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(61)
    );
\tx_axis_in_pref[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(62),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(62)
    );
\tx_axis_in_pref[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A80000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1\,
      O => \n_0_tx_axis_in_pref[63]_i_1\
    );
\tx_axis_in_pref[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(63),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(63)
    );
\tx_axis_in_pref[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I4 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I5 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      O => \n_0_tx_axis_in_pref[63]_i_3\
    );
\tx_axis_in_pref[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(6),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(6)
    );
\tx_axis_in_pref[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(7),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(7)
    );
\tx_axis_in_pref[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(8),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(8)
    );
\tx_axis_in_pref[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_tx_axis_in_pref[63]_i_3\,
      I4 => tx_axis_tvalid,
      I5 => tx_axis_tdata(9),
      O => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(9)
    );
\tx_axis_out_ifg_delay[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000030000"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I4 => tx_axis_tvalid,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      O => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\
    );
\tx_axis_out_ifg_delay[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2)
    );
\tx_axis_out_ifg_delay[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      O => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1)
    );
tx_axis_out_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^tx_axis_tready\,
      I1 => n_0_tx_axis_out_tready_i_2,
      I2 => n_0_tx_axis_out_tready_i_3,
      I3 => \n_0_sync_tx_reset_i/reset_out_reg\,
      O => n_0_tx_axis_out_tready_i_1
    );
tx_axis_out_tready_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      O => n_0_tx_axis_out_tready_i_10
    );
tx_axis_out_tready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_axis_tuser(0),
      I1 => tx_axis_tvalid,
      O => \txgen/axi_tx_xgmac_i/if_byte_counter1\
    );
tx_axis_out_tready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4044"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I1 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I4 => n_0_tx_axis_out_tready_i_4,
      O => n_0_tx_axis_out_tready_i_2
    );
tx_axis_out_tready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFDDCDDDCDDDCD"
    )
    port map (
      I0 => n_0_tx_axis_out_tready_i_5,
      I1 => n_0_tx_axis_out_tready_i_6,
      I2 => \n_0_FSM_onehot_axi_tx_state[7]_i_2\,
      I3 => \n_0_FSM_onehot_axi_tx_state[7]_i_3\,
      I4 => n_0_tx_axis_out_tready_i_7,
      I5 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      O => n_0_tx_axis_out_tready_i_3
    );
tx_axis_out_tready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF4FFF0FFFF"
    )
    port map (
      I0 => \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1\,
      I1 => tx_axis_tvalid,
      I2 => \n_0_if_byte_counter[14]_i_3\,
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      O => n_0_tx_axis_out_tready_i_4
    );
tx_axis_out_tready_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_axi_tx_state[6]_i_7\,
      I1 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I2 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      O => n_0_tx_axis_out_tready_i_5
    );
tx_axis_out_tready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEFFFEAAAE"
    )
    port map (
      I0 => n_0_tx_axis_out_tready_i_8,
      I1 => n_0_tx_axis_out_tready_i_9,
      I2 => \n_0_FSM_onehot_axi_tx_state[9]_i_12\,
      I3 => n_0_tx_axis_out_tready_i_10,
      I4 => \txgen/axi_tx_xgmac_i/if_byte_counter1\,
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      O => n_0_tx_axis_out_tready_i_6
    );
tx_axis_out_tready_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      I1 => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      I2 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => n_0_tx_axis_out_tready_i_7
    );
tx_axis_out_tready_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F00"
    )
    port map (
      I0 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I1 => tx_axis_tvalid,
      I2 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(0),
      I3 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(3),
      I4 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(1),
      I5 => \txgen/axi_tx_xgmac_i/axi_tx_state_reg\(2),
      O => n_0_tx_axis_out_tready_i_8
    );
tx_axis_out_tready_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
    port map (
      I0 => tx_axis_tvalid,
      I1 => \txgen/axi_tx_xgmac_i/prefixed_en_d1\,
      I2 => \txgen/axi_tx_xgmac_i/prefixed_en\,
      I3 => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      I4 => \n_0_tx_axis_in_pref[63]_i_3\,
      O => n_0_tx_axis_out_tready_i_9
    );
\tx_statistics_vector[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22000002"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_1\,
      I1 => \n_0_tx_statistics_vector[21]_INST_0_i_1\,
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(3),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(2),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(1),
      O => \^tx_statistics_vector\(21)
    );
\tx_statistics_vector[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFEFFFFFFFFFEF"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(6),
      I1 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(7),
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(0),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(4),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(5),
      I5 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(3),
      O => \n_0_tx_statistics_vector[21]_INST_0_i_1\
    );
\tx_statistics_vector[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_1\,
      I1 => \n_0_tx_statistics_vector[22]_INST_0_i_1\,
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(0),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(7),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(1),
      O => \^tx_statistics_vector\(22)
    );
\tx_statistics_vector[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7FFFFA"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(3),
      I1 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(2),
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(5),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(6),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(4),
      O => \n_0_tx_statistics_vector[22]_INST_0_i_1\
    );
\tx_statistics_vector[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000002000202"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_1\,
      I1 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(7),
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_2\,
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(4),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(5),
      I5 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(6),
      O => \^tx_statistics_vector\(23)
    );
\tx_statistics_vector[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_1\,
      I1 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(4),
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(5),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(7),
      I4 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(6),
      I5 => \n_0_tx_statistics_vector[24]_INST_0_i_2\,
      O => \^tx_statistics_vector\(24)
    );
\tx_statistics_vector[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF01"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1\,
      I1 => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      I2 => \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in\,
      I3 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I4 => \n_0_tx_statistics_vector[24]_INST_0_i_5\,
      I5 => \n_0_txgen/jumbo_en_frame_reg\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_1\
    );
\tx_statistics_vector[24]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(1),
      I1 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(2),
      I2 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(3),
      I3 => \txgen/tx_controller_inst/state_inst/stat_byte_int\(0),
      O => \n_0_tx_statistics_vector[24]_INST_0_i_2\
    );
\tx_statistics_vector[24]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_6\,
      I1 => \n_0_tx_statistics_vector[24]_INST_0_i_7\,
      O => \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in\
    );
\tx_statistics_vector[24]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_4\
    );
\tx_statistics_vector[24]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
    port map (
      I0 => \n_0_is_pause_d1[7]_i_4\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      I4 => \n_0_is_pause_d1[7]_i_2\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_5\
    );
\tx_statistics_vector[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888AAA88888000"
    )
    port map (
      I0 => \n_0_tx_statistics_vector[24]_INST_0_i_8\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6]\,
      I2 => \txgen/vlan_en_frame\,
      I3 => \^tx_statistics_vector\(20),
      I4 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I5 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2]\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_6\
    );
\tx_statistics_vector[24]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
    port map (
      I0 => \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\,
      I1 => \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg\,
      I2 => \txgen/mtu_en_frame\,
      I3 => \n_0_txgen/jumbo_en_frame_reg\,
      I4 => \n_0_tx_statistics_vector[24]_INST_0_i_9\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_7\
    );
\tx_statistics_vector[24]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F0000007F00"
    )
    port map (
      I0 => \txgen/vlan_en_frame\,
      I1 => \^tx_statistics_vector\(20),
      I2 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I3 => \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\,
      I4 => \txgen/mtu_en_frame\,
      I5 => \n_0_txgen/jumbo_en_frame_reg\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_8\
    );
\tx_statistics_vector[24]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2]\,
      I1 => \^tx_statistics_vector\(20),
      I2 => \txgen/vlan_en_frame\,
      I3 => \n_0_txgen/inband_fcs_en_frame_reg\,
      I4 => \txgen/tx_controller_inst/state_inst/max_pkt_reached_reg\,
      O => \n_0_tx_statistics_vector[24]_INST_0_i_9\
    );
tx_success_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      I2 => \txgen/tx_controller_inst/data_avail_muxed\,
      I3 => n_0_tx_success_i_2,
      O => n_0_tx_success_i_1
    );
tx_success_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
    port map (
      I0 => n_0_tx_success_i_3,
      I1 => \n_0_frame_byte_reg[1]_i_6\,
      I2 => \n_0_FSM_onehot_axi_tx_state[2]_i_2\,
      I3 => n_0_is_underrun_i_2,
      I4 => n_0_tx_success_i_4,
      I5 => n_0_tx_success_i_5,
      O => n_0_tx_success_i_2
    );
tx_success_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_2\,
      I1 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      I2 => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      I3 => \n_0_is_data_d1[7]_i_3\,
      O => n_0_tx_success_i_3
    );
tx_success_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => n_0_is_underrun_i_3,
      I1 => \txgen/tx_controller_inst/state_inst/term_reg\,
      I2 => \^tx_statistics_vector\(25),
      I3 => \txgen/mtusize_limit_exceeded\,
      I4 => \^tx_statistics_vector\(3),
      I5 => \txgen/tx_controller_inst/state_inst/error_reg\,
      O => n_0_tx_success_i_4
    );
tx_success_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AB00"
    )
    port map (
      I0 => \n_0_is_data_d1[7]_i_3\,
      I1 => \n_0_is_data_d1[6]_i_2\,
      I2 => \n_0_is_data_d1[7]_i_2\,
      I3 => \txgen/tx_controller_inst/state_inst/max_pkt_len_past60_in\,
      I4 => \n_0_txgen/jumbo_en_frame_reg\,
      I5 => \txgen/mtu_en_frame\,
      O => n_0_tx_success_i_5
    );
\txc_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(1),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[1]_i_1\
    );
\txc_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(2),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[2]_i_1\
    );
\txc_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(3),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[3]_i_1\
    );
\txc_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(5),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[5]_i_1\
    );
\txc_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(6),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[6]_i_1\
    );
\txc_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txc_in(7),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txc_out[7]_i_1\
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(0),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[0]_i_1\
    );
\txd_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(10),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[10]_i_1\
    );
\txd_out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(16),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[16]_i_1\
    );
\txd_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(17),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[17]_i_1\
    );
\txd_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(18),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[18]_i_1\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(1),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[1]_i_1\
    );
\txd_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(24),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[24]_i_1\
    );
\txd_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(26),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[26]_i_1\
    );
\txd_out[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(32),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[32]_i_1\
    );
\txd_out[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(33),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[33]_i_1\
    );
\txd_out[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(40),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[40]_i_1\
    );
\txd_out[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(41),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[41]_i_1\
    );
\txd_out[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(42),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[42]_i_1\
    );
\txd_out[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(48),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[48]_i_1\
    );
\txd_out[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(49),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[49]_i_1\
    );
\txd_out[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(50),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[50]_i_1\
    );
\txd_out[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(56),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[56]_i_1\
    );
\txd_out[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(58),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[58]_i_1\
    );
\txd_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(8),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[8]_i_1\
    );
\txd_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CE"
    )
    port map (
      I0 => \^status_vector\(1),
      I1 => txd_in(9),
      I2 => \rsgen/rs_disable_reg\,
      I3 => \^status_vector\(0),
      O => \n_0_txd_out[9]_i_1\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[0]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[0]\,
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[1]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[2]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[3]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[4]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[5]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[6]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[7]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[8]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_axi_tx_state[9]_i_1\,
      D => \n_0_FSM_onehot_axi_tx_state[9]_i_2\,
      Q => \n_0_txgen/axi_tx_xgmac_i/FSM_onehot_axi_tx_state_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/block_other_underruns_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/axi_tx_xgmac_i/block_other_underruns\,
      Q => \n_0_txgen/axi_tx_xgmac_i/block_other_underruns_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_custom_preamble_en_qualify_i_1,
      Q => \n_0_txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_reg\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/feed_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_feed_d1_i_1,
      Q => \txgen/axi_tx_xgmac_i/feed_d1\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[0]_i_1\,
      Q => \txgen/axi_tx_xgmac_i/minusOp\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[10]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[11]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[12]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[13]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[14]_i_2\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[1]_i_1\,
      Q => \txgen/axi_tx_xgmac_i/minusOp\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[2]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[3]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[4]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[5]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[6]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[7]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[8]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_if_byte_counter[14]_i_1\,
      D => \n_0_if_byte_counter[9]_i_1\,
      Q => \n_0_txgen/axi_tx_xgmac_i/if_byte_counter_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_mtusize_limit_exceeded_int_i_1,
      Q => \txgen/mtusize_limit_exceeded\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(0),
      Q => \txgen/preamble_reg\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(10),
      Q => \txgen/preamble_reg\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(11),
      Q => \txgen/preamble_reg\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(12),
      Q => \txgen/preamble_reg\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(13),
      Q => \txgen/preamble_reg\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(14),
      Q => \txgen/preamble_reg\(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(15),
      Q => \txgen/preamble_reg\(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(16),
      Q => \txgen/preamble_reg\(16),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(17),
      Q => \txgen/preamble_reg\(17),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(18),
      Q => \txgen/preamble_reg\(18),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(19),
      Q => \txgen/preamble_reg\(19),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(1),
      Q => \txgen/preamble_reg\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(20),
      Q => \txgen/preamble_reg\(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(21),
      Q => \txgen/preamble_reg\(21),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(22),
      Q => \txgen/preamble_reg\(22),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(23),
      Q => \txgen/preamble_reg\(23),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(24),
      Q => \txgen/preamble_reg\(24),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(25),
      Q => \txgen/preamble_reg\(25),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(26),
      Q => \txgen/preamble_reg\(26),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(27),
      Q => \txgen/preamble_reg\(27),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(28),
      Q => \txgen/preamble_reg\(28),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(29),
      Q => \txgen/preamble_reg\(29),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(2),
      Q => \txgen/preamble_reg\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(30),
      Q => \txgen/preamble_reg\(30),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(31),
      Q => \txgen/preamble_reg\(31),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(32),
      Q => \txgen/preamble_reg\(32),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(33),
      Q => \txgen/preamble_reg\(33),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(34),
      Q => \txgen/preamble_reg\(34),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(35),
      Q => \txgen/preamble_reg\(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(36),
      Q => \txgen/preamble_reg\(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(37),
      Q => \txgen/preamble_reg\(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(38),
      Q => \txgen/preamble_reg\(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(39),
      Q => \txgen/preamble_reg\(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(3),
      Q => \txgen/preamble_reg\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(40),
      Q => \txgen/preamble_reg\(40),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(41),
      Q => \txgen/preamble_reg\(41),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(42),
      Q => \txgen/preamble_reg\(42),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(43),
      Q => \txgen/preamble_reg\(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(44),
      Q => \txgen/preamble_reg\(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(45),
      Q => \txgen/preamble_reg\(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(46),
      Q => \txgen/preamble_reg\(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(47),
      Q => \txgen/preamble_reg\(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(48),
      Q => \txgen/preamble_reg\(48),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(49),
      Q => \txgen/preamble_reg\(49),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(4),
      Q => \txgen/preamble_reg\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(50),
      Q => \txgen/preamble_reg\(50),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(51),
      Q => \txgen/preamble_reg\(51),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(52),
      Q => \txgen/preamble_reg\(52),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(53),
      Q => \txgen/preamble_reg\(53),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(54),
      Q => \txgen/preamble_reg\(54),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(55),
      Q => \txgen/preamble_reg\(55),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(5),
      Q => \txgen/preamble_reg\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(6),
      Q => \txgen/preamble_reg\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(7),
      Q => \txgen/preamble_reg\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(8),
      Q => \txgen/preamble_reg\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/preamble_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_preamble_reg[55]_i_1\,
      D => \txgen/axi_tx_xgmac_i/p_1_in\(9),
      Q => \txgen/preamble_reg\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/prefixed_en_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/axi_tx_xgmac_i/prefixed_en\,
      Q => \txgen/axi_tx_xgmac_i/prefixed_en_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_prefixed_en_qualify_i_1,
      Q => \n_0_txgen/axi_tx_xgmac_i/prefixed_en_qualify_reg\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_remember_prev_block_underrun_i_1,
      Q => \n_0_txgen/axi_tx_xgmac_i/remember_prev_block_underrun_reg\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/start_given_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_start_given_d1_i_1,
      Q => \n_0_txgen/axi_tx_xgmac_i/start_given_d1_reg\,
      R => \<const0>\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/ack_out\,
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(0),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(10),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(11),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(12),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(13),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(14),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(15),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[15]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(16),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[16]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(17),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[17]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(18),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[18]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(19),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[19]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(1),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(20),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[20]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(21),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[21]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(22),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[22]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(23),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[23]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(24),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[24]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(25),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[25]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(26),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[26]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(27),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[27]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(28),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[28]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(29),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[29]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(2),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(30),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[30]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(31),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[31]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(32),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[32]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(33),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[33]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(34),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[34]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(35),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[35]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(36),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[36]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(37),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[37]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(38),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[38]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(39),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[39]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(3),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(40),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[40]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(41),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[41]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(42),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[42]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(43),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[43]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(44),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[44]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(45),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[45]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(46),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[46]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(47),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[47]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(48),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[48]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(49),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[49]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(4),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(50),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[50]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(51),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[51]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(52),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[52]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(53),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[53]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(54),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[54]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(55),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[55]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(56),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[56]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(57),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[57]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(58),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[58]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(59),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[59]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(5),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(60),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[60]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(61),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[61]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(62),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[62]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(63),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[63]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(6),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(7),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(8),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_tx_axis_in_pref[63]_i_1\,
      D => \txgen/axi_tx_xgmac_i/tx_axis_in_pref\(9),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_pref_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(0),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(10),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(11),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(12),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(13),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(14),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(15),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(16),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(16),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(17),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(17),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(18),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(18),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(19),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(19),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(1),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(20),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(21),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(21),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(22),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(22),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(23),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(23),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(24),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(24),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(25),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(25),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(26),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(26),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(27),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(27),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(28),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(28),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(29),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(29),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(2),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(30),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(30),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(31),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(31),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(32),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(32),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(33),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(33),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(34),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(34),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(35),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(36),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(37),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(38),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(39),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(3),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(40),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(40),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(41),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(41),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(42),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(42),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(43),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(44),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(45),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(46),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(47),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(48),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(48),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(49),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(49),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(4),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(50),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(50),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(51),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(51),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(52),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(52),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(53),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(53),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(54),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(54),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(55),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(55),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(56),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(56),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(57),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(57),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(58),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(58),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(59),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(59),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(5),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(60),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(60),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(61),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(61),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(62),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(62),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(63),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(63),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(6),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(7),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(8),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tdata(9),
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(0),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(1),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(2),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(3),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(4),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(5),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(6),
      Q => \n_0_txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tkeep(7),
      Q => \txgen/axi_tx_xgmac_i/p_0_in8_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tlast,
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_axis_tvalid,
      Q => \txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(0),
      Q => \txgen/ifg_delay\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(1),
      Q => \txgen/ifg_delay\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(2),
      Q => \txgen/ifg_delay\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(3),
      Q => \txgen/ifg_delay\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(4),
      Q => \txgen/ifg_delay\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(5),
      Q => \txgen/ifg_delay\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(6),
      Q => \txgen/ifg_delay\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay0\,
      D => tx_ifg_delay(7),
      Q => \txgen/ifg_delay\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/axi_tx_xgmac_i/tx_axis_out_tready_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_tx_axis_out_tready_i_1,
      Q => \^tx_axis_tready\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(5),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.fc_en_tx_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_cust_preamble_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(7),
      Q => \txgen/axi_tx_xgmac_i/prefixed_en\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_dic_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_G_ASYNC.tx_dic_i_1\,
      Q => \txgen/tx_dic\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(1),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.tx_en_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(8),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.tx_ifg_extension_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_ifs_mode_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(9),
      Q => \txgen/tx_ifs_mode\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(3),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(4),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(14),
      Q => \n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg\,
      R => \<const0>\
    );
\txgen/config_sync_i/G_ASYNC.tx_vlan_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(2),
      Q => \txgen/tx_vlan\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(16),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[0]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(26),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[10]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(27),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[11]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(28),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[12]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(29),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[13]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(30),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[14]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(17),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[1]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(18),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[2]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(19),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[3]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(20),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[4]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(21),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[5]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(22),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[6]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(23),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[7]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(24),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[8]\,
      R => \<const0>\
    );
\txgen/config_sync_i/tx_mtu_size_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => tx_configuration_vector(25),
      Q => \n_0_txgen/config_sync_i/tx_mtu_size_reg[9]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(58),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(59),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(60),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(61),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(62),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(63),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[15]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(56),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[16]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(57),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[17]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(58),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[18]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(59),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[19]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(60),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[20]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(61),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[21]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(62),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[22]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data5\(63),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[23]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(56),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[24]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(57),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[25]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(58),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[26]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(59),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[27]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(60),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[28]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(61),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[29]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(62),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[30]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data4\(63),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[31]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(56),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/data6\(57),
      Q => \n_0_txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      Q => \txgen/crc_pipeline_inst/insertcrc_inst/insert_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      Q => \txgen/crc_pipeline_inst/pos_d1\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      Q => \txgen/crc_pipeline_inst/pos_d1\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      Q => \txgen/crc_pipeline_inst/pos_d1\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg046_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg042_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg036_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg030_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg024_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg017_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg011_out\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/txframer/c_out_reg0\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][0]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][0]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][1]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][1]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][2]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][2]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][3]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][3]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][4]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][5]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][6]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[8][7]_srl10\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(0),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(10),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(11),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(12),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(13),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(14),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(15),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(16),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(17),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(18),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(19),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(1),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(20),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(21),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(22),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(23),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(24),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(25),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(26),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(27),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(28),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(29),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(2),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(30),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(31),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(32),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(33),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(34),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(35),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(36),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(37),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(38),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(39),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(3),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(40),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(41),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(42),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(43),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(44),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(45),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(46),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(47),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(48),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(49),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(4),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(50),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(51),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(52),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(53),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(54),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(55),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(56),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(57),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(58),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(59),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(5),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(60),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(61),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(62),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(63),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(6),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(7),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(8),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/data_in\(9),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][0]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(0),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][10]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(10),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][11]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(11),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][12]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(12),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][13]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(13),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][14]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(14),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][15]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(15),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][16]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(16),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][17]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(17),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][18]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(18),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][19]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(19),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][1]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(1),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][20]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(20),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][21]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(21),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][22]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(22),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][23]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(23),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][24]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(24),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][25]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(25),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][26]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(26),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][27]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(27),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][28]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(28),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][29]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(29),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][2]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(2),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][30]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(30),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][31]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(31),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][32]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(32),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][33]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(33),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][34]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(34),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][35]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(35),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][36]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(36),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][37]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(37),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][38]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(38),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][39]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(39),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][3]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(3),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][40]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(40),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][41]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(41),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][42]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(42),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][43]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(43),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][44]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(44),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][45]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(45),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][46]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(46),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][47]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(47),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][48]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(48),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][49]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(49),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][4]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(4),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][50]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(50),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][51]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(51),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][52]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(52),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][53]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(53),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][54]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(54),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][55]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(55),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][56]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(56),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][57]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(57),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][58]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(58),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][59]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(59),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][5]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(5),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][60]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(60),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][61]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(61),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][62]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(62),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][63]_srl9\,
      Q => \txgen/crc_pipeline_inst/data3\(63),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][6]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(6),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][7]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(7),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][8]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(8),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/d_pipeline_reg[8][9]_srl9\,
      Q => \txgen/crc_pipeline_inst/data7\(9),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\,
      Q => \txgen/flip\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \n_0_txgen/tx_controller_inst/state_inst/flip_reg\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/flip_pipeline_reg[9]_srl10\
    );
\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/insert\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[8]_srl9\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/insert_pipeline_reg[9]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/pos\(0),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/pos\(1),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \txgen/pos\(2),
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][0]_srl9\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][0]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][1]_srl9\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][1]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[8][2]_srl9\,
      Q => \n_0_txgen/crc_pipeline_inst/pipeline_inst/pos_pipeline_reg[9][2]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/calculating_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_calculating_i_1,
      Q => \txgen/crc_pipeline_inst/calculating\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(0),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(10),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(11),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(12),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(13),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(14),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(15),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(16),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(17),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(18),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(19),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(1),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(20),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(21),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(22),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(23),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(24),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(25),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(26),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(27),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(28),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(29),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(2),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(30),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(31),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(3),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(4),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(5),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(6),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(7),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(8),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_d1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\,
      Q => \txgen/crc_pipeline_inst/crc_d1\(9),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[0]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(0),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[1]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(1),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[2]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(2),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[3]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(3),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[4]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(4),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[5]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(5),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_byte_en_reg[6]_i_1\,
      D => \n_0_byte_en_reg[6]_i_2\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg\(6),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift80\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/EQUAL\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg__0\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => tx_clk0,
      D => \n_0_last_data_delay_reg[6]_srl7_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_reg[6]_srl7\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay\(7),
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[0]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[10]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[10]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[11]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[11]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[12]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[12]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[13]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[13]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[14]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[14]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[15]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[15]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[16]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[16]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[17]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[17]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[18]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[18]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[19]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[19]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[1]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[20]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[20]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[21]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[21]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[22]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[22]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[23]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[23]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[24]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[24]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[25]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[25]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[26]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[26]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[27]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[27]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[28]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[28]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[29]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[29]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[2]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[30]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[30]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[31]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[31]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[32]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[32]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[33]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[33]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[34]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[34]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[35]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[35]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[36]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[36]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[37]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[37]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[38]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[38]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[39]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[39]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[3]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[40]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[40]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[41]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[41]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[42]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[42]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[43]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[43]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[44]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[44]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[45]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[45]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[46]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[46]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[47]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[47]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(48),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[48]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(49),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[49]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[4]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(50),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[50]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(51),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[51]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(52),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[52]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(53),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[53]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(54),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[54]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_in\(55),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[55]\,
      R => \n_0_last_data[55]_i_1\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[5]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[6]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[7]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[8]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[8]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_data[9]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[9]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[0]\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[0]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[1]\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[1]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[2]\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[2]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[3]\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_3_in\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[4]\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_7_in\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[5]\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in14_in\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[6]\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg[7]\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_39_in\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[0]_i_1\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[10]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[10]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[11]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[11]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[12]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[12]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[13]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[13]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[14]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[14]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[15]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[15]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[16]_i_1__0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[16]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[17]_i_1__0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[17]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[18]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[18]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[19]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[19]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[1]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[1]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[20]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[20]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[21]_i_1__0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[21]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[22]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[22]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[23]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[23]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[24]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[24]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[25]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[25]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[26]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[26]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[27]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[27]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[28]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[28]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[29]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[29]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[2]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[2]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[30]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[30]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[31]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[31]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[3]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[3]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[4]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[4]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[5]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[5]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[6]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[6]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[7]_i_1__0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[7]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[8]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[8]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg1[9]_i_1\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_reg[9]\,
      R => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(0),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[0]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(10),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[10]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(11),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[11]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(12),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[12]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(13),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[13]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(14),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[14]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(15),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[15]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(16),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[16]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(17),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[17]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(18),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[18]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(19),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[19]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(1),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[1]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(20),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[20]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(21),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[21]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(22),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[22]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(23),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[23]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(24),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[24]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(25),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[25]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(26),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[26]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(27),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[27]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(28),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[28]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(29),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[29]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(2),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[2]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(30),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[30]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(31),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[31]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(3),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[3]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(4),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[4]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(5),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[5]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(6),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[6]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(7),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[7]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(8),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[8]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_reg2[31]_i_1\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in\(9),
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_reg[9]\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_start\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg\,
      R => \<const0>\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[0]\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0331_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0336_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in127_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0340_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in131_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0346_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in135_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0350_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in139_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0353_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in143_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0356_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in147_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0360_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in150_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0364_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in154_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0368_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in159_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0272_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in81_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0372_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in165_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0375_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in169_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0378_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in173_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0384_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in176_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0391_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in182_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0396_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in186_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0398_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in194_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0400_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in198_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0402_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in204_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0404_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_8_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0282_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0408_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_4_in219_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0411_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_1_in227_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0290_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in92_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0297_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in99_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0303_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in102_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0308_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in107_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0313_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in111_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0317_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in113_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_reg0324_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_18_in116_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0\,
      Q => \n_0_txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[0]\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0326_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in122_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0333_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in128_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0337_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in132_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0342_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in136_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0348_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in140_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0352_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in144_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0355_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in148_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0358_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in151_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0363_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_10_in155_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0367_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in160_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0265_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_14_in82_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0371_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_11_in166_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0374_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_12_in170_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0377_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_17_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0381_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in177_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0388_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in183_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0393_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in187_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0397_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in195_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0399_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in199_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0401_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in205_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0403_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_9_in211_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0277_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_13_in88_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0407_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_5_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0410_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_2_in228_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0286_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in93_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0293_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_16_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0299_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in103_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0305_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_15_in108_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0310_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0315_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_20_in114_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_reg0321_out\,
      Q => \txgen/crc_pipeline_inst/txcrc_inst/crc_inst/p_19_in117_in\,
      R => \txgen/is_start\
    );
\txgen/crc_pipeline_inst/txcrc_inst/crc_select_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_crc_select_i_1,
      Q => \txgen/crc_pipeline_inst/crc_select\,
      R => \<const0>\
    );
\txgen/decode_frame/broadcast_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_broadcast_i_1,
      Q => \^tx_statistics_vector\(1),
      R => \<const0>\
    );
\txgen/decode_frame/dst_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(0),
      Q => \txgen/decode_frame/dst_addr\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(10),
      Q => \txgen/decode_frame/dst_addr\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(11),
      Q => \txgen/decode_frame/dst_addr\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(12),
      Q => \txgen/decode_frame/dst_addr\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(13),
      Q => \txgen/decode_frame/dst_addr\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(14),
      Q => \txgen/decode_frame/dst_addr\(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(15),
      Q => \txgen/decode_frame/dst_addr\(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(16),
      Q => \txgen/decode_frame/dst_addr\(16),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(17),
      Q => \txgen/decode_frame/dst_addr\(17),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(18),
      Q => \txgen/decode_frame/dst_addr\(18),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(19),
      Q => \txgen/decode_frame/dst_addr\(19),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(1),
      Q => \txgen/decode_frame/dst_addr\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(20),
      Q => \txgen/decode_frame/dst_addr\(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(21),
      Q => \txgen/decode_frame/dst_addr\(21),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(22),
      Q => \txgen/decode_frame/dst_addr\(22),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(23),
      Q => \txgen/decode_frame/dst_addr\(23),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(24),
      Q => \txgen/decode_frame/dst_addr\(24),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(25),
      Q => \txgen/decode_frame/dst_addr\(25),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(26),
      Q => \txgen/decode_frame/dst_addr\(26),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(27),
      Q => \txgen/decode_frame/dst_addr\(27),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(28),
      Q => \txgen/decode_frame/dst_addr\(28),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(29),
      Q => \txgen/decode_frame/dst_addr\(29),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(2),
      Q => \txgen/decode_frame/dst_addr\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(30),
      Q => \txgen/decode_frame/dst_addr\(30),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(31),
      Q => \txgen/decode_frame/dst_addr\(31),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(32),
      Q => \txgen/decode_frame/dst_addr\(32),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(33),
      Q => \txgen/decode_frame/dst_addr\(33),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(34),
      Q => \txgen/decode_frame/dst_addr\(34),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(35),
      Q => \txgen/decode_frame/dst_addr\(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(36),
      Q => \txgen/decode_frame/dst_addr\(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(37),
      Q => \txgen/decode_frame/dst_addr\(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(38),
      Q => \txgen/decode_frame/dst_addr\(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(39),
      Q => \txgen/decode_frame/dst_addr\(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(3),
      Q => \txgen/decode_frame/dst_addr\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(40),
      Q => \txgen/decode_frame/dst_addr\(40),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(41),
      Q => \txgen/decode_frame/dst_addr\(41),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(42),
      Q => \txgen/decode_frame/dst_addr\(42),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(43),
      Q => \txgen/decode_frame/dst_addr\(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(44),
      Q => \txgen/decode_frame/dst_addr\(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(45),
      Q => \txgen/decode_frame/dst_addr\(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(46),
      Q => \txgen/decode_frame/dst_addr\(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(47),
      Q => \txgen/decode_frame/dst_addr\(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(4),
      Q => \txgen/decode_frame/dst_addr\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(5),
      Q => \txgen/decode_frame/dst_addr\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(6),
      Q => \txgen/decode_frame/dst_addr\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(7),
      Q => \txgen/decode_frame/dst_addr\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(8),
      Q => \txgen/decode_frame/dst_addr\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/dst_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d1\,
      D => \txgen/data_in\(9),
      Q => \txgen/decode_frame/dst_addr\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/frame_is_ctrl_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_frame_is_ctrl_i_1,
      Q => \^tx_statistics_vector\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/frame_is_vlan_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_frame_is_vlan_i_1,
      Q => \^tx_statistics_vector\(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(32),
      Q => \n_0_txgen/decode_frame/len_type_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(42),
      Q => \n_0_txgen/decode_frame/len_type_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(43),
      Q => \txgen/decode_frame/p_8_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(44),
      Q => \n_0_txgen/decode_frame/len_type_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(45),
      Q => \n_0_txgen/decode_frame/len_type_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(46),
      Q => \n_0_txgen/decode_frame/len_type_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(47),
      Q => \n_0_txgen/decode_frame/len_type_reg[15]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(33),
      Q => \n_0_txgen/decode_frame/len_type_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(34),
      Q => \n_0_txgen/decode_frame/len_type_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(35),
      Q => \txgen/decode_frame/p_2_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(36),
      Q => \n_0_txgen/decode_frame/len_type_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(37),
      Q => \n_0_txgen/decode_frame/len_type_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(38),
      Q => \n_0_txgen/decode_frame/len_type_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(39),
      Q => \txgen/decode_frame/p_4_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(40),
      Q => \n_0_txgen/decode_frame/len_type_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/len_type_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/decode_frame/start_d2\,
      D => \txgen/data_in\(41),
      Q => \n_0_txgen/decode_frame/len_type_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/multicast_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_multicast_i_1,
      Q => \^tx_statistics_vector\(2),
      R => \<const0>\
    );
\txgen/decode_frame/start_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_start\,
      Q => \txgen/decode_frame/start_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/start_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/decode_frame/start_d1\,
      Q => \txgen/decode_frame/start_d2\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/decode_frame/start_d3_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/decode_frame/start_d2\,
      Q => \txgen/decode_frame/start_d3\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/ifg_dic_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \txgen/tx_dic\,
      Q => \txgen/ifg_dic_frame\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/ifs_mode_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \txgen/tx_ifs_mode\,
      Q => \txgen/ifs_mode_frame\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/inband_fcs_en_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/G_ASYNC.tx_inband_fcs_en_reg\,
      Q => \n_0_txgen/inband_fcs_en_frame_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/jumbo_en_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/G_ASYNC.tx_jumbo_en_reg\,
      Q => \n_0_txgen/jumbo_en_frame_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_en_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/G_ASYNC.tx_mtu_enable_reg\,
      Q => \txgen/mtu_en_frame\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[0]\,
      Q => \n_0_txgen/mtu_size_frame_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[10]\,
      Q => \n_0_txgen/mtu_size_frame_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[11]\,
      Q => \n_0_txgen/mtu_size_frame_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[12]\,
      Q => \n_0_txgen/mtu_size_frame_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[13]\,
      Q => \n_0_txgen/mtu_size_frame_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[14]\,
      Q => \n_0_txgen/mtu_size_frame_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[1]\,
      Q => \n_0_txgen/mtu_size_frame_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[2]\,
      Q => \n_0_txgen/mtu_size_frame_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[3]\,
      Q => \n_0_txgen/mtu_size_frame_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[4]\,
      Q => \n_0_txgen/mtu_size_frame_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[5]\,
      Q => \n_0_txgen/mtu_size_frame_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[6]\,
      Q => \n_0_txgen/mtu_size_frame_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[7]\,
      Q => \n_0_txgen/mtu_size_frame_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[8]\,
      Q => \n_0_txgen/mtu_size_frame_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/mtu_size_frame_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \n_0_txgen/config_sync_i/tx_mtu_size_reg[9]\,
      Q => \n_0_txgen/mtu_size_frame_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_d1_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][4]\,
      Q => \txgen/startalignment/c_d1\(4),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_d1_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][5]\,
      Q => \txgen/startalignment/c_d1\(5),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_d1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][6]\,
      Q => \txgen/startalignment/c_d1\(6),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_d1_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/crc_pipeline_inst/pipeline_inst/c_pipeline_reg[9][7]\,
      Q => \txgen/startalignment/c_d1\(7),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[0]_i_1\,
      Q => txc_in(0),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[1]_i_1\,
      Q => txc_in(1),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[2]_i_1\,
      Q => txc_in(2),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[3]_i_1\,
      Q => txc_in(3),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[4]_i_1\,
      Q => txc_in(4),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[5]_i_1\,
      Q => txc_in(5),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[6]_i_1\,
      Q => txc_in(6),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/c_out_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_c_out[7]_i_1\,
      Q => txc_in(7),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[32]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[32]_i_1\,
      Q => \txgen/startalignment/d_d1\(32),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[33]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[33]_i_1\,
      Q => \txgen/startalignment/d_d1\(33),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[34]_i_1\,
      Q => \txgen/startalignment/d_d1\(34),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[35]_i_1\,
      Q => \txgen/startalignment/d_d1\(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[36]_i_1\,
      Q => \txgen/startalignment/d_d1\(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[37]_i_1\,
      Q => \txgen/startalignment/d_d1\(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[38]_i_1\,
      Q => \txgen/startalignment/d_d1\(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[39]_i_1\,
      Q => \txgen/startalignment/d_d1\(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[40]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[40]_i_1\,
      Q => \txgen/startalignment/d_d1\(40),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[41]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[41]_i_1\,
      Q => \txgen/startalignment/d_d1\(41),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[42]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[42]_i_1\,
      Q => \txgen/startalignment/d_d1\(42),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[43]_i_1\,
      Q => \txgen/startalignment/d_d1\(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[44]_i_1\,
      Q => \txgen/startalignment/d_d1\(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[45]_i_1\,
      Q => \txgen/startalignment/d_d1\(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[46]_i_1\,
      Q => \txgen/startalignment/d_d1\(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[47]_i_1\,
      Q => \txgen/startalignment/d_d1\(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[48]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[48]_i_1\,
      Q => \txgen/startalignment/d_d1\(48),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[49]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[49]_i_1\,
      Q => \txgen/startalignment/d_d1\(49),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[50]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[50]_i_1\,
      Q => \txgen/startalignment/d_d1\(50),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[51]_i_1\,
      Q => \txgen/startalignment/d_d1\(51),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[52]_i_1\,
      Q => \txgen/startalignment/d_d1\(52),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[53]_i_1\,
      Q => \txgen/startalignment/d_d1\(53),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[54]_i_1\,
      Q => \txgen/startalignment/d_d1\(54),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[55]_i_1\,
      Q => \txgen/startalignment/d_d1\(55),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[56]_i_1\,
      Q => \txgen/startalignment/d_d1\(56),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[57]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[57]_i_1\,
      Q => \txgen/startalignment/d_d1\(57),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[58]_i_1\,
      Q => \txgen/startalignment/d_d1\(58),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[59]_i_1\,
      Q => \txgen/startalignment/d_d1\(59),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[60]_i_1\,
      Q => \txgen/startalignment/d_d1\(60),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[61]_i_1\,
      Q => \txgen/startalignment/d_d1\(61),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[62]_i_1\,
      Q => \txgen/startalignment/d_d1\(62),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_d1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_d1[63]_i_1\,
      Q => \txgen/startalignment/d_d1\(63),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[0]_i_1\,
      Q => txd_in(0),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[10]_i_1\,
      Q => txd_in(10),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[11]_i_1\,
      Q => txd_in(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[12]_i_1\,
      Q => txd_in(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[13]_i_1\,
      Q => txd_in(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[14]_i_1\,
      Q => txd_in(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[15]_i_1\,
      Q => txd_in(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[16]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[16]_i_1\,
      Q => txd_in(16),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[17]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[17]_i_1\,
      Q => txd_in(17),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[18]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[18]_i_1\,
      Q => txd_in(18),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[19]_i_1\,
      Q => txd_in(19),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[1]_i_1\,
      Q => txd_in(1),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[20]_i_1\,
      Q => txd_in(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[21]_i_1\,
      Q => txd_in(21),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[22]_i_1\,
      Q => txd_in(22),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[23]_i_1\,
      Q => txd_in(23),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[24]_i_1\,
      Q => txd_in(24),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[25]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[25]_i_1\,
      Q => txd_in(25),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[26]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[26]_i_1\,
      Q => txd_in(26),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[27]_i_1\,
      Q => txd_in(27),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[28]_i_1\,
      Q => txd_in(28),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[29]_i_1\,
      Q => txd_in(29),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[2]_i_1\,
      Q => txd_in(2),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[30]_i_1\,
      Q => txd_in(30),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[31]_i_1\,
      Q => txd_in(31),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[32]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[32]_i_1\,
      Q => txd_in(32),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[33]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[33]_i_1\,
      Q => txd_in(33),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[34]_i_1\,
      Q => txd_in(34),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[35]_i_1\,
      Q => txd_in(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[36]_i_1\,
      Q => txd_in(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[37]_i_1\,
      Q => txd_in(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[38]_i_1\,
      Q => txd_in(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[39]_i_1\,
      Q => txd_in(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[3]_i_1\,
      Q => txd_in(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[40]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[40]_i_1\,
      Q => txd_in(40),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[41]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[41]_i_1\,
      Q => txd_in(41),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[42]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[42]_i_1\,
      Q => txd_in(42),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[43]_i_1\,
      Q => txd_in(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[44]_i_1\,
      Q => txd_in(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[45]_i_1\,
      Q => txd_in(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[46]_i_1\,
      Q => txd_in(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[47]_i_1\,
      Q => txd_in(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[48]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[48]_i_1\,
      Q => txd_in(48),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[49]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[49]_i_1\,
      Q => txd_in(49),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[4]_i_1\,
      Q => txd_in(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[50]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[50]_i_1\,
      Q => txd_in(50),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[51]_i_1\,
      Q => txd_in(51),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[52]_i_1\,
      Q => txd_in(52),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[53]_i_1\,
      Q => txd_in(53),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[54]_i_1\,
      Q => txd_in(54),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[55]_i_1\,
      Q => txd_in(55),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[56]_i_1\,
      Q => txd_in(56),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[57]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[57]_i_1\,
      Q => txd_in(57),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[58]_i_1\,
      Q => txd_in(58),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[59]_i_1\,
      Q => txd_in(59),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[5]_i_1\,
      Q => txd_in(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[60]_i_1\,
      Q => txd_in(60),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[61]_i_1\,
      Q => txd_in(61),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[62]_i_1\,
      Q => txd_in(62),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[63]_i_1\,
      Q => txd_in(63),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[6]_i_1\,
      Q => txd_in(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[7]_i_1\,
      Q => txd_in(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[8]_i_1\,
      Q => txd_in(8),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/startalignment/d_out_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out[9]_i_1\,
      Q => txd_in(9),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/axi_eof_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/axi_eof\,
      Q => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(0),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(1),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(2),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(3),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(4),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(5),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(6),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/data_avail_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/data_avail\(7),
      Q => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ack_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/ack_out\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/ack_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ack_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/ack_d1\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/ack_d2\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/deferring_q_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_deferring_q_i_1,
      Q => \txgen/tx_controller_inst/ifg_control_inst/deferring_q\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/eof_during_pad_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame0\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/eof_underrun_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun0\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/eof_underrun\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/flip_save_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_flip_save_i_1,
      Q => \txgen/tx_controller_inst/ifg_control_inst/flip_save\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_frame_da_muxed_i_1,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/frame_offset[0]_i_1\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(0),
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/frame_offset[1]_i_1\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(1),
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/frame_offset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/frame_offset[2]_i_1\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/frame_offset\(2),
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[0]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[0]\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(8),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value[1]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[1]\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(0),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(1),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(2),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \n_0_G_LAN_ONLY.ifg_base_value[5]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(4),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(5),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(6),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_base_load_value\(7),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_calc/G_LAN_ONLY.ifg_base_value_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/ifg_calc/current_dic_value[0]_i_1\,
      Q => \txgen/tx_controller_inst/current_dic_value\(0),
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/ifg_calc/current_dic_value[1]_i_1\,
      Q => \txgen/tx_controller_inst/current_dic_value\(1),
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/ifg_dic_frame\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[0]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[1]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[2]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[3]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[4]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[5]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[6]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_count[7]_i_1\,
      D => \n_0_count[7]_i_2\,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_ifg_control_inst/ifg_counter/count[8]_i_1\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/ifg_counter/p_0_in\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_pause_crc_reg_i_1,
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_G_LAN_ONLY.ifg_base_value[10]_i_1\,
      D => \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof0\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/state_in_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_state_in_frame_i_1,
      Q => \txgen/tx_controller_inst/ifg_control_inst/state_in_frame\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/next_state\(0),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/next_state\(1),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/ifg_control_inst/next_state\(2),
      Q => \n_0_txgen/tx_controller_inst/ifg_control_inst/state_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[0]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[0]\,
      S => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[10]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[10]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[11]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[11]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[12]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[12]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[13]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[13]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[14]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[14]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[15]_i_3\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[15]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[1]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[1]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[2]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[2]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[3]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[3]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[4]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[4]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[5]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[5]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[6]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[6]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[7]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[7]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[8]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[8]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \n_0_FSM_onehot_state[15]_i_2\,
      D => \n_0_FSM_onehot_state[9]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/FSM_onehot_state_reg[9]\,
      R => \n_0_FSM_onehot_state[15]_i_1\
    );
\txgen/tx_controller_inst/state_inst/axi_eof_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/tx_controller_inst/axi_eof_reg_reg\,
      Q => \txgen/tx_controller_inst/ifg_control_inst/axi_eof_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_7_byte_count_reg[0]_i_3\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(0),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_5_byte_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(10),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_4_byte_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(11),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_7_byte_count_reg[12]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg__0\(12),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_6_byte_count_reg[0]_i_3\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(1),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_5_byte_count_reg[0]_i_3\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(2),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_4_byte_count_reg[0]_i_3\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(3),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_7_byte_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(4),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_6_byte_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(5),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_5_byte_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(6),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_4_byte_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(7),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_7_byte_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(8),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/state_inst/byte_count\,
      D => \n_6_byte_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/byte_count_reg\(9),
      R => \n_0_byte_count[0]_i_1\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(0),
      Q => \txgen/tx_controller_inst/L\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(10),
      Q => \txgen/tx_controller_inst/L\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(11),
      Q => \txgen/tx_controller_inst/L\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(1),
      Q => \txgen/tx_controller_inst/L\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(2),
      Q => \txgen/tx_controller_inst/L\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(3),
      Q => \txgen/tx_controller_inst/L\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(4),
      Q => \txgen/tx_controller_inst/L\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(5),
      Q => \txgen/tx_controller_inst/L\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(6),
      Q => \txgen/tx_controller_inst/L\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(7),
      Q => \txgen/tx_controller_inst/L\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(8),
      Q => \txgen/tx_controller_inst/L\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/byte_count_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/byte_count_reg\(9),
      Q => \txgen/tx_controller_inst/L\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/sel\,
      D => \txgen/tx_controller_inst/plusOp\(0),
      Q => \txgen/tx_controller_inst/state_inst/count_reg\(0),
      S => \n_0_count[3]_i_1__0\
    );
\txgen/tx_controller_inst/state_inst/count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/sel\,
      D => \txgen/tx_controller_inst/plusOp\(1),
      Q => \txgen/tx_controller_inst/state_inst/count_reg\(1),
      R => \n_0_count[3]_i_1__0\
    );
\txgen/tx_controller_inst/state_inst/count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/sel\,
      D => \txgen/tx_controller_inst/plusOp\(2),
      Q => \txgen/tx_controller_inst/state_inst/count_reg\(2),
      R => \n_0_count[3]_i_1__0\
    );
\txgen/tx_controller_inst/state_inst/count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/tx_controller_inst/sel\,
      D => \txgen/tx_controller_inst/plusOp\(3),
      Q => \txgen/tx_controller_inst/state_inst/count_reg\(3),
      R => \n_0_count[3]_i_1__0\
    );
\txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/crc_dv_reg[0]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_dv_reg[1]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/p_11_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/crc_dv_reg[2]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/p_13_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_dv_reg[3]_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/crc_dv_reg_reg[3]\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/crc_insert_d_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/crc_insert_int139_in\,
      Q => \txgen/tx_controller_inst/state_inst/crc_insert_d\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_pos_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/crc_pos_int\(0),
      Q => \txgen/tx_controller_inst/state_inst/crc_pos_d\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_pos_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/crc_pos_int\(1),
      Q => \txgen/tx_controller_inst/state_inst/crc_pos_d\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/crc_pos_d_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/crc_pos_int\(2),
      Q => \txgen/tx_controller_inst/state_inst/crc_pos_d\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[2]\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[6]\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_txgen/tx_controller_inst/data_avail_reg_reg[7]\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/data_avail_direct_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/error_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_error_reg_i_1__0\,
      Q => \txgen/tx_controller_inst/state_inst/error_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/flip_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_flip_int_i_1,
      Q => \txgen/tx_controller_inst/flip_int\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/flip_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/flip_int\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/flip_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[0]_i_1\,
      Q => \^tx_statistics_vector\(5),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[10]_i_1\,
      Q => \^tx_statistics_vector\(15),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[11]_i_1\,
      Q => \^tx_statistics_vector\(16),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[12]_i_1\,
      Q => \^tx_statistics_vector\(17),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[13]_i_1\,
      Q => \^tx_statistics_vector\(18),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[14]_i_1\,
      Q => \^tx_statistics_vector\(19),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[1]_i_1\,
      Q => \^tx_statistics_vector\(6),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[2]_i_1\,
      Q => \^tx_statistics_vector\(7),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[3]_i_1\,
      Q => \^tx_statistics_vector\(8),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[4]_i_1\,
      Q => \^tx_statistics_vector\(9),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[5]_i_1\,
      Q => \^tx_statistics_vector\(10),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[6]_i_1\,
      Q => \^tx_statistics_vector\(11),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[7]_i_1\,
      Q => \^tx_statistics_vector\(12),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[8]_i_1\,
      Q => \^tx_statistics_vector\(13),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/frame_byte_reg_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/frame_byte_reg[9]_i_1\,
      Q => \^tx_statistics_vector\(14),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/in_frame_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_in_frame_reg_i_1,
      Q => \txgen/tx_controller_inst/state_inst/in_frame_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/is_pad_reg_3_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(3),
      Q => \txgen/tx_controller_inst/state_inst/is_pad_reg_3\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/is_underrun_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/underrun\,
      Q => \txgen/is_underrun\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/last_bytes\(0),
      Q => \txgen/tx_controller_inst/frame_byte_count\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/last_bytes\(1),
      Q => \txgen/tx_controller_inst/L\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/last_bytes_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_last_bytes_reg[2]_i_1\,
      Q => \txgen/tx_controller_inst/L\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/load_max_count_reg\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_load_max_count_i_1,
      Q => \txgen/tx_controller_inst/state_inst/load_max_count\,
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_enable_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_max_count_enable_i_1,
      Q => \n_0_txgen/tx_controller_inst/state_inst/max_count_enable_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_7_max_count_reg[0]_i_2\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_5_max_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_4_max_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_6_max_count_reg[0]_i_2\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_5_max_count_reg[0]_i_2\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_4_max_count_reg[0]_i_2\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_7_max_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_6_max_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_5_max_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_4_max_count_reg[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_7_max_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_max_count[0]_i_1\,
      D => \n_6_max_count_reg[8]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/max_count_reg\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_pkt_len_reached_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_max_pkt_len_reached_i_1,
      Q => \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/max_pkt_len_reached\,
      Q => \txgen/tx_controller_inst/state_inst/max_pkt_reached_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/max_pkt_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_max_pkt_reg_i_1,
      Q => \txgen/tx_controller_inst/state_inst/max_pkt_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/min_pkt_len_past_i_1\,
      Q => \n_0_txgen/tx_controller_inst/state_inst/min_pkt_len_past_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/min_pkt_len_reached_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/min_pkt_len_reached_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/min_pkt_len_reached\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/mtusize_limit_exceeded_d1_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/mtusize_limit_exceeded\,
      Q => \txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/pause_data_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/pause_data_count[0]_i_1\,
      Q => \txgen/pause_tx_count\(0),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/pause_data_count[1]_i_1\,
      Q => \txgen/pause_tx_count\(1),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/pause_data_count[2]_i_1\,
      Q => \txgen/pause_tx_count\(2),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_req_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_pause_req_reg_i_1,
      Q => \n_0_txgen/tx_controller_inst/state_inst/pause_req_reg_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_stats_update_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_pause_stats_update_i_1,
      Q => \txgen/tx_controller_inst/pause_stats_update\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/data_avail_muxed\,
      Q => \txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/pause_tx_scheduled_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_pause_tx_scheduled_i_1,
      Q => \txgen/tx_controller_inst/data_avail_muxed\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/pause_vector_c_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/pause_vector_c0\,
      Q => \^tx_statistics_vector\(25),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg_next_terminate[0]_i_1\,
      Q => \txgen/tx_controller_inst/reg_next_terminate\(0),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg_next_terminate[1]_i_1\,
      Q => \txgen/tx_controller_inst/reg_next_terminate\(1),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg_next_terminate[2]_i_1\,
      Q => \txgen/tx_controller_inst/reg_next_terminate\(2),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_reg_next_terminate[3]_i_1\,
      Q => \txgen/tx_controller_inst/reg_next_terminate\(3),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/reg_next_terminate_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/reg_next_terminate[4]_i_1\,
      Q => \txgen/tx_controller_inst/reg_next_terminate\(4),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/start_alignment_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_start_alignment_i_1,
      Q => \txgen/tx_controller_inst/start_align_current\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/start_int_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_is_start_d1_i_1,
      Q => \txgen/tx_controller_inst/state_inst/start_int_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/start_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_start_reg_i_1,
      Q => \n_0_txgen/tx_controller_inst/state_inst/start_reg_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/stat_byte_int[0]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[1]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[2]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[3]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[4]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_state_inst/stat_byte_int[5]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[6]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/stat_byte_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_stat_byte_int[7]_i_1\,
      Q => \txgen/tx_controller_inst/state_inst/stat_byte_int\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_controller_inst/state_inst/status_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_status_valid_i_1,
      Q => tx_statistics_valid,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/term_next_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_term_next_reg_i_1,
      Q => \txgen/tx_controller_inst/state_inst/term_next_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/term_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_controller_inst/state_inst/term_reg20_out\,
      Q => \txgen/tx_controller_inst/state_inst/term_reg\,
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/tx_success_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_tx_success_i_1,
      Q => \^tx_statistics_vector\(0),
      R => \<const0>\
    );
\txgen/tx_controller_inst/state_inst/underrun_store_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_underrun_store_i_1,
      Q => \^tx_statistics_vector\(3),
      R => \<const0>\
    );
\txgen/tx_pause_control_i/count_set_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_count_set_int_i_1,
      Q => \txgen/pause_status_req\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/count_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_count_set_i_1,
      Q => \txgen/tx_pause_control_i/count_set\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/good_frame_in_tx_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_pause_control_i/q\,
      Q => \txgen/tx_pause_control_i/good_frame_in_tx_d1\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/pause_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_7_pause_count_reg[0]_i_2\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_5_pause_count_reg[8]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(10),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_4_pause_count_reg[8]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_7_pause_count_reg[12]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_6_pause_count_reg[12]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_5_pause_count_reg[12]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_4_pause_count_reg[12]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_6_pause_count_reg[0]_i_2\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_5_pause_count_reg[0]_i_2\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_4_pause_count_reg[0]_i_2\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(3),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_7_pause_count_reg[4]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(4),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_6_pause_count_reg[4]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(5),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_5_pause_count_reg[4]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(6),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_4_pause_count_reg[4]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(7),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_7_pause_count_reg[8]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(8),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \n_0_pause_count[0]_i_1\,
      D => \n_6_pause_count_reg[8]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_count_reg\(9),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/tx_pause_control_i/pause_quanta_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_pause_quanta[0]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_quanta\(0),
      R => \<const0>\
    );
\txgen/tx_pause_control_i/pause_quanta_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_pause_quanta[1]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_quanta\(1),
      R => \<const0>\
    );
\txgen/tx_pause_control_i/pause_quanta_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_pause_quanta[2]_i_1\,
      Q => \txgen/tx_pause_control_i/pause_quanta\(2),
      R => \<const0>\
    );
\txgen/tx_pause_control_i/pause_status_int_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_pause_status_int_i_1,
      Q => \txgen/pause_status\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/sync_i/d_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => good_frame_to_tx,
      Q => \txgen/tx_pause_control_i/d_1\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/sync_i/d_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_pause_control_i/d_1\,
      Q => \txgen/tx_pause_control_i/d_2\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/sync_i/d_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_pause_control_i/d_2\,
      Q => \txgen/tx_pause_control_i/d_3\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/sync_i/d_4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_pause_control_i/d_3\,
      Q => \txgen/tx_pause_control_i/d_4\,
      R => \<const0>\
    );
\txgen/tx_pause_control_i/sync_i/q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/tx_pause_control_i/d_4\,
      Q => \txgen/tx_pause_control_i/q\,
      R => \<const0>\
    );
\txgen/txframer/crc_data_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_data_reg[0]_i_1\,
      Q => \n_0_txgen/txframer/crc_data_reg_reg[0]\,
      R => \<const0>\
    );
\txgen/txframer/crc_data_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_data_reg[1]_i_1\,
      Q => \n_0_txgen/txframer/crc_data_reg_reg[1]\,
      R => \<const0>\
    );
\txgen/txframer/crc_data_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_data_reg[2]_i_1\,
      Q => \txgen/txframer/p_0_in1_in\,
      R => \<const0>\
    );
\txgen/txframer/crc_insert_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_insert\,
      Q => \txgen/txframer/crc_insert_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/crc_insert_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_crc_insert_out_i_1,
      Q => \txgen/insert\,
      R => \<const0>\
    );
\txgen/txframer/crc_pos_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pos\(0),
      Q => \txgen/txframer/crc_pos_d1\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/crc_pos_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pos\(1),
      Q => \txgen/txframer/crc_pos_d1\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/crc_pos_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/crc_pos\(2),
      Q => \txgen/txframer/crc_pos_d1\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/crc_pos_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_pos_out[0]_i_1\,
      Q => \txgen/pos\(0),
      R => \<const0>\
    );
\txgen/txframer/crc_pos_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_pos_out[1]_i_1\,
      Q => \txgen/pos\(1),
      R => \<const0>\
    );
\txgen/txframer/crc_pos_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_crc_pos_out[2]_i_1\,
      Q => \txgen/pos\(2),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(0),
      Q => \txgen/txframer/d_in_d1\(0),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(10),
      Q => \txgen/txframer/d_in_d1\(10),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(11),
      Q => \txgen/txframer/d_in_d1\(11),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(12),
      Q => \txgen/txframer/d_in_d1\(12),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(13),
      Q => \txgen/txframer/d_in_d1\(13),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(14),
      Q => \txgen/txframer/d_in_d1\(14),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(15),
      Q => \txgen/txframer/d_in_d1\(15),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(16),
      Q => \txgen/txframer/d_in_d1\(16),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(17),
      Q => \txgen/txframer/d_in_d1\(17),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(18),
      Q => \txgen/txframer/d_in_d1\(18),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(19),
      Q => \txgen/txframer/d_in_d1\(19),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(1),
      Q => \txgen/txframer/d_in_d1\(1),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(20),
      Q => \txgen/txframer/d_in_d1\(20),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(21),
      Q => \txgen/txframer/d_in_d1\(21),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(22),
      Q => \txgen/txframer/d_in_d1\(22),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(23),
      Q => \txgen/txframer/d_in_d1\(23),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(24),
      Q => \txgen/txframer/d_in_d1\(24),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(25),
      Q => \txgen/txframer/d_in_d1\(25),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(26),
      Q => \txgen/txframer/d_in_d1\(26),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(27),
      Q => \txgen/txframer/d_in_d1\(27),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(28),
      Q => \txgen/txframer/d_in_d1\(28),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(29),
      Q => \txgen/txframer/d_in_d1\(29),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(2),
      Q => \txgen/txframer/d_in_d1\(2),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(30),
      Q => \txgen/txframer/d_in_d1\(30),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(31),
      Q => \txgen/txframer/d_in_d1\(31),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(32),
      Q => \txgen/txframer/d_in_d1\(32),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(33),
      Q => \txgen/txframer/d_in_d1\(33),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(34),
      Q => \txgen/txframer/d_in_d1\(34),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(35),
      Q => \txgen/txframer/d_in_d1\(35),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(36),
      Q => \txgen/txframer/d_in_d1\(36),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(37),
      Q => \txgen/txframer/d_in_d1\(37),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(38),
      Q => \txgen/txframer/d_in_d1\(38),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(39),
      Q => \txgen/txframer/d_in_d1\(39),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(3),
      Q => \txgen/txframer/d_in_d1\(3),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(40),
      Q => \txgen/txframer/d_in_d1\(40),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(41),
      Q => \txgen/txframer/d_in_d1\(41),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(42),
      Q => \txgen/txframer/d_in_d1\(42),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(43),
      Q => \txgen/txframer/d_in_d1\(43),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(44),
      Q => \txgen/txframer/d_in_d1\(44),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(45),
      Q => \txgen/txframer/d_in_d1\(45),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(46),
      Q => \txgen/txframer/d_in_d1\(46),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(47),
      Q => \txgen/txframer/d_in_d1\(47),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(48),
      Q => \txgen/txframer/d_in_d1\(48),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(49),
      Q => \txgen/txframer/d_in_d1\(49),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(4),
      Q => \txgen/txframer/d_in_d1\(4),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(50),
      Q => \txgen/txframer/d_in_d1\(50),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(51),
      Q => \txgen/txframer/d_in_d1\(51),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(52),
      Q => \txgen/txframer/d_in_d1\(52),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(53),
      Q => \txgen/txframer/d_in_d1\(53),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(54),
      Q => \txgen/txframer/d_in_d1\(54),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(55),
      Q => \txgen/txframer/d_in_d1\(55),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(56),
      Q => \txgen/txframer/d_in_d1\(56),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(57),
      Q => \txgen/txframer/d_in_d1\(57),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(58),
      Q => \txgen/txframer/d_in_d1\(58),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(59),
      Q => \txgen/txframer/d_in_d1\(59),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(5),
      Q => \txgen/txframer/d_in_d1\(5),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(60),
      Q => \txgen/txframer/d_in_d1\(60),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(61),
      Q => \txgen/txframer/d_in_d1\(61),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(62),
      Q => \txgen/txframer/d_in_d1\(62),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(63),
      Q => \txgen/txframer/d_in_d1\(63),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(6),
      Q => \txgen/txframer/d_in_d1\(6),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(7),
      Q => \txgen/txframer/d_in_d1\(7),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(8),
      Q => \txgen/txframer/d_in_d1\(8),
      R => \<const0>\
    );
\txgen/txframer/d_in_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/d_in\(9),
      Q => \txgen/txframer/d_in_d1\(9),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(0),
      Q => \n_0_txgen/txframer/d_in_d2_reg[0]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(10),
      Q => \txgen/txframer/p_1_in\(2),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(11),
      Q => \txgen/txframer/p_1_in\(3),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(12),
      Q => \txgen/txframer/p_1_in\(4),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(13),
      Q => \txgen/txframer/p_1_in\(5),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(14),
      Q => \txgen/txframer/p_1_in\(6),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(15),
      Q => \txgen/txframer/p_1_in\(7),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(16),
      Q => \n_0_txgen/txframer/d_in_d2_reg[16]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(17),
      Q => \n_0_txgen/txframer/d_in_d2_reg[17]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(18),
      Q => \n_0_txgen/txframer/d_in_d2_reg[18]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(19),
      Q => \n_0_txgen/txframer/d_in_d2_reg[19]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(1),
      Q => \n_0_txgen/txframer/d_in_d2_reg[1]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(20),
      Q => \n_0_txgen/txframer/d_in_d2_reg[20]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(21),
      Q => \n_0_txgen/txframer/d_in_d2_reg[21]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(22),
      Q => \n_0_txgen/txframer/d_in_d2_reg[22]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(23),
      Q => \n_0_txgen/txframer/d_in_d2_reg[23]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(24),
      Q => \n_0_txgen/txframer/d_in_d2_reg[24]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(25),
      Q => \n_0_txgen/txframer/d_in_d2_reg[25]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(26),
      Q => \n_0_txgen/txframer/d_in_d2_reg[26]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(27),
      Q => \n_0_txgen/txframer/d_in_d2_reg[27]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(28),
      Q => \n_0_txgen/txframer/d_in_d2_reg[28]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(29),
      Q => \n_0_txgen/txframer/d_in_d2_reg[29]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(2),
      Q => \n_0_txgen/txframer/d_in_d2_reg[2]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(30),
      Q => \n_0_txgen/txframer/d_in_d2_reg[30]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(31),
      Q => \n_0_txgen/txframer/d_in_d2_reg[31]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(32),
      Q => \n_0_txgen/txframer/d_in_d2_reg[32]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(33),
      Q => \n_0_txgen/txframer/d_in_d2_reg[33]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(34),
      Q => \n_0_txgen/txframer/d_in_d2_reg[34]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(35),
      Q => \n_0_txgen/txframer/d_in_d2_reg[35]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(36),
      Q => \n_0_txgen/txframer/d_in_d2_reg[36]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(37),
      Q => \n_0_txgen/txframer/d_in_d2_reg[37]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(38),
      Q => \n_0_txgen/txframer/d_in_d2_reg[38]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(39),
      Q => \n_0_txgen/txframer/d_in_d2_reg[39]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(3),
      Q => \n_0_txgen/txframer/d_in_d2_reg[3]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(40),
      Q => \n_0_txgen/txframer/d_in_d2_reg[40]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(41),
      Q => \n_0_txgen/txframer/d_in_d2_reg[41]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(42),
      Q => \n_0_txgen/txframer/d_in_d2_reg[42]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(43),
      Q => \n_0_txgen/txframer/d_in_d2_reg[43]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(44),
      Q => \n_0_txgen/txframer/d_in_d2_reg[44]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(45),
      Q => \n_0_txgen/txframer/d_in_d2_reg[45]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(46),
      Q => \n_0_txgen/txframer/d_in_d2_reg[46]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(47),
      Q => \n_0_txgen/txframer/d_in_d2_reg[47]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(48),
      Q => \n_0_txgen/txframer/d_in_d2_reg[48]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(49),
      Q => \n_0_txgen/txframer/d_in_d2_reg[49]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(4),
      Q => \n_0_txgen/txframer/d_in_d2_reg[4]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(50),
      Q => \n_0_txgen/txframer/d_in_d2_reg[50]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(51),
      Q => \n_0_txgen/txframer/d_in_d2_reg[51]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(52),
      Q => \n_0_txgen/txframer/d_in_d2_reg[52]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(53),
      Q => \n_0_txgen/txframer/d_in_d2_reg[53]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(54),
      Q => \n_0_txgen/txframer/d_in_d2_reg[54]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(55),
      Q => \n_0_txgen/txframer/d_in_d2_reg[55]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(56),
      Q => \n_0_txgen/txframer/d_in_d2_reg[56]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(57),
      Q => \n_0_txgen/txframer/d_in_d2_reg[57]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(58),
      Q => \n_0_txgen/txframer/d_in_d2_reg[58]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(59),
      Q => \n_0_txgen/txframer/d_in_d2_reg[59]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(5),
      Q => \n_0_txgen/txframer/d_in_d2_reg[5]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(60),
      Q => \n_0_txgen/txframer/d_in_d2_reg[60]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(61),
      Q => \n_0_txgen/txframer/d_in_d2_reg[61]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(62),
      Q => \n_0_txgen/txframer/d_in_d2_reg[62]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(63),
      Q => \n_0_txgen/txframer/d_in_d2_reg[63]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(6),
      Q => \n_0_txgen/txframer/d_in_d2_reg[6]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(7),
      Q => \n_0_txgen/txframer/d_in_d2_reg[7]\,
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(8),
      Q => \txgen/txframer/p_1_in\(0),
      R => \<const0>\
    );
\txgen/txframer/d_in_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/d_in_d1\(9),
      Q => \txgen/txframer/p_1_in\(1),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[0]_i_1\,
      Q => \txgen/data_in\(0),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[10]_i_1\,
      Q => \txgen/data_in\(10),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[11]_i_1\,
      Q => \txgen/data_in\(11),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[12]_i_1\,
      Q => \txgen/data_in\(12),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[13]_i_1\,
      Q => \txgen/data_in\(13),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[14]_i_1\,
      Q => \txgen/data_in\(14),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[15]_i_1\,
      Q => \txgen/data_in\(15),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[16]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[16]_i_1\,
      Q => \txgen/data_in\(16),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[17]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[17]_i_1\,
      Q => \txgen/data_in\(17),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[18]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[18]_i_1\,
      Q => \txgen/data_in\(18),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[19]_i_1\,
      Q => \txgen/data_in\(19),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[1]_i_1\,
      Q => \txgen/data_in\(1),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[20]_i_1\,
      Q => \txgen/data_in\(20),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[21]_i_1\,
      Q => \txgen/data_in\(21),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[22]_i_1\,
      Q => \txgen/data_in\(22),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[23]_i_1\,
      Q => \txgen/data_in\(23),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[24]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[24]_i_1\,
      Q => \txgen/data_in\(24),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[25]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[25]_i_1\,
      Q => \txgen/data_in\(25),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[26]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[26]_i_1\,
      Q => \txgen/data_in\(26),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[27]_i_1\,
      Q => \txgen/data_in\(27),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[28]_i_1\,
      Q => \txgen/data_in\(28),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[29]_i_1\,
      Q => \txgen/data_in\(29),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[2]_i_1\,
      Q => \txgen/data_in\(2),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[30]_i_1\,
      Q => \txgen/data_in\(30),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[31]_i_1\,
      Q => \txgen/data_in\(31),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[32]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[32]_i_1\,
      Q => \txgen/data_in\(32),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[33]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[33]_i_1\,
      Q => \txgen/data_in\(33),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[34]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[34]_i_1\,
      Q => \txgen/data_in\(34),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[35]_i_1\,
      Q => \txgen/data_in\(35),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[36]_i_1\,
      Q => \txgen/data_in\(36),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[37]_i_1\,
      Q => \txgen/data_in\(37),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[38]_i_1\,
      Q => \txgen/data_in\(38),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[39]_i_1\,
      Q => \txgen/data_in\(39),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[3]_i_1\,
      Q => \txgen/data_in\(3),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[40]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[40]_i_1\,
      Q => \txgen/data_in\(40),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[41]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[41]_i_1\,
      Q => \txgen/data_in\(41),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[42]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[42]_i_1\,
      Q => \txgen/data_in\(42),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[43]_i_1\,
      Q => \txgen/data_in\(43),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[44]_i_1\,
      Q => \txgen/data_in\(44),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[45]_i_1\,
      Q => \txgen/data_in\(45),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[46]_i_1\,
      Q => \txgen/data_in\(46),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[47]_i_1\,
      Q => \txgen/data_in\(47),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[48]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[48]_i_1\,
      Q => \txgen/data_in\(48),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[49]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[49]_i_1\,
      Q => \txgen/data_in\(49),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[4]_i_1\,
      Q => \txgen/data_in\(4),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[50]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[50]_i_1\,
      Q => \txgen/data_in\(50),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[51]_i_1\,
      Q => \txgen/data_in\(51),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[52]_i_1\,
      Q => \txgen/data_in\(52),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[53]_i_1\,
      Q => \txgen/data_in\(53),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[54]_i_1\,
      Q => \txgen/data_in\(54),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[55]_i_1\,
      Q => \txgen/data_in\(55),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[56]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[56]_i_1\,
      Q => \txgen/data_in\(56),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[57]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[57]_i_1\,
      Q => \txgen/data_in\(57),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[58]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[58]_i_1\,
      Q => \txgen/data_in\(58),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[59]_i_1\,
      Q => \txgen/data_in\(59),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[5]_i_1\,
      Q => \txgen/data_in\(5),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[60]_i_1\,
      Q => \txgen/data_in\(60),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[61]_i_1\,
      Q => \txgen/data_in\(61),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[62]_i_1\,
      Q => \txgen/data_in\(62),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[63]_i_1\,
      Q => \txgen/data_in\(63),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[6]_i_1\,
      Q => \txgen/data_in\(6),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[7]_i_1\,
      Q => \txgen/data_in\(7),
      R => \<const0>\
    );
\txgen/txframer/d_out_int_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[8]_i_1\,
      Q => \txgen/data_in\(8),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/d_out_int_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \n_0_d_out_int[9]_i_1\,
      Q => \txgen/data_in\(9),
      S => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/error_reg_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_error_reg_i_1,
      Q => \txgen/txframer/error_reg\,
      R => \<const0>\
    );
\txgen/txframer/is_data_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(0),
      Q => \n_0_txgen/txframer/is_data_d1_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(1),
      Q => \txgen/txframer/p_1_in37_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(2),
      Q => \txgen/txframer/p_1_in31_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(3),
      Q => \txgen/txframer/p_1_in25_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(4),
      Q => \txgen/txframer/p_1_in18_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(5),
      Q => \txgen/txframer/p_1_in12_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(6),
      Q => \txgen/txframer/p_1_in6_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_data_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_data\(7),
      Q => \txgen/txframer/p_1_in4_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_error_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_error\,
      Q => \txgen/txframer/is_error_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(0),
      Q => \n_0_txgen/txframer/is_pad_d1_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(1),
      Q => \txgen/txframer/p_3_in38_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(2),
      Q => \txgen/txframer/p_3_in32_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(3),
      Q => \txgen/txframer/p_3_in26_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(4),
      Q => \txgen/txframer/p_3_in19_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(5),
      Q => \txgen/txframer/p_3_in13_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(6),
      Q => \txgen/txframer/p_3_in7_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pad_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pad\(7),
      Q => \txgen/txframer/p_3_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \n_0_txgen/txframer/is_pause_d1_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in39_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in33_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in27_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in21_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in14_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in8_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_pause_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_pause\(0),
      Q => \txgen/txframer/p_2_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_start_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => n_0_is_start_d1_i_1,
      Q => \txgen/txframer/is_start_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(0),
      Q => \n_0_txgen/txframer/is_terminate_d1_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(1),
      Q => \txgen/txframer/p_0_in83_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(2),
      Q => \txgen/txframer/p_0_in80_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(3),
      Q => \txgen/txframer/p_0_in77_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(4),
      Q => \txgen/txframer/p_0_in74_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(5),
      Q => \txgen/txframer/p_0_in71_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(6),
      Q => \txgen/txframer/p_0_in69_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_terminate_d1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_terminate\(7),
      Q => \txgen/txframer/p_0_in64_in\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/is_underrun_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/is_underrun\,
      Q => \txgen/txframer/is_underrun_d1\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(32),
      Q => \n_0_txgen/txframer/pause_source_held_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(42),
      Q => \n_0_txgen/txframer/pause_source_held_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(43),
      Q => \n_0_txgen/txframer/pause_source_held_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(44),
      Q => \n_0_txgen/txframer/pause_source_held_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(45),
      Q => \n_0_txgen/txframer/pause_source_held_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(46),
      Q => \n_0_txgen/txframer/pause_source_held_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(47),
      Q => \n_0_txgen/txframer/pause_source_held_reg[15]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(48),
      Q => \n_0_txgen/txframer/pause_source_held_reg[16]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(49),
      Q => \n_0_txgen/txframer/pause_source_held_reg[17]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(50),
      Q => \n_0_txgen/txframer/pause_source_held_reg[18]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(51),
      Q => \n_0_txgen/txframer/pause_source_held_reg[19]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(33),
      Q => \n_0_txgen/txframer/pause_source_held_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(52),
      Q => \n_0_txgen/txframer/pause_source_held_reg[20]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(53),
      Q => \n_0_txgen/txframer/pause_source_held_reg[21]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(54),
      Q => \n_0_txgen/txframer/pause_source_held_reg[22]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(55),
      Q => \n_0_txgen/txframer/pause_source_held_reg[23]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(56),
      Q => \n_0_txgen/txframer/pause_source_held_reg[24]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(57),
      Q => \n_0_txgen/txframer/pause_source_held_reg[25]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(58),
      Q => \n_0_txgen/txframer/pause_source_held_reg[26]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(59),
      Q => \n_0_txgen/txframer/pause_source_held_reg[27]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(60),
      Q => \n_0_txgen/txframer/pause_source_held_reg[28]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(61),
      Q => \n_0_txgen/txframer/pause_source_held_reg[29]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(34),
      Q => \n_0_txgen/txframer/pause_source_held_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(62),
      Q => \n_0_txgen/txframer/pause_source_held_reg[30]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(63),
      Q => \n_0_txgen/txframer/pause_source_held_reg[31]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(64),
      Q => \n_0_txgen/txframer/pause_source_held_reg[32]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(65),
      Q => \n_0_txgen/txframer/pause_source_held_reg[33]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(66),
      Q => \n_0_txgen/txframer/pause_source_held_reg[34]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(67),
      Q => \n_0_txgen/txframer/pause_source_held_reg[35]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(68),
      Q => \n_0_txgen/txframer/pause_source_held_reg[36]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(69),
      Q => \n_0_txgen/txframer/pause_source_held_reg[37]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(70),
      Q => \n_0_txgen/txframer/pause_source_held_reg[38]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(71),
      Q => \n_0_txgen/txframer/pause_source_held_reg[39]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(35),
      Q => \n_0_txgen/txframer/pause_source_held_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(72),
      Q => \n_0_txgen/txframer/pause_source_held_reg[40]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(73),
      Q => \n_0_txgen/txframer/pause_source_held_reg[41]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(74),
      Q => \n_0_txgen/txframer/pause_source_held_reg[42]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(75),
      Q => \n_0_txgen/txframer/pause_source_held_reg[43]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(76),
      Q => \n_0_txgen/txframer/pause_source_held_reg[44]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(77),
      Q => \n_0_txgen/txframer/pause_source_held_reg[45]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(78),
      Q => \n_0_txgen/txframer/pause_source_held_reg[46]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(79),
      Q => \n_0_txgen/txframer/pause_source_held_reg[47]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(36),
      Q => \n_0_txgen/txframer/pause_source_held_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(37),
      Q => \n_0_txgen/txframer/pause_source_held_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(38),
      Q => \n_0_txgen/txframer/pause_source_held_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(39),
      Q => \n_0_txgen/txframer/pause_source_held_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(40),
      Q => \n_0_txgen/txframer/pause_source_held_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_source_held_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => tx_configuration_vector(41),
      Q => \n_0_txgen/txframer/pause_source_held_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_tx_count_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/pause_tx_count\(0),
      Q => \txgen/txframer/pause_tx_count_d1\(0),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_tx_count_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/pause_tx_count\(1),
      Q => \txgen/txframer/pause_tx_count_d1\(1),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_tx_count_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/pause_tx_count\(2),
      Q => \txgen/txframer/pause_tx_count_d1\(2),
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(0),
      Q => \n_0_txgen/txframer/pause_value_held_reg[0]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(10),
      Q => \n_0_txgen/txframer/pause_value_held_reg[10]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(11),
      Q => \n_0_txgen/txframer/pause_value_held_reg[11]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(12),
      Q => \n_0_txgen/txframer/pause_value_held_reg[12]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(13),
      Q => \n_0_txgen/txframer/pause_value_held_reg[13]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(14),
      Q => \n_0_txgen/txframer/pause_value_held_reg[14]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(15),
      Q => \n_0_txgen/txframer/pause_value_held_reg[15]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(1),
      Q => \n_0_txgen/txframer/pause_value_held_reg[1]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(2),
      Q => \n_0_txgen/txframer/pause_value_held_reg[2]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(3),
      Q => \n_0_txgen/txframer/pause_value_held_reg[3]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(4),
      Q => \n_0_txgen/txframer/pause_value_held_reg[4]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(5),
      Q => \n_0_txgen/txframer/pause_value_held_reg[5]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(6),
      Q => \n_0_txgen/txframer/pause_value_held_reg[6]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(7),
      Q => \n_0_txgen/txframer/pause_value_held_reg[7]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(8),
      Q => \n_0_txgen/txframer/pause_value_held_reg[8]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/pause_value_held_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => pause_req,
      D => pause_val(9),
      Q => \n_0_txgen/txframer/pause_value_held_reg[9]\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/txframer/start_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \<const1>\,
      D => \txgen/txframer/is_start_d1\,
      Q => \txgen/is_start\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
\txgen/vlan_en_frame_reg\: unisim.vcomponents.FDRE
    port map (
      C => tx_clk0,
      CE => \txgen/ack_out\,
      D => \txgen/tx_vlan\,
      Q => \txgen/vlan_en_frame\,
      R => \n_0_sync_tx_reset_i/reset_out_reg\
    );
type_not_length_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => n_0_type_not_length_i_2,
      I1 => \rxgen/length_type\(10),
      I2 => \rxgen/length_type\(9),
      I3 => \rxgen/length_type\(14),
      I4 => \rxgen/length_type\(15),
      O => n_0_type_not_length_i_1
    );
type_not_length_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \rxgen/length_type\(11),
      I1 => \rxgen/length_type\(13),
      I2 => \rxgen/length_type\(12),
      O => n_0_type_not_length_i_2
    );
underrun_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444774744444444"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => \txgen/underrun\,
      I2 => \n_0_tx_statistics_vector[24]_INST_0_i_5\,
      I3 => \n_0_tx_statistics_vector[24]_INST_0_i_4\,
      I4 => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\,
      I5 => \^tx_statistics_vector\(3),
      O => n_0_underrun_store_i_1
    );
underrun_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sync_tx_reset_i/reset_out_reg\,
      I1 => n_0_is_start_d1_i_1,
      O => \txgen/tx_controller_inst/state_inst/min_pkt_len_past\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_mac_ipten_gig_eth_mac_v13_0 is
  port (
    O1 : out STD_LOGIC;
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    rx_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    rx_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xgmii_txd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    tx_axis_aresetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    tx_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pause_req : in STD_LOGIC;
    rx_axis_aresetn : in STD_LOGIC;
    tx_configuration_vector : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rx_configuration_vector : in STD_LOGIC_VECTOR ( 73 downto 0 );
    tx_clk0 : in STD_LOGIC;
    tx_dcm_locked : in STD_LOGIC;
    rx_clk0 : in STD_LOGIC;
    rx_dcm_locked : in STD_LOGIC;
    xgmii_rxd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ten_gig_eth_mac_ipten_gig_eth_mac_v13_0;

architecture STRUCTURE of ten_gig_eth_mac_ipten_gig_eth_mac_v13_0 is
  signal \<const0>\ : STD_LOGIC;
  signal n_0_xgmac_inst_i_1 : STD_LOGIC;
  signal n_0_xgmac_inst_i_2 : STD_LOGIC;
  signal n_100_xgmac_inst : STD_LOGIC;
  signal n_101_xgmac_inst : STD_LOGIC;
  signal n_102_xgmac_inst : STD_LOGIC;
  signal n_103_xgmac_inst : STD_LOGIC;
  signal n_104_xgmac_inst : STD_LOGIC;
  signal n_105_xgmac_inst : STD_LOGIC;
  signal n_106_xgmac_inst : STD_LOGIC;
  signal n_107_xgmac_inst : STD_LOGIC;
  signal n_108_xgmac_inst : STD_LOGIC;
  signal n_109_xgmac_inst : STD_LOGIC;
  signal n_10_xgmac_inst : STD_LOGIC;
  signal n_110_xgmac_inst : STD_LOGIC;
  signal n_111_xgmac_inst : STD_LOGIC;
  signal n_112_xgmac_inst : STD_LOGIC;
  signal n_113_xgmac_inst : STD_LOGIC;
  signal n_114_xgmac_inst : STD_LOGIC;
  signal n_115_xgmac_inst : STD_LOGIC;
  signal n_116_xgmac_inst : STD_LOGIC;
  signal n_117_xgmac_inst : STD_LOGIC;
  signal n_118_xgmac_inst : STD_LOGIC;
  signal n_119_xgmac_inst : STD_LOGIC;
  signal n_11_xgmac_inst : STD_LOGIC;
  signal n_120_xgmac_inst : STD_LOGIC;
  signal n_121_xgmac_inst : STD_LOGIC;
  signal n_122_xgmac_inst : STD_LOGIC;
  signal n_123_xgmac_inst : STD_LOGIC;
  signal n_124_xgmac_inst : STD_LOGIC;
  signal n_125_xgmac_inst : STD_LOGIC;
  signal n_126_xgmac_inst : STD_LOGIC;
  signal n_127_xgmac_inst : STD_LOGIC;
  signal n_128_xgmac_inst : STD_LOGIC;
  signal n_129_xgmac_inst : STD_LOGIC;
  signal n_12_xgmac_inst : STD_LOGIC;
  signal n_13_xgmac_inst : STD_LOGIC;
  signal n_14_xgmac_inst : STD_LOGIC;
  signal n_15_xgmac_inst : STD_LOGIC;
  signal n_16_xgmac_inst : STD_LOGIC;
  signal n_17_xgmac_inst : STD_LOGIC;
  signal n_18_xgmac_inst : STD_LOGIC;
  signal n_19_xgmac_inst : STD_LOGIC;
  signal n_1_xgmac_inst : STD_LOGIC;
  signal n_20_xgmac_inst : STD_LOGIC;
  signal n_21_xgmac_inst : STD_LOGIC;
  signal n_22_xgmac_inst : STD_LOGIC;
  signal n_232_xgmac_inst : STD_LOGIC;
  signal n_233_xgmac_inst : STD_LOGIC;
  signal n_234_xgmac_inst : STD_LOGIC;
  signal n_235_xgmac_inst : STD_LOGIC;
  signal n_236_xgmac_inst : STD_LOGIC;
  signal n_237_xgmac_inst : STD_LOGIC;
  signal n_238_xgmac_inst : STD_LOGIC;
  signal n_239_xgmac_inst : STD_LOGIC;
  signal n_23_xgmac_inst : STD_LOGIC;
  signal n_240_xgmac_inst : STD_LOGIC;
  signal n_241_xgmac_inst : STD_LOGIC;
  signal n_242_xgmac_inst : STD_LOGIC;
  signal n_243_xgmac_inst : STD_LOGIC;
  signal n_244_xgmac_inst : STD_LOGIC;
  signal n_245_xgmac_inst : STD_LOGIC;
  signal n_246_xgmac_inst : STD_LOGIC;
  signal n_247_xgmac_inst : STD_LOGIC;
  signal n_248_xgmac_inst : STD_LOGIC;
  signal n_249_xgmac_inst : STD_LOGIC;
  signal n_24_xgmac_inst : STD_LOGIC;
  signal n_250_xgmac_inst : STD_LOGIC;
  signal n_251_xgmac_inst : STD_LOGIC;
  signal n_252_xgmac_inst : STD_LOGIC;
  signal n_253_xgmac_inst : STD_LOGIC;
  signal n_254_xgmac_inst : STD_LOGIC;
  signal n_255_xgmac_inst : STD_LOGIC;
  signal n_256_xgmac_inst : STD_LOGIC;
  signal n_257_xgmac_inst : STD_LOGIC;
  signal n_258_xgmac_inst : STD_LOGIC;
  signal n_259_xgmac_inst : STD_LOGIC;
  signal n_25_xgmac_inst : STD_LOGIC;
  signal n_260_xgmac_inst : STD_LOGIC;
  signal n_261_xgmac_inst : STD_LOGIC;
  signal n_262_xgmac_inst : STD_LOGIC;
  signal n_263_xgmac_inst : STD_LOGIC;
  signal n_264_xgmac_inst : STD_LOGIC;
  signal n_265_xgmac_inst : STD_LOGIC;
  signal n_266_xgmac_inst : STD_LOGIC;
  signal n_267_xgmac_inst : STD_LOGIC;
  signal n_268_xgmac_inst : STD_LOGIC;
  signal n_269_xgmac_inst : STD_LOGIC;
  signal n_26_xgmac_inst : STD_LOGIC;
  signal n_270_xgmac_inst : STD_LOGIC;
  signal n_271_xgmac_inst : STD_LOGIC;
  signal n_272_xgmac_inst : STD_LOGIC;
  signal n_273_xgmac_inst : STD_LOGIC;
  signal n_274_xgmac_inst : STD_LOGIC;
  signal n_275_xgmac_inst : STD_LOGIC;
  signal n_276_xgmac_inst : STD_LOGIC;
  signal n_277_xgmac_inst : STD_LOGIC;
  signal n_278_xgmac_inst : STD_LOGIC;
  signal n_279_xgmac_inst : STD_LOGIC;
  signal n_27_xgmac_inst : STD_LOGIC;
  signal n_280_xgmac_inst : STD_LOGIC;
  signal n_281_xgmac_inst : STD_LOGIC;
  signal n_282_xgmac_inst : STD_LOGIC;
  signal n_283_xgmac_inst : STD_LOGIC;
  signal n_284_xgmac_inst : STD_LOGIC;
  signal n_285_xgmac_inst : STD_LOGIC;
  signal n_286_xgmac_inst : STD_LOGIC;
  signal n_287_xgmac_inst : STD_LOGIC;
  signal n_288_xgmac_inst : STD_LOGIC;
  signal n_289_xgmac_inst : STD_LOGIC;
  signal n_28_xgmac_inst : STD_LOGIC;
  signal n_290_xgmac_inst : STD_LOGIC;
  signal n_291_xgmac_inst : STD_LOGIC;
  signal n_292_xgmac_inst : STD_LOGIC;
  signal n_293_xgmac_inst : STD_LOGIC;
  signal n_294_xgmac_inst : STD_LOGIC;
  signal n_295_xgmac_inst : STD_LOGIC;
  signal n_296_xgmac_inst : STD_LOGIC;
  signal n_297_xgmac_inst : STD_LOGIC;
  signal n_298_xgmac_inst : STD_LOGIC;
  signal n_299_xgmac_inst : STD_LOGIC;
  signal n_29_xgmac_inst : STD_LOGIC;
  signal n_2_xgmac_inst : STD_LOGIC;
  signal n_300_xgmac_inst : STD_LOGIC;
  signal n_301_xgmac_inst : STD_LOGIC;
  signal n_302_xgmac_inst : STD_LOGIC;
  signal n_303_xgmac_inst : STD_LOGIC;
  signal n_304_xgmac_inst : STD_LOGIC;
  signal n_305_xgmac_inst : STD_LOGIC;
  signal n_306_xgmac_inst : STD_LOGIC;
  signal n_307_xgmac_inst : STD_LOGIC;
  signal n_308_xgmac_inst : STD_LOGIC;
  signal n_309_xgmac_inst : STD_LOGIC;
  signal n_30_xgmac_inst : STD_LOGIC;
  signal n_310_xgmac_inst : STD_LOGIC;
  signal n_311_xgmac_inst : STD_LOGIC;
  signal n_312_xgmac_inst : STD_LOGIC;
  signal n_313_xgmac_inst : STD_LOGIC;
  signal n_314_xgmac_inst : STD_LOGIC;
  signal n_315_xgmac_inst : STD_LOGIC;
  signal n_316_xgmac_inst : STD_LOGIC;
  signal n_317_xgmac_inst : STD_LOGIC;
  signal n_318_xgmac_inst : STD_LOGIC;
  signal n_319_xgmac_inst : STD_LOGIC;
  signal n_31_xgmac_inst : STD_LOGIC;
  signal n_320_xgmac_inst : STD_LOGIC;
  signal n_321_xgmac_inst : STD_LOGIC;
  signal n_322_xgmac_inst : STD_LOGIC;
  signal n_323_xgmac_inst : STD_LOGIC;
  signal n_324_xgmac_inst : STD_LOGIC;
  signal n_325_xgmac_inst : STD_LOGIC;
  signal n_326_xgmac_inst : STD_LOGIC;
  signal n_327_xgmac_inst : STD_LOGIC;
  signal n_328_xgmac_inst : STD_LOGIC;
  signal n_329_xgmac_inst : STD_LOGIC;
  signal n_32_xgmac_inst : STD_LOGIC;
  signal n_330_xgmac_inst : STD_LOGIC;
  signal n_331_xgmac_inst : STD_LOGIC;
  signal n_332_xgmac_inst : STD_LOGIC;
  signal n_333_xgmac_inst : STD_LOGIC;
  signal n_334_xgmac_inst : STD_LOGIC;
  signal n_335_xgmac_inst : STD_LOGIC;
  signal n_336_xgmac_inst : STD_LOGIC;
  signal n_337_xgmac_inst : STD_LOGIC;
  signal n_338_xgmac_inst : STD_LOGIC;
  signal n_339_xgmac_inst : STD_LOGIC;
  signal n_33_xgmac_inst : STD_LOGIC;
  signal n_340_xgmac_inst : STD_LOGIC;
  signal n_341_xgmac_inst : STD_LOGIC;
  signal n_342_xgmac_inst : STD_LOGIC;
  signal n_343_xgmac_inst : STD_LOGIC;
  signal n_344_xgmac_inst : STD_LOGIC;
  signal n_345_xgmac_inst : STD_LOGIC;
  signal n_346_xgmac_inst : STD_LOGIC;
  signal n_347_xgmac_inst : STD_LOGIC;
  signal n_348_xgmac_inst : STD_LOGIC;
  signal n_349_xgmac_inst : STD_LOGIC;
  signal n_34_xgmac_inst : STD_LOGIC;
  signal n_350_xgmac_inst : STD_LOGIC;
  signal n_351_xgmac_inst : STD_LOGIC;
  signal n_352_xgmac_inst : STD_LOGIC;
  signal n_353_xgmac_inst : STD_LOGIC;
  signal n_354_xgmac_inst : STD_LOGIC;
  signal n_355_xgmac_inst : STD_LOGIC;
  signal n_356_xgmac_inst : STD_LOGIC;
  signal n_357_xgmac_inst : STD_LOGIC;
  signal n_358_xgmac_inst : STD_LOGIC;
  signal n_359_xgmac_inst : STD_LOGIC;
  signal n_35_xgmac_inst : STD_LOGIC;
  signal n_360_xgmac_inst : STD_LOGIC;
  signal n_36_xgmac_inst : STD_LOGIC;
  signal n_37_xgmac_inst : STD_LOGIC;
  signal n_38_xgmac_inst : STD_LOGIC;
  signal n_392_xgmac_inst : STD_LOGIC;
  signal n_393_xgmac_inst : STD_LOGIC;
  signal n_394_xgmac_inst : STD_LOGIC;
  signal n_395_xgmac_inst : STD_LOGIC;
  signal n_396_xgmac_inst : STD_LOGIC;
  signal n_397_xgmac_inst : STD_LOGIC;
  signal n_398_xgmac_inst : STD_LOGIC;
  signal n_399_xgmac_inst : STD_LOGIC;
  signal n_39_xgmac_inst : STD_LOGIC;
  signal n_3_xgmac_inst : STD_LOGIC;
  signal n_400_xgmac_inst : STD_LOGIC;
  signal n_401_xgmac_inst : STD_LOGIC;
  signal n_402_xgmac_inst : STD_LOGIC;
  signal n_403_xgmac_inst : STD_LOGIC;
  signal n_404_xgmac_inst : STD_LOGIC;
  signal n_405_xgmac_inst : STD_LOGIC;
  signal n_406_xgmac_inst : STD_LOGIC;
  signal n_407_xgmac_inst : STD_LOGIC;
  signal n_408_xgmac_inst : STD_LOGIC;
  signal n_409_xgmac_inst : STD_LOGIC;
  signal n_40_xgmac_inst : STD_LOGIC;
  signal n_410_xgmac_inst : STD_LOGIC;
  signal n_411_xgmac_inst : STD_LOGIC;
  signal n_412_xgmac_inst : STD_LOGIC;
  signal n_413_xgmac_inst : STD_LOGIC;
  signal n_414_xgmac_inst : STD_LOGIC;
  signal n_415_xgmac_inst : STD_LOGIC;
  signal n_416_xgmac_inst : STD_LOGIC;
  signal n_417_xgmac_inst : STD_LOGIC;
  signal n_418_xgmac_inst : STD_LOGIC;
  signal n_419_xgmac_inst : STD_LOGIC;
  signal n_41_xgmac_inst : STD_LOGIC;
  signal n_420_xgmac_inst : STD_LOGIC;
  signal n_421_xgmac_inst : STD_LOGIC;
  signal n_422_xgmac_inst : STD_LOGIC;
  signal n_423_xgmac_inst : STD_LOGIC;
  signal n_424_xgmac_inst : STD_LOGIC;
  signal n_425_xgmac_inst : STD_LOGIC;
  signal n_426_xgmac_inst : STD_LOGIC;
  signal n_427_xgmac_inst : STD_LOGIC;
  signal n_428_xgmac_inst : STD_LOGIC;
  signal n_429_xgmac_inst : STD_LOGIC;
  signal n_42_xgmac_inst : STD_LOGIC;
  signal n_430_xgmac_inst : STD_LOGIC;
  signal n_43_xgmac_inst : STD_LOGIC;
  signal n_44_xgmac_inst : STD_LOGIC;
  signal n_45_xgmac_inst : STD_LOGIC;
  signal n_46_xgmac_inst : STD_LOGIC;
  signal n_47_xgmac_inst : STD_LOGIC;
  signal n_48_xgmac_inst : STD_LOGIC;
  signal n_49_xgmac_inst : STD_LOGIC;
  signal n_4_xgmac_inst : STD_LOGIC;
  signal n_50_xgmac_inst : STD_LOGIC;
  signal n_51_xgmac_inst : STD_LOGIC;
  signal n_52_xgmac_inst : STD_LOGIC;
  signal n_53_xgmac_inst : STD_LOGIC;
  signal n_54_xgmac_inst : STD_LOGIC;
  signal n_55_xgmac_inst : STD_LOGIC;
  signal n_56_xgmac_inst : STD_LOGIC;
  signal n_57_xgmac_inst : STD_LOGIC;
  signal n_58_xgmac_inst : STD_LOGIC;
  signal n_59_xgmac_inst : STD_LOGIC;
  signal n_5_xgmac_inst : STD_LOGIC;
  signal n_60_xgmac_inst : STD_LOGIC;
  signal n_61_xgmac_inst : STD_LOGIC;
  signal n_62_xgmac_inst : STD_LOGIC;
  signal n_63_xgmac_inst : STD_LOGIC;
  signal n_64_xgmac_inst : STD_LOGIC;
  signal n_65_xgmac_inst : STD_LOGIC;
  signal n_66_xgmac_inst : STD_LOGIC;
  signal n_67_xgmac_inst : STD_LOGIC;
  signal n_68_xgmac_inst : STD_LOGIC;
  signal n_69_xgmac_inst : STD_LOGIC;
  signal n_6_xgmac_inst : STD_LOGIC;
  signal n_70_xgmac_inst : STD_LOGIC;
  signal n_71_xgmac_inst : STD_LOGIC;
  signal n_72_xgmac_inst : STD_LOGIC;
  signal n_73_xgmac_inst : STD_LOGIC;
  signal n_74_xgmac_inst : STD_LOGIC;
  signal n_75_xgmac_inst : STD_LOGIC;
  signal n_76_xgmac_inst : STD_LOGIC;
  signal n_77_xgmac_inst : STD_LOGIC;
  signal n_78_xgmac_inst : STD_LOGIC;
  signal n_79_xgmac_inst : STD_LOGIC;
  signal n_7_xgmac_inst : STD_LOGIC;
  signal n_80_xgmac_inst : STD_LOGIC;
  signal n_81_xgmac_inst : STD_LOGIC;
  signal n_82_xgmac_inst : STD_LOGIC;
  signal n_83_xgmac_inst : STD_LOGIC;
  signal n_84_xgmac_inst : STD_LOGIC;
  signal n_85_xgmac_inst : STD_LOGIC;
  signal n_86_xgmac_inst : STD_LOGIC;
  signal n_87_xgmac_inst : STD_LOGIC;
  signal n_88_xgmac_inst : STD_LOGIC;
  signal n_89_xgmac_inst : STD_LOGIC;
  signal n_8_xgmac_inst : STD_LOGIC;
  signal n_90_xgmac_inst : STD_LOGIC;
  signal n_91_xgmac_inst : STD_LOGIC;
  signal n_92_xgmac_inst : STD_LOGIC;
  signal n_93_xgmac_inst : STD_LOGIC;
  signal n_94_xgmac_inst : STD_LOGIC;
  signal n_95_xgmac_inst : STD_LOGIC;
  signal n_96_xgmac_inst : STD_LOGIC;
  signal n_97_xgmac_inst : STD_LOGIC;
  signal n_98_xgmac_inst : STD_LOGIC;
  signal n_99_xgmac_inst : STD_LOGIC;
  signal n_9_xgmac_inst : STD_LOGIC;
  attribute C_1588 : integer;
  attribute C_1588 of xgmac_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of xgmac_inst : label is "virtex7";
  attribute C_HAS_MANAGEMENT : string;
  attribute C_HAS_MANAGEMENT of xgmac_inst : label is "false";
  attribute C_HAS_STATS : string;
  attribute C_HAS_STATS of xgmac_inst : label is "false";
  attribute C_HAS_WAN_SUPPORT : string;
  attribute C_HAS_WAN_SUPPORT of xgmac_inst : label is "false";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xgmac_inst : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
xgmac_inst: entity work.ten_gig_eth_mac_ipxgmac_gen
    port map (
      bus2ip_addr(10) => \<const0>\,
      bus2ip_addr(9) => \<const0>\,
      bus2ip_addr(8) => \<const0>\,
      bus2ip_addr(7) => \<const0>\,
      bus2ip_addr(6) => \<const0>\,
      bus2ip_addr(5) => \<const0>\,
      bus2ip_addr(4) => \<const0>\,
      bus2ip_addr(3) => \<const0>\,
      bus2ip_addr(2) => \<const0>\,
      bus2ip_addr(1) => \<const0>\,
      bus2ip_addr(0) => \<const0>\,
      bus2ip_clk => \<const0>\,
      bus2ip_cs => \<const0>\,
      bus2ip_data(31) => \<const0>\,
      bus2ip_data(30) => \<const0>\,
      bus2ip_data(29) => \<const0>\,
      bus2ip_data(28) => \<const0>\,
      bus2ip_data(27) => \<const0>\,
      bus2ip_data(26) => \<const0>\,
      bus2ip_data(25) => \<const0>\,
      bus2ip_data(24) => \<const0>\,
      bus2ip_data(23) => \<const0>\,
      bus2ip_data(22) => \<const0>\,
      bus2ip_data(21) => \<const0>\,
      bus2ip_data(20) => \<const0>\,
      bus2ip_data(19) => \<const0>\,
      bus2ip_data(18) => \<const0>\,
      bus2ip_data(17) => \<const0>\,
      bus2ip_data(16) => \<const0>\,
      bus2ip_data(15) => \<const0>\,
      bus2ip_data(14) => \<const0>\,
      bus2ip_data(13) => \<const0>\,
      bus2ip_data(12) => \<const0>\,
      bus2ip_data(11) => \<const0>\,
      bus2ip_data(10) => \<const0>\,
      bus2ip_data(9) => \<const0>\,
      bus2ip_data(8) => \<const0>\,
      bus2ip_data(7) => \<const0>\,
      bus2ip_data(6) => \<const0>\,
      bus2ip_data(5) => \<const0>\,
      bus2ip_data(4) => \<const0>\,
      bus2ip_data(3) => \<const0>\,
      bus2ip_data(2) => \<const0>\,
      bus2ip_data(1) => \<const0>\,
      bus2ip_data(0) => \<const0>\,
      bus2ip_reset => \<const0>\,
      bus2ip_rnw => \<const0>\,
      ip2bus_data(31) => n_392_xgmac_inst,
      ip2bus_data(30) => n_393_xgmac_inst,
      ip2bus_data(29) => n_394_xgmac_inst,
      ip2bus_data(28) => n_395_xgmac_inst,
      ip2bus_data(27) => n_396_xgmac_inst,
      ip2bus_data(26) => n_397_xgmac_inst,
      ip2bus_data(25) => n_398_xgmac_inst,
      ip2bus_data(24) => n_399_xgmac_inst,
      ip2bus_data(23) => n_400_xgmac_inst,
      ip2bus_data(22) => n_401_xgmac_inst,
      ip2bus_data(21) => n_402_xgmac_inst,
      ip2bus_data(20) => n_403_xgmac_inst,
      ip2bus_data(19) => n_404_xgmac_inst,
      ip2bus_data(18) => n_405_xgmac_inst,
      ip2bus_data(17) => n_406_xgmac_inst,
      ip2bus_data(16) => n_407_xgmac_inst,
      ip2bus_data(15) => n_408_xgmac_inst,
      ip2bus_data(14) => n_409_xgmac_inst,
      ip2bus_data(13) => n_410_xgmac_inst,
      ip2bus_data(12) => n_411_xgmac_inst,
      ip2bus_data(11) => n_412_xgmac_inst,
      ip2bus_data(10) => n_413_xgmac_inst,
      ip2bus_data(9) => n_414_xgmac_inst,
      ip2bus_data(8) => n_415_xgmac_inst,
      ip2bus_data(7) => n_416_xgmac_inst,
      ip2bus_data(6) => n_417_xgmac_inst,
      ip2bus_data(5) => n_418_xgmac_inst,
      ip2bus_data(4) => n_419_xgmac_inst,
      ip2bus_data(3) => n_420_xgmac_inst,
      ip2bus_data(2) => n_421_xgmac_inst,
      ip2bus_data(1) => n_422_xgmac_inst,
      ip2bus_data(0) => n_423_xgmac_inst,
      ip2bus_error => n_426_xgmac_inst,
      ip2bus_rdack => n_424_xgmac_inst,
      ip2bus_wrack => n_425_xgmac_inst,
      mdc_out => n_428_xgmac_inst,
      mdio_in => \<const0>\,
      mdio_out => n_429_xgmac_inst,
      mdio_tri => n_430_xgmac_inst,
      pause_req => pause_req,
      pause_val(15 downto 0) => pause_val(15 downto 0),
      reset => reset,
      rx_axis_aresetn => rx_axis_aresetn,
      rx_axis_tdata(63 downto 0) => rx_axis_tdata(63 downto 0),
      rx_axis_tkeep(7 downto 0) => rx_axis_tkeep(7 downto 0),
      rx_axis_tlast => O4,
      rx_axis_tuser => O3,
      rx_axis_tvalid => O2,
      rx_clk0 => rx_clk0,
      rx_configuration_vector(79 downto 32) => rx_configuration_vector(73 downto 26),
      rx_configuration_vector(31) => \<const0>\,
      rx_configuration_vector(30 downto 16) => rx_configuration_vector(25 downto 11),
      rx_configuration_vector(15) => \<const0>\,
      rx_configuration_vector(14) => rx_configuration_vector(10),
      rx_configuration_vector(13) => \<const0>\,
      rx_configuration_vector(12) => \<const0>\,
      rx_configuration_vector(11) => \<const0>\,
      rx_configuration_vector(10 downto 7) => rx_configuration_vector(9 downto 6),
      rx_configuration_vector(6) => \<const0>\,
      rx_configuration_vector(5 downto 1) => rx_configuration_vector(5 downto 1),
      rx_configuration_vector(0) => n_0_xgmac_inst_i_2,
      rx_dcm_lock => rx_dcm_locked,
      rx_statistics_valid => rx_statistics_valid,
      rx_statistics_vector(29 downto 0) => rx_statistics_vector(29 downto 0),
      rx_ts_axis_tdata(127) => n_232_xgmac_inst,
      rx_ts_axis_tdata(126) => n_233_xgmac_inst,
      rx_ts_axis_tdata(125) => n_234_xgmac_inst,
      rx_ts_axis_tdata(124) => n_235_xgmac_inst,
      rx_ts_axis_tdata(123) => n_236_xgmac_inst,
      rx_ts_axis_tdata(122) => n_237_xgmac_inst,
      rx_ts_axis_tdata(121) => n_238_xgmac_inst,
      rx_ts_axis_tdata(120) => n_239_xgmac_inst,
      rx_ts_axis_tdata(119) => n_240_xgmac_inst,
      rx_ts_axis_tdata(118) => n_241_xgmac_inst,
      rx_ts_axis_tdata(117) => n_242_xgmac_inst,
      rx_ts_axis_tdata(116) => n_243_xgmac_inst,
      rx_ts_axis_tdata(115) => n_244_xgmac_inst,
      rx_ts_axis_tdata(114) => n_245_xgmac_inst,
      rx_ts_axis_tdata(113) => n_246_xgmac_inst,
      rx_ts_axis_tdata(112) => n_247_xgmac_inst,
      rx_ts_axis_tdata(111) => n_248_xgmac_inst,
      rx_ts_axis_tdata(110) => n_249_xgmac_inst,
      rx_ts_axis_tdata(109) => n_250_xgmac_inst,
      rx_ts_axis_tdata(108) => n_251_xgmac_inst,
      rx_ts_axis_tdata(107) => n_252_xgmac_inst,
      rx_ts_axis_tdata(106) => n_253_xgmac_inst,
      rx_ts_axis_tdata(105) => n_254_xgmac_inst,
      rx_ts_axis_tdata(104) => n_255_xgmac_inst,
      rx_ts_axis_tdata(103) => n_256_xgmac_inst,
      rx_ts_axis_tdata(102) => n_257_xgmac_inst,
      rx_ts_axis_tdata(101) => n_258_xgmac_inst,
      rx_ts_axis_tdata(100) => n_259_xgmac_inst,
      rx_ts_axis_tdata(99) => n_260_xgmac_inst,
      rx_ts_axis_tdata(98) => n_261_xgmac_inst,
      rx_ts_axis_tdata(97) => n_262_xgmac_inst,
      rx_ts_axis_tdata(96) => n_263_xgmac_inst,
      rx_ts_axis_tdata(95) => n_264_xgmac_inst,
      rx_ts_axis_tdata(94) => n_265_xgmac_inst,
      rx_ts_axis_tdata(93) => n_266_xgmac_inst,
      rx_ts_axis_tdata(92) => n_267_xgmac_inst,
      rx_ts_axis_tdata(91) => n_268_xgmac_inst,
      rx_ts_axis_tdata(90) => n_269_xgmac_inst,
      rx_ts_axis_tdata(89) => n_270_xgmac_inst,
      rx_ts_axis_tdata(88) => n_271_xgmac_inst,
      rx_ts_axis_tdata(87) => n_272_xgmac_inst,
      rx_ts_axis_tdata(86) => n_273_xgmac_inst,
      rx_ts_axis_tdata(85) => n_274_xgmac_inst,
      rx_ts_axis_tdata(84) => n_275_xgmac_inst,
      rx_ts_axis_tdata(83) => n_276_xgmac_inst,
      rx_ts_axis_tdata(82) => n_277_xgmac_inst,
      rx_ts_axis_tdata(81) => n_278_xgmac_inst,
      rx_ts_axis_tdata(80) => n_279_xgmac_inst,
      rx_ts_axis_tdata(79) => n_280_xgmac_inst,
      rx_ts_axis_tdata(78) => n_281_xgmac_inst,
      rx_ts_axis_tdata(77) => n_282_xgmac_inst,
      rx_ts_axis_tdata(76) => n_283_xgmac_inst,
      rx_ts_axis_tdata(75) => n_284_xgmac_inst,
      rx_ts_axis_tdata(74) => n_285_xgmac_inst,
      rx_ts_axis_tdata(73) => n_286_xgmac_inst,
      rx_ts_axis_tdata(72) => n_287_xgmac_inst,
      rx_ts_axis_tdata(71) => n_288_xgmac_inst,
      rx_ts_axis_tdata(70) => n_289_xgmac_inst,
      rx_ts_axis_tdata(69) => n_290_xgmac_inst,
      rx_ts_axis_tdata(68) => n_291_xgmac_inst,
      rx_ts_axis_tdata(67) => n_292_xgmac_inst,
      rx_ts_axis_tdata(66) => n_293_xgmac_inst,
      rx_ts_axis_tdata(65) => n_294_xgmac_inst,
      rx_ts_axis_tdata(64) => n_295_xgmac_inst,
      rx_ts_axis_tdata(63) => n_296_xgmac_inst,
      rx_ts_axis_tdata(62) => n_297_xgmac_inst,
      rx_ts_axis_tdata(61) => n_298_xgmac_inst,
      rx_ts_axis_tdata(60) => n_299_xgmac_inst,
      rx_ts_axis_tdata(59) => n_300_xgmac_inst,
      rx_ts_axis_tdata(58) => n_301_xgmac_inst,
      rx_ts_axis_tdata(57) => n_302_xgmac_inst,
      rx_ts_axis_tdata(56) => n_303_xgmac_inst,
      rx_ts_axis_tdata(55) => n_304_xgmac_inst,
      rx_ts_axis_tdata(54) => n_305_xgmac_inst,
      rx_ts_axis_tdata(53) => n_306_xgmac_inst,
      rx_ts_axis_tdata(52) => n_307_xgmac_inst,
      rx_ts_axis_tdata(51) => n_308_xgmac_inst,
      rx_ts_axis_tdata(50) => n_309_xgmac_inst,
      rx_ts_axis_tdata(49) => n_310_xgmac_inst,
      rx_ts_axis_tdata(48) => n_311_xgmac_inst,
      rx_ts_axis_tdata(47) => n_312_xgmac_inst,
      rx_ts_axis_tdata(46) => n_313_xgmac_inst,
      rx_ts_axis_tdata(45) => n_314_xgmac_inst,
      rx_ts_axis_tdata(44) => n_315_xgmac_inst,
      rx_ts_axis_tdata(43) => n_316_xgmac_inst,
      rx_ts_axis_tdata(42) => n_317_xgmac_inst,
      rx_ts_axis_tdata(41) => n_318_xgmac_inst,
      rx_ts_axis_tdata(40) => n_319_xgmac_inst,
      rx_ts_axis_tdata(39) => n_320_xgmac_inst,
      rx_ts_axis_tdata(38) => n_321_xgmac_inst,
      rx_ts_axis_tdata(37) => n_322_xgmac_inst,
      rx_ts_axis_tdata(36) => n_323_xgmac_inst,
      rx_ts_axis_tdata(35) => n_324_xgmac_inst,
      rx_ts_axis_tdata(34) => n_325_xgmac_inst,
      rx_ts_axis_tdata(33) => n_326_xgmac_inst,
      rx_ts_axis_tdata(32) => n_327_xgmac_inst,
      rx_ts_axis_tdata(31) => n_328_xgmac_inst,
      rx_ts_axis_tdata(30) => n_329_xgmac_inst,
      rx_ts_axis_tdata(29) => n_330_xgmac_inst,
      rx_ts_axis_tdata(28) => n_331_xgmac_inst,
      rx_ts_axis_tdata(27) => n_332_xgmac_inst,
      rx_ts_axis_tdata(26) => n_333_xgmac_inst,
      rx_ts_axis_tdata(25) => n_334_xgmac_inst,
      rx_ts_axis_tdata(24) => n_335_xgmac_inst,
      rx_ts_axis_tdata(23) => n_336_xgmac_inst,
      rx_ts_axis_tdata(22) => n_337_xgmac_inst,
      rx_ts_axis_tdata(21) => n_338_xgmac_inst,
      rx_ts_axis_tdata(20) => n_339_xgmac_inst,
      rx_ts_axis_tdata(19) => n_340_xgmac_inst,
      rx_ts_axis_tdata(18) => n_341_xgmac_inst,
      rx_ts_axis_tdata(17) => n_342_xgmac_inst,
      rx_ts_axis_tdata(16) => n_343_xgmac_inst,
      rx_ts_axis_tdata(15) => n_344_xgmac_inst,
      rx_ts_axis_tdata(14) => n_345_xgmac_inst,
      rx_ts_axis_tdata(13) => n_346_xgmac_inst,
      rx_ts_axis_tdata(12) => n_347_xgmac_inst,
      rx_ts_axis_tdata(11) => n_348_xgmac_inst,
      rx_ts_axis_tdata(10) => n_349_xgmac_inst,
      rx_ts_axis_tdata(9) => n_350_xgmac_inst,
      rx_ts_axis_tdata(8) => n_351_xgmac_inst,
      rx_ts_axis_tdata(7) => n_352_xgmac_inst,
      rx_ts_axis_tdata(6) => n_353_xgmac_inst,
      rx_ts_axis_tdata(5) => n_354_xgmac_inst,
      rx_ts_axis_tdata(4) => n_355_xgmac_inst,
      rx_ts_axis_tdata(3) => n_356_xgmac_inst,
      rx_ts_axis_tdata(2) => n_357_xgmac_inst,
      rx_ts_axis_tdata(1) => n_358_xgmac_inst,
      rx_ts_axis_tdata(0) => n_359_xgmac_inst,
      rx_ts_axis_tvalid => n_360_xgmac_inst,
      rxphy_ns_field(35) => \<const0>\,
      rxphy_ns_field(34) => \<const0>\,
      rxphy_ns_field(33) => \<const0>\,
      rxphy_ns_field(32) => \<const0>\,
      rxphy_ns_field(31) => \<const0>\,
      rxphy_ns_field(30) => \<const0>\,
      rxphy_ns_field(29) => \<const0>\,
      rxphy_ns_field(28) => \<const0>\,
      rxphy_ns_field(27) => \<const0>\,
      rxphy_ns_field(26) => \<const0>\,
      rxphy_ns_field(25) => \<const0>\,
      rxphy_ns_field(24) => \<const0>\,
      rxphy_ns_field(23) => \<const0>\,
      rxphy_ns_field(22) => \<const0>\,
      rxphy_ns_field(21) => \<const0>\,
      rxphy_ns_field(20) => \<const0>\,
      rxphy_ns_field(19) => \<const0>\,
      rxphy_ns_field(18) => \<const0>\,
      rxphy_ns_field(17) => \<const0>\,
      rxphy_ns_field(16) => \<const0>\,
      rxphy_ns_field(15) => \<const0>\,
      rxphy_ns_field(14) => \<const0>\,
      rxphy_ns_field(13) => \<const0>\,
      rxphy_ns_field(12) => \<const0>\,
      rxphy_ns_field(11) => \<const0>\,
      rxphy_ns_field(10) => \<const0>\,
      rxphy_ns_field(9) => \<const0>\,
      rxphy_ns_field(8) => \<const0>\,
      rxphy_ns_field(7) => \<const0>\,
      rxphy_ns_field(6) => \<const0>\,
      rxphy_ns_field(5) => \<const0>\,
      rxphy_ns_field(4) => \<const0>\,
      rxphy_ns_field(3) => \<const0>\,
      rxphy_ns_field(2) => \<const0>\,
      rxphy_ns_field(1) => \<const0>\,
      rxphy_ns_field(0) => \<const0>\,
      rxphy_s_field(47) => \<const0>\,
      rxphy_s_field(46) => \<const0>\,
      rxphy_s_field(45) => \<const0>\,
      rxphy_s_field(44) => \<const0>\,
      rxphy_s_field(43) => \<const0>\,
      rxphy_s_field(42) => \<const0>\,
      rxphy_s_field(41) => \<const0>\,
      rxphy_s_field(40) => \<const0>\,
      rxphy_s_field(39) => \<const0>\,
      rxphy_s_field(38) => \<const0>\,
      rxphy_s_field(37) => \<const0>\,
      rxphy_s_field(36) => \<const0>\,
      rxphy_s_field(35) => \<const0>\,
      rxphy_s_field(34) => \<const0>\,
      rxphy_s_field(33) => \<const0>\,
      rxphy_s_field(32) => \<const0>\,
      rxphy_s_field(31) => \<const0>\,
      rxphy_s_field(30) => \<const0>\,
      rxphy_s_field(29) => \<const0>\,
      rxphy_s_field(28) => \<const0>\,
      rxphy_s_field(27) => \<const0>\,
      rxphy_s_field(26) => \<const0>\,
      rxphy_s_field(25) => \<const0>\,
      rxphy_s_field(24) => \<const0>\,
      rxphy_s_field(23) => \<const0>\,
      rxphy_s_field(22) => \<const0>\,
      rxphy_s_field(21) => \<const0>\,
      rxphy_s_field(20) => \<const0>\,
      rxphy_s_field(19) => \<const0>\,
      rxphy_s_field(18) => \<const0>\,
      rxphy_s_field(17) => \<const0>\,
      rxphy_s_field(16) => \<const0>\,
      rxphy_s_field(15) => \<const0>\,
      rxphy_s_field(14) => \<const0>\,
      rxphy_s_field(13) => \<const0>\,
      rxphy_s_field(12) => \<const0>\,
      rxphy_s_field(11) => \<const0>\,
      rxphy_s_field(10) => \<const0>\,
      rxphy_s_field(9) => \<const0>\,
      rxphy_s_field(8) => \<const0>\,
      rxphy_s_field(7) => \<const0>\,
      rxphy_s_field(6) => \<const0>\,
      rxphy_s_field(5) => \<const0>\,
      rxphy_s_field(4) => \<const0>\,
      rxphy_s_field(3) => \<const0>\,
      rxphy_s_field(2) => \<const0>\,
      rxphy_s_field(1) => \<const0>\,
      rxphy_s_field(0) => \<const0>\,
      status_vector(1 downto 0) => status_vector(1 downto 0),
      systemtimer_ns_field(31) => \<const0>\,
      systemtimer_ns_field(30) => \<const0>\,
      systemtimer_ns_field(29) => \<const0>\,
      systemtimer_ns_field(28) => \<const0>\,
      systemtimer_ns_field(27) => \<const0>\,
      systemtimer_ns_field(26) => \<const0>\,
      systemtimer_ns_field(25) => \<const0>\,
      systemtimer_ns_field(24) => \<const0>\,
      systemtimer_ns_field(23) => \<const0>\,
      systemtimer_ns_field(22) => \<const0>\,
      systemtimer_ns_field(21) => \<const0>\,
      systemtimer_ns_field(20) => \<const0>\,
      systemtimer_ns_field(19) => \<const0>\,
      systemtimer_ns_field(18) => \<const0>\,
      systemtimer_ns_field(17) => \<const0>\,
      systemtimer_ns_field(16) => \<const0>\,
      systemtimer_ns_field(15) => \<const0>\,
      systemtimer_ns_field(14) => \<const0>\,
      systemtimer_ns_field(13) => \<const0>\,
      systemtimer_ns_field(12) => \<const0>\,
      systemtimer_ns_field(11) => \<const0>\,
      systemtimer_ns_field(10) => \<const0>\,
      systemtimer_ns_field(9) => \<const0>\,
      systemtimer_ns_field(8) => \<const0>\,
      systemtimer_ns_field(7) => \<const0>\,
      systemtimer_ns_field(6) => \<const0>\,
      systemtimer_ns_field(5) => \<const0>\,
      systemtimer_ns_field(4) => \<const0>\,
      systemtimer_ns_field(3) => \<const0>\,
      systemtimer_ns_field(2) => \<const0>\,
      systemtimer_ns_field(1) => \<const0>\,
      systemtimer_ns_field(0) => \<const0>\,
      systemtimer_s_field(47) => \<const0>\,
      systemtimer_s_field(46) => \<const0>\,
      systemtimer_s_field(45) => \<const0>\,
      systemtimer_s_field(44) => \<const0>\,
      systemtimer_s_field(43) => \<const0>\,
      systemtimer_s_field(42) => \<const0>\,
      systemtimer_s_field(41) => \<const0>\,
      systemtimer_s_field(40) => \<const0>\,
      systemtimer_s_field(39) => \<const0>\,
      systemtimer_s_field(38) => \<const0>\,
      systemtimer_s_field(37) => \<const0>\,
      systemtimer_s_field(36) => \<const0>\,
      systemtimer_s_field(35) => \<const0>\,
      systemtimer_s_field(34) => \<const0>\,
      systemtimer_s_field(33) => \<const0>\,
      systemtimer_s_field(32) => \<const0>\,
      systemtimer_s_field(31) => \<const0>\,
      systemtimer_s_field(30) => \<const0>\,
      systemtimer_s_field(29) => \<const0>\,
      systemtimer_s_field(28) => \<const0>\,
      systemtimer_s_field(27) => \<const0>\,
      systemtimer_s_field(26) => \<const0>\,
      systemtimer_s_field(25) => \<const0>\,
      systemtimer_s_field(24) => \<const0>\,
      systemtimer_s_field(23) => \<const0>\,
      systemtimer_s_field(22) => \<const0>\,
      systemtimer_s_field(21) => \<const0>\,
      systemtimer_s_field(20) => \<const0>\,
      systemtimer_s_field(19) => \<const0>\,
      systemtimer_s_field(18) => \<const0>\,
      systemtimer_s_field(17) => \<const0>\,
      systemtimer_s_field(16) => \<const0>\,
      systemtimer_s_field(15) => \<const0>\,
      systemtimer_s_field(14) => \<const0>\,
      systemtimer_s_field(13) => \<const0>\,
      systemtimer_s_field(12) => \<const0>\,
      systemtimer_s_field(11) => \<const0>\,
      systemtimer_s_field(10) => \<const0>\,
      systemtimer_s_field(9) => \<const0>\,
      systemtimer_s_field(8) => \<const0>\,
      systemtimer_s_field(7) => \<const0>\,
      systemtimer_s_field(6) => \<const0>\,
      systemtimer_s_field(5) => \<const0>\,
      systemtimer_s_field(4) => \<const0>\,
      systemtimer_s_field(3) => \<const0>\,
      systemtimer_s_field(2) => \<const0>\,
      systemtimer_s_field(1) => \<const0>\,
      systemtimer_s_field(0) => \<const0>\,
      tx_axis_aresetn => tx_axis_aresetn,
      tx_axis_tdata(63 downto 0) => \out\(63 downto 0),
      tx_axis_tkeep(7 downto 0) => I3(7 downto 0),
      tx_axis_tlast => I2,
      tx_axis_tready => O1,
      tx_axis_tuser(127) => \<const0>\,
      tx_axis_tuser(126) => \<const0>\,
      tx_axis_tuser(125) => \<const0>\,
      tx_axis_tuser(124) => \<const0>\,
      tx_axis_tuser(123) => \<const0>\,
      tx_axis_tuser(122) => \<const0>\,
      tx_axis_tuser(121) => \<const0>\,
      tx_axis_tuser(120) => \<const0>\,
      tx_axis_tuser(119) => \<const0>\,
      tx_axis_tuser(118) => \<const0>\,
      tx_axis_tuser(117) => \<const0>\,
      tx_axis_tuser(116) => \<const0>\,
      tx_axis_tuser(115) => \<const0>\,
      tx_axis_tuser(114) => \<const0>\,
      tx_axis_tuser(113) => \<const0>\,
      tx_axis_tuser(112) => \<const0>\,
      tx_axis_tuser(111) => \<const0>\,
      tx_axis_tuser(110) => \<const0>\,
      tx_axis_tuser(109) => \<const0>\,
      tx_axis_tuser(108) => \<const0>\,
      tx_axis_tuser(107) => \<const0>\,
      tx_axis_tuser(106) => \<const0>\,
      tx_axis_tuser(105) => \<const0>\,
      tx_axis_tuser(104) => \<const0>\,
      tx_axis_tuser(103) => \<const0>\,
      tx_axis_tuser(102) => \<const0>\,
      tx_axis_tuser(101) => \<const0>\,
      tx_axis_tuser(100) => \<const0>\,
      tx_axis_tuser(99) => \<const0>\,
      tx_axis_tuser(98) => \<const0>\,
      tx_axis_tuser(97) => \<const0>\,
      tx_axis_tuser(96) => \<const0>\,
      tx_axis_tuser(95) => \<const0>\,
      tx_axis_tuser(94) => \<const0>\,
      tx_axis_tuser(93) => \<const0>\,
      tx_axis_tuser(92) => \<const0>\,
      tx_axis_tuser(91) => \<const0>\,
      tx_axis_tuser(90) => \<const0>\,
      tx_axis_tuser(89) => \<const0>\,
      tx_axis_tuser(88) => \<const0>\,
      tx_axis_tuser(87) => \<const0>\,
      tx_axis_tuser(86) => \<const0>\,
      tx_axis_tuser(85) => \<const0>\,
      tx_axis_tuser(84) => \<const0>\,
      tx_axis_tuser(83) => \<const0>\,
      tx_axis_tuser(82) => \<const0>\,
      tx_axis_tuser(81) => \<const0>\,
      tx_axis_tuser(80) => \<const0>\,
      tx_axis_tuser(79) => \<const0>\,
      tx_axis_tuser(78) => \<const0>\,
      tx_axis_tuser(77) => \<const0>\,
      tx_axis_tuser(76) => \<const0>\,
      tx_axis_tuser(75) => \<const0>\,
      tx_axis_tuser(74) => \<const0>\,
      tx_axis_tuser(73) => \<const0>\,
      tx_axis_tuser(72) => \<const0>\,
      tx_axis_tuser(71) => \<const0>\,
      tx_axis_tuser(70) => \<const0>\,
      tx_axis_tuser(69) => \<const0>\,
      tx_axis_tuser(68) => \<const0>\,
      tx_axis_tuser(67) => \<const0>\,
      tx_axis_tuser(66) => \<const0>\,
      tx_axis_tuser(65) => \<const0>\,
      tx_axis_tuser(64) => \<const0>\,
      tx_axis_tuser(63) => \<const0>\,
      tx_axis_tuser(62) => \<const0>\,
      tx_axis_tuser(61) => \<const0>\,
      tx_axis_tuser(60) => \<const0>\,
      tx_axis_tuser(59) => \<const0>\,
      tx_axis_tuser(58) => \<const0>\,
      tx_axis_tuser(57) => \<const0>\,
      tx_axis_tuser(56) => \<const0>\,
      tx_axis_tuser(55) => \<const0>\,
      tx_axis_tuser(54) => \<const0>\,
      tx_axis_tuser(53) => \<const0>\,
      tx_axis_tuser(52) => \<const0>\,
      tx_axis_tuser(51) => \<const0>\,
      tx_axis_tuser(50) => \<const0>\,
      tx_axis_tuser(49) => \<const0>\,
      tx_axis_tuser(48) => \<const0>\,
      tx_axis_tuser(47) => \<const0>\,
      tx_axis_tuser(46) => \<const0>\,
      tx_axis_tuser(45) => \<const0>\,
      tx_axis_tuser(44) => \<const0>\,
      tx_axis_tuser(43) => \<const0>\,
      tx_axis_tuser(42) => \<const0>\,
      tx_axis_tuser(41) => \<const0>\,
      tx_axis_tuser(40) => \<const0>\,
      tx_axis_tuser(39) => \<const0>\,
      tx_axis_tuser(38) => \<const0>\,
      tx_axis_tuser(37) => \<const0>\,
      tx_axis_tuser(36) => \<const0>\,
      tx_axis_tuser(35) => \<const0>\,
      tx_axis_tuser(34) => \<const0>\,
      tx_axis_tuser(33) => \<const0>\,
      tx_axis_tuser(32) => \<const0>\,
      tx_axis_tuser(31) => \<const0>\,
      tx_axis_tuser(30) => \<const0>\,
      tx_axis_tuser(29) => \<const0>\,
      tx_axis_tuser(28) => \<const0>\,
      tx_axis_tuser(27) => \<const0>\,
      tx_axis_tuser(26) => \<const0>\,
      tx_axis_tuser(25) => \<const0>\,
      tx_axis_tuser(24) => \<const0>\,
      tx_axis_tuser(23) => \<const0>\,
      tx_axis_tuser(22) => \<const0>\,
      tx_axis_tuser(21) => \<const0>\,
      tx_axis_tuser(20) => \<const0>\,
      tx_axis_tuser(19) => \<const0>\,
      tx_axis_tuser(18) => \<const0>\,
      tx_axis_tuser(17) => \<const0>\,
      tx_axis_tuser(16) => \<const0>\,
      tx_axis_tuser(15) => \<const0>\,
      tx_axis_tuser(14) => \<const0>\,
      tx_axis_tuser(13) => \<const0>\,
      tx_axis_tuser(12) => \<const0>\,
      tx_axis_tuser(11) => \<const0>\,
      tx_axis_tuser(10) => \<const0>\,
      tx_axis_tuser(9) => \<const0>\,
      tx_axis_tuser(8) => \<const0>\,
      tx_axis_tuser(7) => \<const0>\,
      tx_axis_tuser(6) => \<const0>\,
      tx_axis_tuser(5) => \<const0>\,
      tx_axis_tuser(4) => \<const0>\,
      tx_axis_tuser(3) => \<const0>\,
      tx_axis_tuser(2) => \<const0>\,
      tx_axis_tuser(1) => \<const0>\,
      tx_axis_tuser(0) => tx_axis_tuser(0),
      tx_axis_tvalid => I1,
      tx_clk0 => tx_clk0,
      tx_configuration_vector(79 downto 32) => tx_configuration_vector(73 downto 26),
      tx_configuration_vector(31) => \<const0>\,
      tx_configuration_vector(30 downto 16) => tx_configuration_vector(25 downto 11),
      tx_configuration_vector(15) => \<const0>\,
      tx_configuration_vector(14) => tx_configuration_vector(10),
      tx_configuration_vector(13) => \<const0>\,
      tx_configuration_vector(12) => \<const0>\,
      tx_configuration_vector(11) => \<const0>\,
      tx_configuration_vector(10 downto 7) => tx_configuration_vector(9 downto 6),
      tx_configuration_vector(6) => \<const0>\,
      tx_configuration_vector(5 downto 1) => tx_configuration_vector(5 downto 1),
      tx_configuration_vector(0) => n_0_xgmac_inst_i_1,
      tx_dcm_lock => tx_dcm_locked,
      tx_ifg_delay(7 downto 0) => tx_ifg_delay(7 downto 0),
      tx_statistics_valid => tx_statistics_valid,
      tx_statistics_vector(25 downto 0) => tx_statistics_vector(25 downto 0),
      tx_ts_axis_tdata(127) => n_1_xgmac_inst,
      tx_ts_axis_tdata(126) => n_2_xgmac_inst,
      tx_ts_axis_tdata(125) => n_3_xgmac_inst,
      tx_ts_axis_tdata(124) => n_4_xgmac_inst,
      tx_ts_axis_tdata(123) => n_5_xgmac_inst,
      tx_ts_axis_tdata(122) => n_6_xgmac_inst,
      tx_ts_axis_tdata(121) => n_7_xgmac_inst,
      tx_ts_axis_tdata(120) => n_8_xgmac_inst,
      tx_ts_axis_tdata(119) => n_9_xgmac_inst,
      tx_ts_axis_tdata(118) => n_10_xgmac_inst,
      tx_ts_axis_tdata(117) => n_11_xgmac_inst,
      tx_ts_axis_tdata(116) => n_12_xgmac_inst,
      tx_ts_axis_tdata(115) => n_13_xgmac_inst,
      tx_ts_axis_tdata(114) => n_14_xgmac_inst,
      tx_ts_axis_tdata(113) => n_15_xgmac_inst,
      tx_ts_axis_tdata(112) => n_16_xgmac_inst,
      tx_ts_axis_tdata(111) => n_17_xgmac_inst,
      tx_ts_axis_tdata(110) => n_18_xgmac_inst,
      tx_ts_axis_tdata(109) => n_19_xgmac_inst,
      tx_ts_axis_tdata(108) => n_20_xgmac_inst,
      tx_ts_axis_tdata(107) => n_21_xgmac_inst,
      tx_ts_axis_tdata(106) => n_22_xgmac_inst,
      tx_ts_axis_tdata(105) => n_23_xgmac_inst,
      tx_ts_axis_tdata(104) => n_24_xgmac_inst,
      tx_ts_axis_tdata(103) => n_25_xgmac_inst,
      tx_ts_axis_tdata(102) => n_26_xgmac_inst,
      tx_ts_axis_tdata(101) => n_27_xgmac_inst,
      tx_ts_axis_tdata(100) => n_28_xgmac_inst,
      tx_ts_axis_tdata(99) => n_29_xgmac_inst,
      tx_ts_axis_tdata(98) => n_30_xgmac_inst,
      tx_ts_axis_tdata(97) => n_31_xgmac_inst,
      tx_ts_axis_tdata(96) => n_32_xgmac_inst,
      tx_ts_axis_tdata(95) => n_33_xgmac_inst,
      tx_ts_axis_tdata(94) => n_34_xgmac_inst,
      tx_ts_axis_tdata(93) => n_35_xgmac_inst,
      tx_ts_axis_tdata(92) => n_36_xgmac_inst,
      tx_ts_axis_tdata(91) => n_37_xgmac_inst,
      tx_ts_axis_tdata(90) => n_38_xgmac_inst,
      tx_ts_axis_tdata(89) => n_39_xgmac_inst,
      tx_ts_axis_tdata(88) => n_40_xgmac_inst,
      tx_ts_axis_tdata(87) => n_41_xgmac_inst,
      tx_ts_axis_tdata(86) => n_42_xgmac_inst,
      tx_ts_axis_tdata(85) => n_43_xgmac_inst,
      tx_ts_axis_tdata(84) => n_44_xgmac_inst,
      tx_ts_axis_tdata(83) => n_45_xgmac_inst,
      tx_ts_axis_tdata(82) => n_46_xgmac_inst,
      tx_ts_axis_tdata(81) => n_47_xgmac_inst,
      tx_ts_axis_tdata(80) => n_48_xgmac_inst,
      tx_ts_axis_tdata(79) => n_49_xgmac_inst,
      tx_ts_axis_tdata(78) => n_50_xgmac_inst,
      tx_ts_axis_tdata(77) => n_51_xgmac_inst,
      tx_ts_axis_tdata(76) => n_52_xgmac_inst,
      tx_ts_axis_tdata(75) => n_53_xgmac_inst,
      tx_ts_axis_tdata(74) => n_54_xgmac_inst,
      tx_ts_axis_tdata(73) => n_55_xgmac_inst,
      tx_ts_axis_tdata(72) => n_56_xgmac_inst,
      tx_ts_axis_tdata(71) => n_57_xgmac_inst,
      tx_ts_axis_tdata(70) => n_58_xgmac_inst,
      tx_ts_axis_tdata(69) => n_59_xgmac_inst,
      tx_ts_axis_tdata(68) => n_60_xgmac_inst,
      tx_ts_axis_tdata(67) => n_61_xgmac_inst,
      tx_ts_axis_tdata(66) => n_62_xgmac_inst,
      tx_ts_axis_tdata(65) => n_63_xgmac_inst,
      tx_ts_axis_tdata(64) => n_64_xgmac_inst,
      tx_ts_axis_tdata(63) => n_65_xgmac_inst,
      tx_ts_axis_tdata(62) => n_66_xgmac_inst,
      tx_ts_axis_tdata(61) => n_67_xgmac_inst,
      tx_ts_axis_tdata(60) => n_68_xgmac_inst,
      tx_ts_axis_tdata(59) => n_69_xgmac_inst,
      tx_ts_axis_tdata(58) => n_70_xgmac_inst,
      tx_ts_axis_tdata(57) => n_71_xgmac_inst,
      tx_ts_axis_tdata(56) => n_72_xgmac_inst,
      tx_ts_axis_tdata(55) => n_73_xgmac_inst,
      tx_ts_axis_tdata(54) => n_74_xgmac_inst,
      tx_ts_axis_tdata(53) => n_75_xgmac_inst,
      tx_ts_axis_tdata(52) => n_76_xgmac_inst,
      tx_ts_axis_tdata(51) => n_77_xgmac_inst,
      tx_ts_axis_tdata(50) => n_78_xgmac_inst,
      tx_ts_axis_tdata(49) => n_79_xgmac_inst,
      tx_ts_axis_tdata(48) => n_80_xgmac_inst,
      tx_ts_axis_tdata(47) => n_81_xgmac_inst,
      tx_ts_axis_tdata(46) => n_82_xgmac_inst,
      tx_ts_axis_tdata(45) => n_83_xgmac_inst,
      tx_ts_axis_tdata(44) => n_84_xgmac_inst,
      tx_ts_axis_tdata(43) => n_85_xgmac_inst,
      tx_ts_axis_tdata(42) => n_86_xgmac_inst,
      tx_ts_axis_tdata(41) => n_87_xgmac_inst,
      tx_ts_axis_tdata(40) => n_88_xgmac_inst,
      tx_ts_axis_tdata(39) => n_89_xgmac_inst,
      tx_ts_axis_tdata(38) => n_90_xgmac_inst,
      tx_ts_axis_tdata(37) => n_91_xgmac_inst,
      tx_ts_axis_tdata(36) => n_92_xgmac_inst,
      tx_ts_axis_tdata(35) => n_93_xgmac_inst,
      tx_ts_axis_tdata(34) => n_94_xgmac_inst,
      tx_ts_axis_tdata(33) => n_95_xgmac_inst,
      tx_ts_axis_tdata(32) => n_96_xgmac_inst,
      tx_ts_axis_tdata(31) => n_97_xgmac_inst,
      tx_ts_axis_tdata(30) => n_98_xgmac_inst,
      tx_ts_axis_tdata(29) => n_99_xgmac_inst,
      tx_ts_axis_tdata(28) => n_100_xgmac_inst,
      tx_ts_axis_tdata(27) => n_101_xgmac_inst,
      tx_ts_axis_tdata(26) => n_102_xgmac_inst,
      tx_ts_axis_tdata(25) => n_103_xgmac_inst,
      tx_ts_axis_tdata(24) => n_104_xgmac_inst,
      tx_ts_axis_tdata(23) => n_105_xgmac_inst,
      tx_ts_axis_tdata(22) => n_106_xgmac_inst,
      tx_ts_axis_tdata(21) => n_107_xgmac_inst,
      tx_ts_axis_tdata(20) => n_108_xgmac_inst,
      tx_ts_axis_tdata(19) => n_109_xgmac_inst,
      tx_ts_axis_tdata(18) => n_110_xgmac_inst,
      tx_ts_axis_tdata(17) => n_111_xgmac_inst,
      tx_ts_axis_tdata(16) => n_112_xgmac_inst,
      tx_ts_axis_tdata(15) => n_113_xgmac_inst,
      tx_ts_axis_tdata(14) => n_114_xgmac_inst,
      tx_ts_axis_tdata(13) => n_115_xgmac_inst,
      tx_ts_axis_tdata(12) => n_116_xgmac_inst,
      tx_ts_axis_tdata(11) => n_117_xgmac_inst,
      tx_ts_axis_tdata(10) => n_118_xgmac_inst,
      tx_ts_axis_tdata(9) => n_119_xgmac_inst,
      tx_ts_axis_tdata(8) => n_120_xgmac_inst,
      tx_ts_axis_tdata(7) => n_121_xgmac_inst,
      tx_ts_axis_tdata(6) => n_122_xgmac_inst,
      tx_ts_axis_tdata(5) => n_123_xgmac_inst,
      tx_ts_axis_tdata(4) => n_124_xgmac_inst,
      tx_ts_axis_tdata(3) => n_125_xgmac_inst,
      tx_ts_axis_tdata(2) => n_126_xgmac_inst,
      tx_ts_axis_tdata(1) => n_127_xgmac_inst,
      tx_ts_axis_tdata(0) => n_128_xgmac_inst,
      tx_ts_axis_tvalid => n_129_xgmac_inst,
      xgmacint => n_427_xgmac_inst,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
xgmac_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => tx_configuration_vector(0),
      I1 => tx_dcm_locked,
      O => n_0_xgmac_inst_i_1
    );
xgmac_inst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_configuration_vector(0),
      I1 => rx_dcm_locked,
      O => n_0_xgmac_inst_i_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_mac_ipten_gig_eth_mac_ip_block is
  port (
    reset : in STD_LOGIC;
    tx_axis_aresetn : in STD_LOGIC;
    tx_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_axis_tvalid : in STD_LOGIC;
    tx_axis_tlast : in STD_LOGIC;
    tx_axis_tuser : in STD_LOGIC;
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tready : out STD_LOGIC;
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pause_req : in STD_LOGIC;
    rx_axis_aresetn : in STD_LOGIC;
    rx_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_tvalid : out STD_LOGIC;
    rx_axis_tuser : out STD_LOGIC;
    rx_axis_tlast : out STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    tx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_clk0 : in STD_LOGIC;
    tx_dcm_locked : in STD_LOGIC;
    xgmii_txd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_clk0 : in STD_LOGIC;
    rx_dcm_locked : in STD_LOGIC;
    xgmii_rxd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ten_gig_eth_mac_ipten_gig_eth_mac_ip_block;

architecture STRUCTURE of ten_gig_eth_mac_ipten_gig_eth_mac_ip_block is
  signal n_0_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_100_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_100_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_101_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_101_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_102_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_102_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_28_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_28_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_29_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_29_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_30_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_30_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_31_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_31_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_32_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_32_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_33_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_33_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_34_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_34_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_35_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_35_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_36_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_36_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_37_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_37_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_38_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_38_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_39_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_39_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_40_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_40_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_41_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_41_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_42_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_42_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_43_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_43_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_44_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_44_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_45_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_45_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_46_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_46_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_47_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_47_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_48_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_48_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_49_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_49_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_50_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_50_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_51_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_51_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_52_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_52_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_53_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_53_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_54_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_54_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_55_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_55_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_56_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_56_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_57_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_57_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_58_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_58_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_59_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_59_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_60_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_60_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_61_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_61_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_62_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_62_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_63_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_63_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_64_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_64_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_65_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_65_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_66_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_66_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_67_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_67_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_68_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_68_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_69_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_69_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_70_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_70_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_71_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_71_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_72_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_72_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_73_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_73_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_74_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_74_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_75_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_75_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_76_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_76_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_77_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_77_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_78_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_78_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_79_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_79_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_80_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_80_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_81_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_81_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_82_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_82_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_83_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_83_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_84_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_84_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_85_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_85_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_86_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_86_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_87_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_87_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_88_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_88_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_89_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_89_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_90_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_90_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_91_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_91_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_92_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_92_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_93_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_93_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_94_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_94_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_95_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_95_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_96_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_96_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_97_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_97_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_98_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_98_ten_gig_eth_mac_ip_core : signal is "true";
  signal n_99_ten_gig_eth_mac_ip_core : STD_LOGIC;
  attribute RTL_KEEP of n_99_ten_gig_eth_mac_ip_core : signal is "true";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_ten_gig_eth_mac_ip_core,
      O => tx_axis_tready
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_28_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(63)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_37_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(54)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_38_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(53)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_39_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(52)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_40_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(51)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_41_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(50)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_42_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(49)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_43_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(48)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_44_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(47)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_45_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(46)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_46_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(45)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_29_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(62)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_47_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(44)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_48_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(43)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_49_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(42)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_50_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(41)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_51_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(40)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_52_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(39)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_53_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(38)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_54_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(37)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_55_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(36)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_56_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(35)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_30_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(61)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_57_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(34)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_58_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(33)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_59_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(32)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_60_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(31)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_61_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(30)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_62_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(29)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_63_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(28)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_64_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(27)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_65_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(26)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_66_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(25)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_31_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(60)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_67_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(24)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_68_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(23)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_69_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(22)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_70_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(21)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_71_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(20)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_72_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(19)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_73_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(18)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_74_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(17)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_75_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(16)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_76_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(15)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_32_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(59)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_77_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(14)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_78_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(13)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_79_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(12)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_80_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(11)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_81_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(10)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_82_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(9)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_83_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(8)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_84_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(7)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_85_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(6)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_86_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_33_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(58)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_87_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(4)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_88_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(3)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_89_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(2)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_90_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(1)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_91_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(0)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_95_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(7)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_96_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(6)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_97_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(5)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_98_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(4)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_99_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_34_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(57)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_100_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(2)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_101_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(1)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_102_ten_gig_eth_mac_ip_core,
      O => rx_axis_tkeep(0)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_92_ten_gig_eth_mac_ip_core,
      O => rx_axis_tvalid
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_93_ten_gig_eth_mac_ip_core,
      O => rx_axis_tuser
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_94_ten_gig_eth_mac_ip_core,
      O => rx_axis_tlast
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_35_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(56)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_36_ten_gig_eth_mac_ip_core,
      O => rx_axis_tdata(55)
    );
ten_gig_eth_mac_ip_core: entity work.ten_gig_eth_mac_ipten_gig_eth_mac_v13_0
    port map (
      I1 => tx_axis_tvalid,
      I2 => tx_axis_tlast,
      I3(7 downto 0) => tx_axis_tkeep(7 downto 0),
      O1 => n_0_ten_gig_eth_mac_ip_core,
      O2 => n_92_ten_gig_eth_mac_ip_core,
      O3 => n_93_ten_gig_eth_mac_ip_core,
      O4 => n_94_ten_gig_eth_mac_ip_core,
      \out\(63 downto 0) => tx_axis_tdata(63 downto 0),
      pause_req => pause_req,
      pause_val(15 downto 0) => pause_val(15 downto 0),
      reset => reset,
      rx_axis_aresetn => rx_axis_aresetn,
      rx_axis_tdata(63) => n_28_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(62) => n_29_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(61) => n_30_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(60) => n_31_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(59) => n_32_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(58) => n_33_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(57) => n_34_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(56) => n_35_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(55) => n_36_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(54) => n_37_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(53) => n_38_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(52) => n_39_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(51) => n_40_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(50) => n_41_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(49) => n_42_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(48) => n_43_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(47) => n_44_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(46) => n_45_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(45) => n_46_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(44) => n_47_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(43) => n_48_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(42) => n_49_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(41) => n_50_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(40) => n_51_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(39) => n_52_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(38) => n_53_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(37) => n_54_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(36) => n_55_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(35) => n_56_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(34) => n_57_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(33) => n_58_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(32) => n_59_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(31) => n_60_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(30) => n_61_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(29) => n_62_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(28) => n_63_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(27) => n_64_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(26) => n_65_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(25) => n_66_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(24) => n_67_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(23) => n_68_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(22) => n_69_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(21) => n_70_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(20) => n_71_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(19) => n_72_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(18) => n_73_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(17) => n_74_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(16) => n_75_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(15) => n_76_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(14) => n_77_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(13) => n_78_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(12) => n_79_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(11) => n_80_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(10) => n_81_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(9) => n_82_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(8) => n_83_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(7) => n_84_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(6) => n_85_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(5) => n_86_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(4) => n_87_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(3) => n_88_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(2) => n_89_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(1) => n_90_ten_gig_eth_mac_ip_core,
      rx_axis_tdata(0) => n_91_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(7) => n_95_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(6) => n_96_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(5) => n_97_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(4) => n_98_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(3) => n_99_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(2) => n_100_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(1) => n_101_ten_gig_eth_mac_ip_core,
      rx_axis_tkeep(0) => n_102_ten_gig_eth_mac_ip_core,
      rx_clk0 => rx_clk0,
      rx_configuration_vector(73 downto 26) => rx_configuration_vector(79 downto 32),
      rx_configuration_vector(25 downto 11) => rx_configuration_vector(30 downto 16),
      rx_configuration_vector(10) => rx_configuration_vector(14),
      rx_configuration_vector(9 downto 6) => rx_configuration_vector(10 downto 7),
      rx_configuration_vector(5 downto 0) => rx_configuration_vector(5 downto 0),
      rx_dcm_locked => rx_dcm_locked,
      rx_statistics_valid => rx_statistics_valid,
      rx_statistics_vector(29 downto 0) => rx_statistics_vector(29 downto 0),
      status_vector(1 downto 0) => status_vector(1 downto 0),
      tx_axis_aresetn => tx_axis_aresetn,
      tx_axis_tuser(0) => tx_axis_tuser,
      tx_clk0 => tx_clk0,
      tx_configuration_vector(73 downto 26) => tx_configuration_vector(79 downto 32),
      tx_configuration_vector(25 downto 11) => tx_configuration_vector(30 downto 16),
      tx_configuration_vector(10) => tx_configuration_vector(14),
      tx_configuration_vector(9 downto 6) => tx_configuration_vector(10 downto 7),
      tx_configuration_vector(5 downto 0) => tx_configuration_vector(5 downto 0),
      tx_dcm_locked => tx_dcm_locked,
      tx_ifg_delay(7 downto 0) => tx_ifg_delay(7 downto 0),
      tx_statistics_valid => tx_statistics_valid,
      tx_statistics_vector(25 downto 0) => tx_statistics_vector(25 downto 0),
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity ten_gig_eth_mac_ip is
  port (
    tx_clk0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    tx_axis_aresetn : in STD_LOGIC;
    tx_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_axis_tvalid : in STD_LOGIC;
    tx_axis_tlast : in STD_LOGIC;
    tx_axis_tuser : in STD_LOGIC;
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_axis_tready : out STD_LOGIC;
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 25 downto 0 );
    tx_statistics_valid : out STD_LOGIC;
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pause_req : in STD_LOGIC;
    rx_axis_aresetn : in STD_LOGIC;
    rx_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_axis_tvalid : out STD_LOGIC;
    rx_axis_tuser : out STD_LOGIC;
    rx_axis_tlast : out STD_LOGIC;
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 29 downto 0 );
    rx_statistics_valid : out STD_LOGIC;
    tx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    rx_configuration_vector : in STD_LOGIC_VECTOR ( 79 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_dcm_locked : in STD_LOGIC;
    xgmii_txd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_clk0 : in STD_LOGIC;
    rx_dcm_locked : in STD_LOGIC;
    xgmii_rxd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ten_gig_eth_mac_ip : entity is true;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of ten_gig_eth_mac_ip : entity is "ten_gig_eth_mac_ip,ten_gig_eth_mac_v13_0,{x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_mac,x_ipVersion=13.0,x_ipLanguage=VHDL,c_family=virtex7,c_component_name=ten_gig_eth_mac_ip,c_has_xgmii=false,c_has_management=false,c_has_stats=false,c_has_wan_support=false,c_1588=0,c_supportlevel=0}";
end ten_gig_eth_mac_ip;

architecture STRUCTURE of ten_gig_eth_mac_ip is
begin
inst: entity work.ten_gig_eth_mac_ipten_gig_eth_mac_ip_block
    port map (
      pause_req => pause_req,
      pause_val(15 downto 0) => pause_val(15 downto 0),
      reset => reset,
      rx_axis_aresetn => rx_axis_aresetn,
      rx_axis_tdata(63 downto 0) => rx_axis_tdata(63 downto 0),
      rx_axis_tkeep(7 downto 0) => rx_axis_tkeep(7 downto 0),
      rx_axis_tlast => rx_axis_tlast,
      rx_axis_tuser => rx_axis_tuser,
      rx_axis_tvalid => rx_axis_tvalid,
      rx_clk0 => rx_clk0,
      rx_configuration_vector(79 downto 0) => rx_configuration_vector(79 downto 0),
      rx_dcm_locked => rx_dcm_locked,
      rx_statistics_valid => rx_statistics_valid,
      rx_statistics_vector(29 downto 0) => rx_statistics_vector(29 downto 0),
      status_vector(1 downto 0) => status_vector(1 downto 0),
      tx_axis_aresetn => tx_axis_aresetn,
      tx_axis_tdata(63 downto 0) => tx_axis_tdata(63 downto 0),
      tx_axis_tkeep(7 downto 0) => tx_axis_tkeep(7 downto 0),
      tx_axis_tlast => tx_axis_tlast,
      tx_axis_tready => tx_axis_tready,
      tx_axis_tuser => tx_axis_tuser,
      tx_axis_tvalid => tx_axis_tvalid,
      tx_clk0 => tx_clk0,
      tx_configuration_vector(79 downto 0) => tx_configuration_vector(79 downto 0),
      tx_dcm_locked => tx_dcm_locked,
      tx_ifg_delay(7 downto 0) => tx_ifg_delay(7 downto 0),
      tx_statistics_valid => tx_statistics_valid,
      tx_statistics_vector(25 downto 0) => tx_statistics_vector(25 downto 0),
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
