;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB #12, @201
	SUB #12, @201
	MOV -1, <-20
	CMP -7, <-120
	SLT 700, 700
	SUB -0, -1
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD 62, @610
	SUB -0, -1
	SLT 12, @10
	SUB @127, @106
	SUB -1, <-20
	JMP -17, @-20
	SUB @127, @106
	SUB @-127, 100
	SUB @-127, 100
	SLT 700, 700
	SLT 700, 700
	SUB @127, @106
	SLT 10, 0
	SUB @127, @106
	DJN -1, @-20
	MOV -17, <-20
	SUB @-127, 100
	MOV -17, <-20
	MOV -17, <-20
	SUB 0, @1
	SUB -1, <-20
	SUB @121, 103
	SUB @127, @106
	SUB 0, @1
	SUB @127, @106
	SUB -7, <-120
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-42
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-42
	MOV -17, <-20
	ADD 210, 30
	MOV -17, <-20
