#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3393_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3393_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3414_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3414_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3417_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3417_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3412_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3412_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3437_.in[1] (.names)                             1.338    29.979
$abc$13858$new_n3437_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3439_.in[1] (.names)                             1.338    31.577
$abc$13858$new_n3439_.out[0] (.names)                            0.261    31.838
$abc$13858$new_n3438_.in[1] (.names)                             1.338    33.176
$abc$13858$new_n3438_.out[0] (.names)                            0.261    33.437
$abc$13858$new_n3433_.in[0] (.names)                             1.338    34.775
$abc$13858$new_n3433_.out[0] (.names)                            0.261    35.036
$0\A[31:0][31].in[1] (.names)                                    1.338    36.374
$0\A[31:0][31].out[0] (.names)                                   0.261    36.635
A[31].D[0] (.latch)                                              1.338    37.972
data arrival time                                                         37.972

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.701


#Path 2
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3393_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3393_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3414_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3414_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3417_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3417_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3412_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3412_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3409_.in[2] (.names)                             1.338    29.979
$abc$13858$new_n3409_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3408_.in[1] (.names)                             1.338    31.577
$abc$13858$new_n3408_.out[0] (.names)                            0.261    31.838
$abc$13858$new_n3407_.in[1] (.names)                             1.338    33.176
$abc$13858$new_n3407_.out[0] (.names)                            0.261    33.437
$abc$13858$new_n3424_.in[2] (.names)                             1.338    34.775
$abc$13858$new_n3424_.out[0] (.names)                            0.261    35.036
$0\A[31:0][30].in[3] (.names)                                    1.338    36.374
$0\A[31:0][30].out[0] (.names)                                   0.261    36.635
A[30].D[0] (.latch)                                              1.338    37.972
data arrival time                                                         37.972

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.701


#Path 3
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3393_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3393_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3414_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3414_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3417_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3417_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3412_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3412_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3409_.in[2] (.names)                             1.338    29.979
$abc$13858$new_n3409_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3408_.in[1] (.names)                             1.338    31.577
$abc$13858$new_n3408_.out[0] (.names)                            0.261    31.838
$abc$13858$new_n3407_.in[1] (.names)                             1.338    33.176
$abc$13858$new_n3407_.out[0] (.names)                            0.261    33.437
$abc$13858$new_n3406_.in[0] (.names)                             1.338    34.775
$abc$13858$new_n3406_.out[0] (.names)                            0.261    35.036
$0\A[31:0][29].in[2] (.names)                                    1.338    36.374
$0\A[31:0][29].out[0] (.names)                                   0.261    36.635
A[29].D[0] (.latch)                                              1.338    37.972
data arrival time                                                         37.972

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -37.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.701


#Path 4
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3033_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3038_.in[4] (.names)                             1.338    28.380
$abc$13858$new_n3038_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3040_.in[2] (.names)                             1.338    29.979
$abc$13858$new_n3040_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3043_.in[4] (.names)                             1.338    31.577
$abc$13858$new_n3043_.out[0] (.names)                            0.261    31.838
$0\B[31:0][31].in[2] (.names)                                    1.338    33.176
$0\B[31:0][31].out[0] (.names)                                   0.261    33.437
B[31].D[0] (.latch)                                              1.338    34.775
data arrival time                                                         34.775

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.503


#Path 5
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3393_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3393_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3402_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3402_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3401_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3401_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3400_.in[1] (.names)                             1.338    28.380
$abc$13858$new_n3400_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3399_.in[0] (.names)                             1.338    29.979
$abc$13858$new_n3399_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3468_.in[0] (.names)                             1.338    31.577
$abc$13858$new_n3468_.out[0] (.names)                            0.261    31.838
$0\A[31:0][28].in[3] (.names)                                    1.338    33.176
$0\A[31:0][28].out[0] (.names)                                   0.261    33.437
A[28].D[0] (.latch)                                              1.338    34.775
data arrival time                                                         34.775

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.503


#Path 6
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3393_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3393_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3392_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3392_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3389_.in[0] (.names)                             1.338    26.781
$abc$13858$new_n3389_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3386_.in[1] (.names)                             1.338    28.380
$abc$13858$new_n3386_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3384_.in[1] (.names)                             1.338    29.979
$abc$13858$new_n3384_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3382_.in[0] (.names)                             1.338    31.577
$abc$13858$new_n3382_.out[0] (.names)                            0.261    31.838
$0\A[31:0][27].in[2] (.names)                                    1.338    33.176
$0\A[31:0][27].out[0] (.names)                                   0.261    33.437
A[27].D[0] (.latch)                                              1.338    34.775
data arrival time                                                         34.775

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.503


#Path 7
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3365_.in[2] (.names)                             1.338    23.584
$abc$13858$new_n3365_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3362_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3362_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3359_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3359_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3372_.in[1] (.names)                             1.338    28.380
$abc$13858$new_n3372_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3371_.in[0] (.names)                             1.338    29.979
$abc$13858$new_n3371_.out[0] (.names)                            0.261    30.240
$abc$13858$new_n3370_.in[3] (.names)                             1.338    31.577
$abc$13858$new_n3370_.out[0] (.names)                            0.261    31.838
$0\A[31:0][26].in[0] (.names)                                    1.338    33.176
$0\A[31:0][26].out[0] (.names)                                   0.261    33.437
A[26].D[0] (.latch)                                              1.338    34.775
data arrival time                                                         34.775

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -34.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.503


#Path 8
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2945_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2945_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2951_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2954_.in[2] (.names)                             1.338    28.380
$abc$13858$new_n2954_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n2956_.in[4] (.names)                             1.338    29.979
$abc$13858$new_n2956_.out[0] (.names)                            0.261    30.240
$0\C[31:0][31].in[2] (.names)                                    1.338    31.577
$0\C[31:0][31].out[0] (.names)                                   0.261    31.838
C[31].D[0] (.latch)                                              1.338    33.176
data arrival time                                                         33.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.904


#Path 9
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3033_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3038_.in[4] (.names)                             1.338    28.380
$abc$13858$new_n3038_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3037_.in[3] (.names)                             1.338    29.979
$abc$13858$new_n3037_.out[0] (.names)                            0.261    30.240
$0\B[31:0][29].in[2] (.names)                                    1.338    31.577
$0\B[31:0][29].out[0] (.names)                                   0.261    31.838
B[29].D[0] (.latch)                                              1.338    33.176
data arrival time                                                         33.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.904


#Path 10
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3033_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3038_.in[4] (.names)                             1.338    28.380
$abc$13858$new_n3038_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n3040_.in[2] (.names)                             1.338    29.979
$abc$13858$new_n3040_.out[0] (.names)                            0.261    30.240
$0\B[31:0][30].in[4] (.names)                                    1.338    31.577
$0\B[31:0][30].out[0] (.names)                                   0.261    31.838
B[30].D[0] (.latch)                                              1.338    33.176
data arrival time                                                         33.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.904


#Path 11
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2945_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2945_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2951_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2954_.in[2] (.names)                             1.338    28.380
$abc$13858$new_n2954_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n2953_.in[3] (.names)                             1.338    29.979
$abc$13858$new_n2953_.out[0] (.names)                            0.261    30.240
$0\C[31:0][30].in[1] (.names)                                    1.338    31.577
$0\C[31:0][30].out[0] (.names)                                   0.261    31.838
C[30].D[0] (.latch)                                              1.338    33.176
data arrival time                                                         33.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.904


#Path 12
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2769_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2769_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2774_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2776_.in[2] (.names)                             1.338    28.380
$abc$13858$new_n2776_.out[0] (.names)                            0.261    28.641
$abc$13858$new_n2779_.in[4] (.names)                             1.338    29.979
$abc$13858$new_n2779_.out[0] (.names)                            0.261    30.240
$0\E[31:0][31].in[2] (.names)                                    1.338    31.577
$0\E[31:0][31].out[0] (.names)                                   0.261    31.838
E[31].D[0] (.latch)                                              1.338    33.176
data arrival time                                                         33.176

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.904


#Path 13
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3033_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3032_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n3032_.out[0] (.names)                            0.261    28.641
$0\B[31:0][27].in[2] (.names)                                    1.338    29.979
$0\B[31:0][27].out[0] (.names)                                   0.261    30.240
B[27].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 14
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3246_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3246_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3243_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3243_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3241_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3241_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3239_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3239_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3274_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3274_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[1] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3301_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3301_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3300_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n3300_.out[0] (.names)                            0.261    28.641
$0\A[31:0][21].in[1] (.names)                                    1.338    29.979
$0\A[31:0][21].out[0] (.names)                                   0.261    30.240
A[21].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 15
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3246_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3246_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3243_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3243_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3241_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3241_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3239_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3239_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3274_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3274_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3298_.in[1] (.names)                             1.338    25.182
$abc$13858$new_n3298_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3315_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3315_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3314_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n3314_.out[0] (.names)                            0.261    28.641
$0\A[31:0][22].in[0] (.names)                                    1.338    29.979
$0\A[31:0][22].out[0] (.names)                                   0.261    30.240
A[22].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 16
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3324_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3324_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3333_.in[0] (.names)                             1.338    23.584
$abc$13858$new_n3333_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3332_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3332_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3330_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3330_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3343_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n3343_.out[0] (.names)                            0.261    28.641
$0\A[31:0][24].in[3] (.names)                                    1.338    29.979
$0\A[31:0][24].out[0] (.names)                                   0.261    30.240
A[24].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 17
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3324_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3324_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3321_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3321_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3333_.in[0] (.names)                             1.338    23.584
$abc$13858$new_n3333_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3332_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3332_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3330_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3330_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3466_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3466_.out[0] (.names)                            0.261    28.641
$0\A[31:0][23].in[3] (.names)                                    1.338    29.979
$0\A[31:0][23].out[0] (.names)                                   0.261    30.240
A[23].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 18
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3309_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3309_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3338_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3338_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3366_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3366_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3365_.in[2] (.names)                             1.338    23.584
$abc$13858$new_n3365_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3362_.in[2] (.names)                             1.338    25.182
$abc$13858$new_n3362_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3359_.in[1] (.names)                             1.338    26.781
$abc$13858$new_n3359_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3368_.in[0] (.names)                             1.338    28.380
$abc$13858$new_n3368_.out[0] (.names)                            0.261    28.641
$0\A[31:0][25].in[0] (.names)                                    1.338    29.979
$0\A[31:0][25].out[0] (.names)                                   0.261    30.240
A[25].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 19
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3030_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3030_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3029_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n3029_.out[0] (.names)                            0.261    28.641
$0\B[31:0][26].in[1] (.names)                                    1.338    29.979
$0\B[31:0][26].out[0] (.names)                                   0.261    30.240
B[26].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 20
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3033_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n3033_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n3035_.in[5] (.names)                             1.338    28.380
$abc$13858$new_n3035_.out[0] (.names)                            0.261    28.641
$0\B[31:0][28].in[1] (.names)                                    1.338    29.979
$0\B[31:0][28].out[0] (.names)                                   0.261    30.240
B[28].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 21
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2945_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2945_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2948_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2948_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2947_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n2947_.out[0] (.names)                            0.261    28.641
$0\C[31:0][28].in[1] (.names)                                    1.338    29.979
$0\C[31:0][28].out[0] (.names)                                   0.261    30.240
C[28].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 22
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2945_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2945_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2951_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2951_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2950_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n2950_.out[0] (.names)                            0.261    28.641
$0\C[31:0][29].in[1] (.names)                                    1.338    29.979
$0\C[31:0][29].out[0] (.names)                                   0.261    30.240
C[29].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 23
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2856_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2862_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2862_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2865_.in[0] (.names)                             1.338    26.781
$abc$13858$new_n2865_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2864_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n2864_.out[0] (.names)                            0.261    28.641
$0\D[31:0][30].in[1] (.names)                                    1.338    29.979
$0\D[31:0][30].out[0] (.names)                                   0.261    30.240
D[30].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 24
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2856_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2862_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2862_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2865_.in[0] (.names)                             1.338    26.781
$abc$13858$new_n2865_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2867_.in[4] (.names)                             1.338    28.380
$abc$13858$new_n2867_.out[0] (.names)                            0.261    28.641
$0\D[31:0][31].in[2] (.names)                                    1.338    29.979
$0\D[31:0][31].out[0] (.names)                                   0.261    30.240
D[31].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[31].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 25
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2769_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2769_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2774_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2773_.in[3] (.names)                             1.338    28.380
$abc$13858$new_n2773_.out[0] (.names)                            0.261    28.641
$0\E[31:0][29].in[1] (.names)                                    1.338    29.979
$0\E[31:0][29].out[0] (.names)                                   0.261    30.240
E[29].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 26
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2769_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2769_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2774_.in[4] (.names)                             1.338    26.781
$abc$13858$new_n2774_.out[0] (.names)                            0.261    27.042
$abc$13858$new_n2776_.in[2] (.names)                             1.338    28.380
$abc$13858$new_n2776_.out[0] (.names)                            0.261    28.641
$0\E[31:0][30].in[4] (.names)                                    1.338    29.979
$0\E[31:0][30].out[0] (.names)                                   0.261    30.240
E[30].D[0] (.latch)                                              1.338    31.577
data arrival time                                                         31.577

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[30].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 27
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2769_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2769_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2768_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n2768_.out[0] (.names)                            0.261    27.042
$0\E[31:0][27].in[1] (.names)                                    1.338    28.380
$0\E[31:0][27].out[0] (.names)                                   0.261    28.641
E[27].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 28
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3246_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3246_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3243_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3243_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3241_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3241_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3239_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3239_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3274_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3274_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3277_.in[1] (.names)                             1.338    25.182
$abc$13858$new_n3277_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3276_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n3276_.out[0] (.names)                            0.261    27.042
$0\A[31:0][19].in[1] (.names)                                    1.338    28.380
$0\A[31:0][19].out[0] (.names)                                   0.261    28.641
A[19].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 29
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3283_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n3283_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3295_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n3295_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3293_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3293_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3292_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3292_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3291_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3291_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3289_.in[0] (.names)                             1.338    25.182
$abc$13858$new_n3289_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3288_.in[0] (.names)                             1.338    26.781
$abc$13858$new_n3288_.out[0] (.names)                            0.261    27.042
$0\A[31:0][20].in[2] (.names)                                    1.338    28.380
$0\A[31:0][20].out[0] (.names)                                   0.261    28.641
A[20].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 30
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3024_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3024_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3023_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n3023_.out[0] (.names)                            0.261    27.042
$0\B[31:0][24].in[1] (.names)                                    1.338    28.380
$0\B[31:0][24].out[0] (.names)                                   0.261    28.641
B[24].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 31
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3027_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n3027_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n3026_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n3026_.out[0] (.names)                            0.261    27.042
$0\B[31:0][25].in[2] (.names)                                    1.338    28.380
$0\B[31:0][25].out[0] (.names)                                   0.261    28.641
B[25].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 32
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2945_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2945_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2944_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n2944_.out[0] (.names)                            0.261    27.042
$0\C[31:0][27].in[2] (.names)                                    1.338    28.380
$0\C[31:0][27].out[0] (.names)                                   0.261    28.641
C[27].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 33
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2856_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2859_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2859_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2858_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n2858_.out[0] (.names)                            0.261    27.042
$0\D[31:0][28].in[1] (.names)                                    1.338    28.380
$0\D[31:0][28].out[0] (.names)                                   0.261    28.641
D[28].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 34
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2856_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2862_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2862_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2861_.in[3] (.names)                             1.338    26.781
$abc$13858$new_n2861_.out[0] (.names)                            0.261    27.042
$0\D[31:0][29].in[1] (.names)                                    1.338    28.380
$0\D[31:0][29].out[0] (.names)                                   0.261    28.641
D[29].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[29].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 35
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2769_.in[4] (.names)                             1.338    25.182
$abc$13858$new_n2769_.out[0] (.names)                            0.261    25.443
$abc$13858$new_n2771_.in[5] (.names)                             1.338    26.781
$abc$13858$new_n2771_.out[0] (.names)                            0.261    27.042
$0\E[31:0][28].in[1] (.names)                                    1.338    28.380
$0\E[31:0][28].out[0] (.names)                                   0.261    28.641
E[28].D[0] (.latch)                                              1.338    29.979
data arrival time                                                         29.979

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[28].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 36
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2942_.in[5] (.names)                             1.338    25.182
$abc$13858$new_n2942_.out[0] (.names)                            0.261    25.443
$0\C[31:0][26].in[1] (.names)                                    1.338    26.781
$0\C[31:0][26].out[0] (.names)                                   0.261    27.042
C[26].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 37
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2940_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2940_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2939_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n2939_.out[0] (.names)                            0.261    25.443
$0\C[31:0][25].in[1] (.names)                                    1.338    26.781
$0\C[31:0][25].out[0] (.names)                                   0.261    27.042
C[25].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 38
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3021_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3021_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3020_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3020_.out[0] (.names)                            0.261    25.443
$0\B[31:0][23].in[2] (.names)                                    1.338    26.781
$0\B[31:0][23].out[0] (.names)                                   0.261    27.042
B[23].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 39
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3258_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n3258_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3270_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3270_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3269_.in[2] (.names)                             1.338    20.386
$abc$13858$new_n3269_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3265_.in[0] (.names)                             1.338    21.985
$abc$13858$new_n3265_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3263_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3263_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3262_.in[1] (.names)                             1.338    25.182
$abc$13858$new_n3262_.out[0] (.names)                            0.261    25.443
$0\A[31:0][18].in[0] (.names)                                    1.338    26.781
$0\A[31:0][18].out[0] (.names)                                   0.261    27.042
A[18].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 40
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3018_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n3018_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n3017_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n3017_.out[0] (.names)                            0.261    25.443
$0\B[31:0][22].in[1] (.names)                                    1.338    26.781
$0\B[31:0][22].out[0] (.names)                                   0.261    27.042
B[22].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 41
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2761_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2761_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2760_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n2760_.out[0] (.names)                            0.261    25.443
$0\E[31:0][24].in[1] (.names)                                    1.338    26.781
$0\E[31:0][24].out[0] (.names)                                   0.261    27.042
E[24].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 42
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2763_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n2763_.out[0] (.names)                            0.261    25.443
$0\E[31:0][25].in[2] (.names)                                    1.338    26.781
$0\E[31:0][25].out[0] (.names)                                   0.261    27.042
E[25].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 43
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2856_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2856_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2855_.in[3] (.names)                             1.338    25.182
$abc$13858$new_n2855_.out[0] (.names)                            0.261    25.443
$0\D[31:0][27].in[1] (.names)                                    1.338    26.781
$0\D[31:0][27].out[0] (.names)                                   0.261    27.042
D[27].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[27].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 44
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2764_.in[4] (.names)                             1.338    23.584
$abc$13858$new_n2764_.out[0] (.names)                            0.261    23.845
$abc$13858$new_n2766_.in[5] (.names)                             1.338    25.182
$abc$13858$new_n2766_.out[0] (.names)                            0.261    25.443
$0\E[31:0][26].in[1] (.names)                                    1.338    26.781
$0\E[31:0][26].out[0] (.names)                                   0.261    27.042
E[26].D[0] (.latch)                                              1.338    28.380
data arrival time                                                         28.380

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 45
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2934_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n2934_.out[0] (.names)                            0.261    23.845
$0\C[31:0][23].in[2] (.names)                                    1.338    25.182
$0\C[31:0][23].out[0] (.names)                                   0.261    25.443
C[23].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 46
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3202_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3202_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3201_.in[2] (.names)                             1.338    15.590
$abc$13858$new_n3201_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3198_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3198_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3196_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3196_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3208_.in[1] (.names)                             1.338    20.386
$abc$13858$new_n3208_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3206_.in[0] (.names)                             1.338    21.985
$abc$13858$new_n3206_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3464_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n3464_.out[0] (.names)                            0.261    23.845
$0\A[31:0][15].in[3] (.names)                                    1.338    25.182
$0\A[31:0][15].out[0] (.names)                                   0.261    25.443
A[15].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 47
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3246_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3246_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3243_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3243_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3241_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3241_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3239_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3239_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3237_.in[0] (.names)                             1.338    23.584
$abc$13858$new_n3237_.out[0] (.names)                            0.261    23.845
$0\A[31:0][16].in[2] (.names)                                    1.338    25.182
$0\A[31:0][16].out[0] (.names)                                   0.261    25.443
A[16].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 48
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3216_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3216_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3247_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n3247_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3246_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3246_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3243_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3243_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3241_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3241_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3239_.in[1] (.names)                             1.338    21.985
$abc$13858$new_n3239_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3251_.in[1] (.names)                             1.338    23.584
$abc$13858$new_n3251_.out[0] (.names)                            0.261    23.845
$0\A[31:0][17].in[4] (.names)                                    1.338    25.182
$0\A[31:0][17].out[0] (.names)                                   0.261    25.443
A[17].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 49
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3015_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3015_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n3014_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n3014_.out[0] (.names)                            0.261    23.845
$0\B[31:0][21].in[1] (.names)                                    1.338    25.182
$0\B[31:0][21].out[0] (.names)                                   0.261    25.443
B[21].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 50
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2935_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2935_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2937_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n2937_.out[0] (.names)                            0.261    23.845
$0\C[31:0][24].in[1] (.names)                                    1.338    25.182
$0\C[31:0][24].out[0] (.names)                                   0.261    25.443
C[24].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 51
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2850_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n2850_.out[0] (.names)                            0.261    23.845
$0\D[31:0][25].in[1] (.names)                                    1.338    25.182
$0\D[31:0][25].out[0] (.names)                                   0.261    25.443
D[25].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[25].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 52
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2851_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2851_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2853_.in[5] (.names)                             1.338    23.584
$abc$13858$new_n2853_.out[0] (.names)                            0.261    23.845
$0\D[31:0][26].in[1] (.names)                                    1.338    25.182
$0\D[31:0][26].out[0] (.names)                                   0.261    25.443
D[26].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[26].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 53
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2755_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2755_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2754_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n2754_.out[0] (.names)                            0.261    23.845
$0\E[31:0][22].in[1] (.names)                                    1.338    25.182
$0\E[31:0][22].out[0] (.names)                                   0.261    25.443
E[22].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 54
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2758_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n2758_.out[0] (.names)                            0.261    22.246
$abc$13858$new_n2757_.in[3] (.names)                             1.338    23.584
$abc$13858$new_n2757_.out[0] (.names)                            0.261    23.845
$0\E[31:0][23].in[2] (.names)                                    1.338    25.182
$0\E[31:0][23].out[0] (.names)                                   0.261    25.443
E[23].D[0] (.latch)                                              1.338    26.781
data arrival time                                                         26.781

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 55
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3009_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n3009_.out[0] (.names)                            0.261    22.246
$0\B[31:0][19].in[2] (.names)                                    1.338    23.584
$0\B[31:0][19].out[0] (.names)                                   0.261    23.845
B[19].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 56
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3202_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3202_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3201_.in[2] (.names)                             1.338    15.590
$abc$13858$new_n3201_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3198_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3198_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3196_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3196_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3208_.in[1] (.names)                             1.338    20.386
$abc$13858$new_n3208_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3206_.in[0] (.names)                             1.338    21.985
$abc$13858$new_n3206_.out[0] (.names)                            0.261    22.246
$0\A[31:0][14].in[4] (.names)                                    1.338    23.584
$0\A[31:0][14].out[0] (.names)                                   0.261    23.845
A[14].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 57
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3007_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3007_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3006_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n3006_.out[0] (.names)                            0.261    22.246
$0\B[31:0][18].in[1] (.names)                                    1.338    23.584
$0\B[31:0][18].out[0] (.names)                                   0.261    23.845
B[18].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 58
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3202_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3202_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3201_.in[2] (.names)                             1.338    15.590
$abc$13858$new_n3201_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3198_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3198_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3196_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3196_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3193_.in[1] (.names)                             1.338    20.386
$abc$13858$new_n3193_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3192_.in[4] (.names)                             1.338    21.985
$abc$13858$new_n3192_.out[0] (.names)                            0.261    22.246
$0\A[31:0][13].in[2] (.names)                                    1.338    23.584
$0\A[31:0][13].out[0] (.names)                                   0.261    23.845
A[13].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 59
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3010_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n3010_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n3012_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n3012_.out[0] (.names)                            0.261    22.246
$0\B[31:0][20].in[1] (.names)                                    1.338    23.584
$0\B[31:0][20].out[0] (.names)                                   0.261    23.845
B[20].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 60
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2927_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2927_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2926_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n2926_.out[0] (.names)                            0.261    22.246
$0\C[31:0][20].in[1] (.names)                                    1.338    23.584
$0\C[31:0][20].out[0] (.names)                                   0.261    23.845
C[20].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 61
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2932_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n2932_.out[0] (.names)                            0.261    22.246
$0\C[31:0][22].in[1] (.names)                                    1.338    23.584
$0\C[31:0][22].out[0] (.names)                                   0.261    23.845
C[22].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 62
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2845_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n2845_.out[0] (.names)                            0.261    22.246
$0\D[31:0][23].in[1] (.names)                                    1.338    23.584
$0\D[31:0][23].out[0] (.names)                                   0.261    23.845
D[23].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[23].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 63
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2846_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2846_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2848_.in[5] (.names)                             1.338    21.985
$abc$13858$new_n2848_.out[0] (.names)                            0.261    22.246
$0\D[31:0][24].in[1] (.names)                                    1.338    23.584
$0\D[31:0][24].out[0] (.names)                                   0.261    23.845
D[24].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[24].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 64
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2749_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2749_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2748_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n2748_.out[0] (.names)                            0.261    22.246
$0\E[31:0][20].in[1] (.names)                                    1.338    23.584
$0\E[31:0][20].out[0] (.names)                                   0.261    23.845
E[20].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 65
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2752_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2752_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2751_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n2751_.out[0] (.names)                            0.261    22.246
$0\E[31:0][21].in[1] (.names)                                    1.338    23.584
$0\E[31:0][21].out[0] (.names)                                   0.261    23.845
E[21].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 66
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2930_.in[4] (.names)                             1.338    20.386
$abc$13858$new_n2930_.out[0] (.names)                            0.261    20.647
$abc$13858$new_n2929_.in[3] (.names)                             1.338    21.985
$abc$13858$new_n2929_.out[0] (.names)                            0.261    22.246
$0\C[31:0][21].in[2] (.names)                                    1.338    23.584
$0\C[31:0][21].out[0] (.names)                                   0.261    23.845
C[21].D[0] (.latch)                                              1.338    25.182
data arrival time                                                         25.182

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 67
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3174_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3174_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3188_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n3188_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3186_.in[0] (.names)                             1.338    15.590
$abc$13858$new_n3186_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3184_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3184_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3182_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3182_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3180_.in[0] (.names)                             1.338    20.386
$abc$13858$new_n3180_.out[0] (.names)                            0.261    20.647
$0\A[31:0][12].in[1] (.names)                                    1.338    21.985
$0\A[31:0][12].out[0] (.names)                                   0.261    22.246
A[12].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[12].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 68
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3004_.in[2] (.names)                             1.338    18.787
$abc$13858$new_n3004_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n3003_.in[3] (.names)                             1.338    20.386
$abc$13858$new_n3003_.out[0] (.names)                            0.261    20.647
$0\B[31:0][17].in[1] (.names)                                    1.338    21.985
$0\B[31:0][17].out[0] (.names)                                   0.261    22.246
B[17].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 69
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2924_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2924_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2923_.in[3] (.names)                             1.338    20.386
$abc$13858$new_n2923_.out[0] (.names)                            0.261    20.647
$0\C[31:0][19].in[2] (.names)                                    1.338    21.985
$0\C[31:0][19].out[0] (.names)                                   0.261    22.246
C[19].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 70
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2838_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2838_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2837_.in[3] (.names)                             1.338    20.386
$abc$13858$new_n2837_.out[0] (.names)                            0.261    20.647
$0\D[31:0][20].in[1] (.names)                                    1.338    21.985
$0\D[31:0][20].out[0] (.names)                                   0.261    22.246
D[20].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[20].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 71
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2843_.in[5] (.names)                             1.338    20.386
$abc$13858$new_n2843_.out[0] (.names)                            0.261    20.647
$0\D[31:0][22].in[1] (.names)                                    1.338    21.985
$0\D[31:0][22].out[0] (.names)                                   0.261    22.246
D[22].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[22].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 72
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2746_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2746_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2745_.in[3] (.names)                             1.338    20.386
$abc$13858$new_n2745_.out[0] (.names)                            0.261    20.647
$0\E[31:0][19].in[1] (.names)                                    1.338    21.985
$0\E[31:0][19].out[0] (.names)                                   0.261    22.246
E[19].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 73
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2841_.in[4] (.names)                             1.338    18.787
$abc$13858$new_n2841_.out[0] (.names)                            0.261    19.048
$abc$13858$new_n2840_.in[3] (.names)                             1.338    20.386
$abc$13858$new_n2840_.out[0] (.names)                            0.261    20.647
$0\D[31:0][21].in[2] (.names)                                    1.338    21.985
$0\D[31:0][21].out[0] (.names)                                   0.261    22.246
D[21].D[0] (.latch)                                              1.338    23.584
data arrival time                                                         23.584

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[21].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 74
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2918_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n2918_.out[0] (.names)                            0.261    19.048
$0\C[31:0][17].in[2] (.names)                                    1.338    20.386
$0\C[31:0][17].out[0] (.names)                                   0.261    20.647
C[17].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 75
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[9].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3139_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n3139_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3138_.in[2] (.names)                             1.338    12.392
$abc$13858$new_n3138_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3134_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3134_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3132_.in[1] (.names)                             1.338    15.590
$abc$13858$new_n3132_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3144_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3144_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3143_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3143_.out[0] (.names)                            0.261    19.048
$0\A[31:0][9].in[2] (.names)                                     1.338    20.386
$0\A[31:0][9].out[0] (.names)                                    0.261    20.647
A[9].D[0] (.latch)                                               1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[9].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 76
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[10].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3149_.in[5] (.names)                             1.338    10.793
$abc$13858$new_n3149_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3162_.in[5] (.names)                             1.338    12.392
$abc$13858$new_n3162_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3159_.in[0] (.names)                             1.338    13.991
$abc$13858$new_n3159_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3157_.in[2] (.names)                             1.338    15.590
$abc$13858$new_n3157_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3155_.in[0] (.names)                             1.338    17.188
$abc$13858$new_n3155_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3154_.in[0] (.names)                             1.338    18.787
$abc$13858$new_n3154_.out[0] (.names)                            0.261    19.048
$0\A[31:0][10].in[5] (.names)                                    1.338    20.386
$0\A[31:0][10].out[0] (.names)                                   0.261    20.647
A[10].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[10].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 77
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[11].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3139_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n3139_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3138_.in[2] (.names)                             1.338    12.392
$abc$13858$new_n3138_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3134_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3134_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3132_.in[1] (.names)                             1.338    15.590
$abc$13858$new_n3132_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3165_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3165_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3178_.in[1] (.names)                             1.338    18.787
$abc$13858$new_n3178_.out[0] (.names)                            0.261    19.048
$0\A[31:0][11].in[4] (.names)                                    1.338    20.386
$0\A[31:0][11].out[0] (.names)                                   0.261    20.647
A[11].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[11].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 78
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3001_.in[2] (.names)                             1.338    17.188
$abc$13858$new_n3001_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n3000_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n3000_.out[0] (.names)                            0.261    19.048
$0\B[31:0][16].in[2] (.names)                                    1.338    20.386
$0\B[31:0][16].out[0] (.names)                                   0.261    20.647
B[16].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 79
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2919_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2919_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2921_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n2921_.out[0] (.names)                            0.261    19.048
$0\C[31:0][18].in[1] (.names)                                    1.338    20.386
$0\C[31:0][18].out[0] (.names)                                   0.261    20.647
C[18].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 80
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2835_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2835_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2834_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n2834_.out[0] (.names)                            0.261    19.048
$0\D[31:0][19].in[1] (.names)                                    1.338    20.386
$0\D[31:0][19].out[0] (.names)                                   0.261    20.647
D[19].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[19].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 81
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2740_.in[3] (.names)                             1.338    18.787
$abc$13858$new_n2740_.out[0] (.names)                            0.261    19.048
$0\E[31:0][17].in[2] (.names)                                    1.338    20.386
$0\E[31:0][17].out[0] (.names)                                   0.261    20.647
E[17].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 82
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2741_.in[4] (.names)                             1.338    17.188
$abc$13858$new_n2741_.out[0] (.names)                            0.261    17.449
$abc$13858$new_n2743_.in[5] (.names)                             1.338    18.787
$abc$13858$new_n2743_.out[0] (.names)                            0.261    19.048
$0\E[31:0][18].in[1] (.names)                                    1.338    20.386
$0\E[31:0][18].out[0] (.names)                                   0.261    20.647
E[18].D[0] (.latch)                                              1.338    21.985
data arrival time                                                         21.985

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.713


#Path 83
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2998_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2998_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2997_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2997_.out[0] (.names)                            0.261    17.449
$0\B[31:0][15].in[2] (.names)                                    1.338    18.787
$0\B[31:0][15].out[0] (.names)                                   0.261    19.048
B[15].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 84
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[8].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3089_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3089_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3114_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3114_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3139_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n3139_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3138_.in[2] (.names)                             1.338    12.392
$abc$13858$new_n3138_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3134_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3134_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3132_.in[1] (.names)                             1.338    15.590
$abc$13858$new_n3132_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n3130_.in[1] (.names)                             1.338    17.188
$abc$13858$new_n3130_.out[0] (.names)                            0.261    17.449
$0\A[31:0][8].in[0] (.names)                                     1.338    18.787
$0\A[31:0][8].out[0] (.names)                                    0.261    19.048
A[8].D[0] (.latch)                                               1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[8].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 85
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2911_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2911_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2910_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2910_.out[0] (.names)                            0.261    17.449
$0\C[31:0][14].in[1] (.names)                                    1.338    18.787
$0\C[31:0][14].out[0] (.names)                                   0.261    19.048
C[14].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 86
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2913_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2913_.out[0] (.names)                            0.261    17.449
$0\C[31:0][15].in[2] (.names)                                    1.338    18.787
$0\C[31:0][15].out[0] (.names)                                   0.261    19.048
C[15].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 87
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2914_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2914_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2916_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n2916_.out[0] (.names)                            0.261    17.449
$0\C[31:0][16].in[1] (.names)                                    1.338    18.787
$0\C[31:0][16].out[0] (.names)                                   0.261    19.048
C[16].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 88
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2832_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n2832_.out[0] (.names)                            0.261    17.449
$0\D[31:0][18].in[1] (.names)                                    1.338    18.787
$0\D[31:0][18].out[0] (.names)                                   0.261    19.048
D[18].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[18].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 89
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2733_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2733_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2732_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2732_.out[0] (.names)                            0.261    17.449
$0\E[31:0][14].in[1] (.names)                                    1.338    18.787
$0\E[31:0][14].out[0] (.names)                                   0.261    19.048
E[14].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 90
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2735_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2735_.out[0] (.names)                            0.261    17.449
$0\E[31:0][15].in[2] (.names)                                    1.338    18.787
$0\E[31:0][15].out[0] (.names)                                   0.261    19.048
E[15].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[15].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 91
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2825_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2825_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2830_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2830_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2829_.in[3] (.names)                             1.338    17.188
$abc$13858$new_n2829_.out[0] (.names)                            0.261    17.449
$0\D[31:0][17].in[2] (.names)                                    1.338    18.787
$0\D[31:0][17].out[0] (.names)                                   0.261    19.048
D[17].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[17].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 92
Startpoint: D[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[0].clk[0] (.latch)                                             1.338     1.338
D[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2697_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2697_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2703_.in[4] (.names)                             1.338     4.398
$abc$13858$new_n2703_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2707_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2707_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2711_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2711_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2714_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2714_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2720_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2720_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2725_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2725_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2730_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2730_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2736_.in[4] (.names)                             1.338    15.590
$abc$13858$new_n2736_.out[0] (.names)                            0.261    15.851
$abc$13858$new_n2738_.in[5] (.names)                             1.338    17.188
$abc$13858$new_n2738_.out[0] (.names)                            0.261    17.449
$0\E[31:0][16].in[1] (.names)                                    1.338    18.787
$0\E[31:0][16].out[0] (.names)                                   0.261    19.048
E[16].D[0] (.latch)                                              1.338    20.386
data arrival time                                                         20.386

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[16].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.114


#Path 93
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2908_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2908_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2907_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n2907_.out[0] (.names)                            0.261    15.851
$0\C[31:0][13].in[1] (.names)                                    1.338    17.188
$0\C[31:0][13].out[0] (.names)                                   0.261    17.449
C[13].D[0] (.latch)                                              1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 94
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3080_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3080_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3078_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3078_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3076_.in[2] (.names)                             1.338     9.195
$abc$13858$new_n3076_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3074_.in[1] (.names)                             1.338    10.793
$abc$13858$new_n3074_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3094_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3094_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3461_.in[5] (.names)                             1.338    13.991
$abc$13858$new_n3461_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3462_.in[1] (.names)                             1.338    15.590
$abc$13858$new_n3462_.out[0] (.names)                            0.261    15.851
$0\A[31:0][5].in[1] (.names)                                     1.338    17.188
$0\A[31:0][5].out[0] (.names)                                    0.261    17.449
A[5].D[0] (.latch)                                               1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[5].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 95
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3068_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3068_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3077_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3077_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3092_.in[1] (.names)                             1.338     9.195
$abc$13858$new_n3092_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3101_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3101_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3109_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3109_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3107_.in[0] (.names)                             1.338    15.590
$abc$13858$new_n3107_.out[0] (.names)                            0.261    15.851
$0\A[31:0][6].in[1] (.names)                                     1.338    17.188
$0\A[31:0][6].out[0] (.names)                                    0.261    17.449
A[6].D[0] (.latch)                                               1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[6].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 96
Startpoint: round[5].Q[0] (.latch clocked by clk_i)
Endpoint  : A[7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[5].clk[0] (.latch)                                         1.338     1.338
round[5].Q[0] (.latch) [clock-to-output]                         0.124     1.462
$abc$13858$new_n1928_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n1928_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n3048_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n3048_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3068_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n3068_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n3077_.in[0] (.names)                             1.338     7.596
$abc$13858$new_n3077_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n3092_.in[1] (.names)                             1.338     9.195
$abc$13858$new_n3092_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n3101_.in[0] (.names)                             1.338    10.793
$abc$13858$new_n3101_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n3118_.in[0] (.names)                             1.338    12.392
$abc$13858$new_n3118_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n3109_.in[1] (.names)                             1.338    13.991
$abc$13858$new_n3109_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n3128_.in[1] (.names)                             1.338    15.590
$abc$13858$new_n3128_.out[0] (.names)                            0.261    15.851
$0\A[31:0][7].in[4] (.names)                                     1.338    17.188
$0\A[31:0][7].out[0] (.names)                                    0.261    17.449
A[7].D[0] (.latch)                                               1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[7].clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 97
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2992_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n2992_.out[0] (.names)                            0.261    15.851
$0\B[31:0][13].in[2] (.names)                                    1.338    17.188
$0\B[31:0][13].out[0] (.names)                                   0.261    17.449
B[13].D[0] (.latch)                                              1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[13].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 98
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             1.338     1.338
A[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2963_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2963_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2966_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2966_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2971_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2971_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2974_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2974_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2977_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2977_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2983_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2983_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2988_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2988_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2993_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2993_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2995_.in[5] (.names)                             1.338    15.590
$abc$13858$new_n2995_.out[0] (.names)                            0.261    15.851
$0\B[31:0][14].in[1] (.names)                                    1.338    17.188
$0\B[31:0][14].out[0] (.names)                                   0.261    17.449
B[14].D[0] (.latch)                                              1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 99
Startpoint: B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : C[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[2].clk[0] (.latch)                                             1.338     1.338
B[2].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2874_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2874_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2877_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2877_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n2884_.in[4] (.names)                             1.338     5.997
$abc$13858$new_n2884_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2888_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2888_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2891_.in[0] (.names)                             1.338     9.195
$abc$13858$new_n2891_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2896_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2896_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2902_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2902_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2905_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2905_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2904_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n2904_.out[0] (.names)                            0.261    15.851
$0\C[31:0][12].in[1] (.names)                                    1.338    17.188
$0\C[31:0][12].out[0] (.names)                                   0.261    17.449
C[12].D[0] (.latch)                                              1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[12].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#Path 100
Startpoint: C[0].Q[0] (.latch clocked by clk_i)
Endpoint  : D[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[0].clk[0] (.latch)                                             1.338     1.338
C[0].Q[0] (.latch) [clock-to-output]                             0.124     1.462
$abc$13858$new_n2786_.in[0] (.names)                             1.338     2.800
$abc$13858$new_n2786_.out[0] (.names)                            0.261     3.061
$abc$13858$new_n2789_.in[2] (.names)                             1.338     4.398
$abc$13858$new_n2789_.out[0] (.names)                            0.261     4.659
$abc$13858$new_n3456_.in[0] (.names)                             1.338     5.997
$abc$13858$new_n3456_.out[0] (.names)                            0.261     6.258
$abc$13858$new_n2802_.in[4] (.names)                             1.338     7.596
$abc$13858$new_n2802_.out[0] (.names)                            0.261     7.857
$abc$13858$new_n2807_.in[4] (.names)                             1.338     9.195
$abc$13858$new_n2807_.out[0] (.names)                            0.261     9.456
$abc$13858$new_n2813_.in[4] (.names)                             1.338    10.793
$abc$13858$new_n2813_.out[0] (.names)                            0.261    11.054
$abc$13858$new_n2819_.in[4] (.names)                             1.338    12.392
$abc$13858$new_n2819_.out[0] (.names)                            0.261    12.653
$abc$13858$new_n2822_.in[4] (.names)                             1.338    13.991
$abc$13858$new_n2822_.out[0] (.names)                            0.261    14.252
$abc$13858$new_n2821_.in[3] (.names)                             1.338    15.590
$abc$13858$new_n2821_.out[0] (.names)                            0.261    15.851
$0\D[31:0][14].in[1] (.names)                                    1.338    17.188
$0\D[31:0][14].out[0] (.names)                                   0.261    17.449
D[14].D[0] (.latch)                                              1.338    18.787
data arrival time                                                         18.787

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[14].clk[0] (.latch)                                            1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -18.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.515


#End of timing report
