Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Apr 17 00:00:21 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
HPDR-2     Warning           Port pin INOUT inconsistency                                      1           
TIMING-16  Warning           Large setup violation                                             138         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (8)
6. checking no_output_delay (38)
7. checking multiple_clock (1002)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1002)
---------------------------------
 There are 1002 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.801     -471.420                    138                 2895        0.035        0.000                      0                 2895        3.000        0.000                       0                  1140  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk100M                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen             {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen             {0.000 50.000}       100.000         10.000          
  ila_clk_clk_gen              {0.000 5.000}        10.000          100.000         
  mem_clk_clk_gen              {0.000 25.000}       50.000          20.000          
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_1           {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen_1           {0.000 50.000}       100.000         10.000          
  ila_clk_clk_gen_1            {0.000 5.000}        10.000          100.000         
  mem_clk_clk_gen_1            {0.000 25.000}       50.000          20.000          
vga_clk_gen/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_pix_clk_gen     {0.000 35.000}       70.000          14.286          
  vga_clk_vga_pix_clk_gen      {0.000 79.390}       158.780         6.298           
  vga_mem_clk_vga_pix_clk_gen  {0.000 19.867}       39.734          25.167          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_clk_gen                                                                                                                                                               7.845        0.000                       0                     3  
  core_clk_clk_gen                  33.198        0.000                      0                 1653        0.146        0.000                      0                 1653       49.500        0.000                       0                   900  
  ila_clk_clk_gen                    8.370        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  mem_clk_clk_gen                   48.128        0.000                      0                    8        0.160        0.000                      0                    8       24.500        0.000                       0                    97  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_gen_1                                                                                                                                                             7.845        0.000                       0                     3  
  core_clk_clk_gen_1                33.203        0.000                      0                 1653        0.146        0.000                      0                 1653       49.500        0.000                       0                   900  
  ila_clk_clk_gen_1                  8.371        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  mem_clk_clk_gen_1                 48.132        0.000                      0                    8        0.160        0.000                      0                    8       24.500        0.000                       0                    97  
vga_clk_gen/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_pix_clk_gen                                                                                                                                                      30.000        0.000                       0                     3  
  vga_clk_vga_pix_clk_gen          151.755        0.000                      0                  173        0.110        0.000                      0                  173       54.580        0.000                       0                   101  
  vga_mem_clk_vga_pix_clk_gen       37.846        0.000                      0                    8        0.122        0.000                      0                    8       19.367        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mem_clk_clk_gen              core_clk_clk_gen                  40.589        0.000                      0                   58        0.200        0.000                      0                   58  
core_clk_clk_gen_1           core_clk_clk_gen                  33.198        0.000                      0                 1653        0.035        0.000                      0                 1653  
mem_clk_clk_gen_1            core_clk_clk_gen                  40.589        0.000                      0                   58        0.200        0.000                      0                   58  
ila_clk_clk_gen_1            ila_clk_clk_gen                    8.370        0.000                      0                    8        0.047        0.000                      0                    8  
core_clk_clk_gen             mem_clk_clk_gen                   36.159        0.000                      0                  893        0.165        0.000                      0                  893  
core_clk_clk_gen_1           mem_clk_clk_gen                   36.164        0.000                      0                  893        0.170        0.000                      0                  893  
mem_clk_clk_gen_1            mem_clk_clk_gen                   48.128        0.000                      0                    8        0.062        0.000                      0                    8  
core_clk_clk_gen             core_clk_clk_gen_1                33.198        0.000                      0                 1653        0.035        0.000                      0                 1653  
mem_clk_clk_gen              core_clk_clk_gen_1                40.593        0.000                      0                   58        0.205        0.000                      0                   58  
mem_clk_clk_gen_1            core_clk_clk_gen_1                40.593        0.000                      0                   58        0.205        0.000                      0                   58  
ila_clk_clk_gen              ila_clk_clk_gen_1                  8.370        0.000                      0                    8        0.047        0.000                      0                    8  
core_clk_clk_gen             mem_clk_clk_gen_1                 36.159        0.000                      0                  893        0.165        0.000                      0                  893  
mem_clk_clk_gen              mem_clk_clk_gen_1                 48.128        0.000                      0                    8        0.062        0.000                      0                    8  
core_clk_clk_gen_1           mem_clk_clk_gen_1                 36.164        0.000                      0                  893        0.170        0.000                      0                  893  
vga_mem_clk_vga_pix_clk_gen  vga_clk_vga_pix_clk_gen           -3.331      -37.375                     12                   12        0.051        0.000                      0                   12  
vga_clk_vga_pix_clk_gen      vga_mem_clk_vga_pix_clk_gen       -3.801     -434.044                    126                  126        0.060        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 5.085ns (30.373%)  route 11.657ns (69.627%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.445    14.172    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.119    14.291 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.565    14.856    hazard_unit/state[0]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I2_O)        0.332    15.188 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.188    hazard_unit/next_state[0]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.086    48.386    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.624ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 4.882ns (29.927%)  route 11.431ns (70.073%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.329    14.056    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.455    14.634    hazard_unit/state[1]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.758 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.758    hazard_unit/next_state[1]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.082    48.382    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.382    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 33.624    

Slack (MET) :             33.781ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.157ns  (logic 4.882ns (30.215%)  route 11.275ns (69.785%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.334    14.061    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.185 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.294    14.479    hazard_unit/state[2]_i_2_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.603 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.603    hazard_unit/state[2]_i_1_n_0
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.084    48.384    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 33.781    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 4.758ns (29.963%)  route 11.121ns (70.037%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    14.201    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.325 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    14.325    hazard_unit/next_state[3]
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.032    48.332    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.332    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             43.102ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.704ns (10.504%)  route 5.998ns (89.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     5.144 r  pipeline/reg_file/reg_file[8][4]_i_1/O
                         net (fo=1, routed)           0.000     5.144    pipeline/reg_file/reg_file[8][4]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    48.247    pipeline/reg_file/reg_file_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 43.102    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.732ns (10.877%)  route 5.998ns (89.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     5.172 r  pipeline/reg_file/reg_file[8][5]_i_1/O
                         net (fo=1, routed)           0.000     5.172    pipeline/reg_file/reg_file[8][5]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.078    48.293    pipeline/reg_file/reg_file_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.293    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.390ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.580ns (9.388%)  route 5.598ns (90.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 47.862 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.447     3.345    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.469 r  pipeline/reg_file/reg_file[9][7]_i_1/O
                         net (fo=8, routed)           1.151     4.621    pipeline/reg_file/reg_file[9][7]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.431    47.862    pipeline/reg_file/clock
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.323    
                         clock uncertainty           -0.111    48.213    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.202    48.011    pipeline/reg_file/reg_file_reg[9][5]
  -------------------------------------------------------------------
                         required time                         48.011    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 43.390    

Slack (MET) :             43.396ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.022ns (15.738%)  route 5.472ns (84.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 47.881 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.564    -1.552    pipeline/ex_mem_register/clock
    SLICE_X42Y10         FDRE                                         r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.074 r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/Q
                         net (fo=9, routed)           1.345     0.271    pipeline/memory_stage/sfr_in_sel/sel_signals[4]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.296     0.567 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.039     1.606    pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.730 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[1]_INST_0/O
                         net (fo=35, routed)          3.088     4.818    pipeline/memory_stage/sf_reg_file/write_data[1]
    SLICE_X55Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.942 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1_n_0
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.450    47.881    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.034    48.338    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 43.396    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][5]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X55Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.269    pipeline/ex_mem_register/call_addr_in[8]
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.072    -0.415    pipeline/ex_mem_register/call_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.266    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.834    -0.920    pipeline/ex_mem_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070    -0.418    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X53Y12         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.285    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.508    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.070    -0.438    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.275    pipeline/fetch_stage/input_mux/ret_addr[13]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000    -0.230    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.121    -0.388    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/main_memory_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/main_memory_enable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/id_ex_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/id_ex_register/main_memory_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/id_ex_register/main_memory_enable_out_reg/Q
                         net (fo=1, routed)           0.119    -0.266    pipeline/ex_mem_register/main_memory_enable_in
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/ex_mem_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/C
                         clock pessimism              0.432    -0.490    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.063    -0.427    pipeline/ex_mem_register/main_memory_enable_out_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X49Y12         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.110    -0.274    pipeline/ex_mem_register/mem_wen_in
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.831    -0.923    pipeline/ex_mem_register/clock
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.412    -0.511    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.070    -0.441    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.487%)  route 0.138ns (42.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=19, routed)          0.138    -0.248    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[0]
    SLICE_X56Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    pipeline/if_id_register/lopt
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120    -0.370    pipeline/if_id_register/return_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    pipeline/ex_mem_register/mem_ptr_ctl_in[1]
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/ex_mem_register/clock
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.507    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070    -0.437    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/mem_wb_register/data_bot_out_reg[7]/Q
                         net (fo=38, routed)          0.068    -0.294    pipeline/mem_wb_register/data_bot_out[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.060    -0.466    pipeline/mem_wb_register/data_tm1_bot_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X54Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/id_ex_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.243    pipeline/ex_mem_register/call_addr_in[11]
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.070    -0.417    pipeline/ex_mem_register/call_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    sys_clk_gen/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      sys_clk_gen/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.128ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.518ns (48.136%)  route 0.558ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.677    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 48.128    

Slack (MET) :             48.588ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.657    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    46.931    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.931    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                 48.588    

Slack (MET) :             48.660ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.731    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    46.928    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.928    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                 48.660    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.594    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.730ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.595    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 48.730    

Slack (MET) :             48.841ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.893    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    46.947    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.947    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 48.841    

Slack (MET) :             49.030ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -2.101    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    46.929    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.929    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                 49.030    

Slack (MET) :             49.178ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.045    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    47.132    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.132    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 49.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.882    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.674    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -0.942    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.616    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -0.920    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.878    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.878    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.564    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.560    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       33.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.203ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 5.085ns (30.373%)  route 11.657ns (69.627%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.445    14.172    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.119    14.291 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.565    14.856    hazard_unit/state[0]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I2_O)        0.332    15.188 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.188    hazard_unit/next_state[0]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.106    48.304    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.086    48.390    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.390    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 33.203    

Slack (MET) :             33.628ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 4.882ns (29.927%)  route 11.431ns (70.073%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.329    14.056    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.455    14.634    hazard_unit/state[1]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.758 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.758    hazard_unit/next_state[1]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.106    48.304    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.082    48.386    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 33.628    

Slack (MET) :             33.786ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.157ns  (logic 4.882ns (30.215%)  route 11.275ns (69.785%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.334    14.061    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.185 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.294    14.479    hazard_unit/state[2]_i_2_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.603 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.603    hazard_unit/state[2]_i_1_n_0
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.106    48.304    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.084    48.388    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.388    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 33.786    

Slack (MET) :             34.012ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 4.758ns (29.963%)  route 11.121ns (70.037%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    14.201    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.325 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    14.325    hazard_unit/next_state[3]
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.106    48.304    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.032    48.336    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.336    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                 34.012    

Slack (MET) :             43.107ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.704ns (10.504%)  route 5.998ns (89.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     5.144 r  pipeline/reg_file/reg_file[8][4]_i_1/O
                         net (fo=1, routed)           0.000     5.144    pipeline/reg_file/reg_file[8][4]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.106    48.219    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    48.251    pipeline/reg_file/reg_file_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.251    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 43.107    

Slack (MET) :             43.125ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.732ns (10.877%)  route 5.998ns (89.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     5.172 r  pipeline/reg_file/reg_file[8][5]_i_1/O
                         net (fo=1, routed)           0.000     5.172    pipeline/reg_file/reg_file[8][5]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.106    48.219    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.078    48.297    pipeline/reg_file/reg_file_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.297    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 43.125    

Slack (MET) :             43.395ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.580ns (9.388%)  route 5.598ns (90.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 47.862 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.447     3.345    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.469 r  pipeline/reg_file/reg_file[9][7]_i_1/O
                         net (fo=8, routed)           1.151     4.621    pipeline/reg_file/reg_file[9][7]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.431    47.862    pipeline/reg_file/clock
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.323    
                         clock uncertainty           -0.106    48.217    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.202    48.015    pipeline/reg_file/reg_file_reg[9][5]
  -------------------------------------------------------------------
                         required time                         48.015    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 43.395    

Slack (MET) :             43.400ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.022ns (15.738%)  route 5.472ns (84.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 47.881 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.564    -1.552    pipeline/ex_mem_register/clock
    SLICE_X42Y10         FDRE                                         r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.074 r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/Q
                         net (fo=9, routed)           1.345     0.271    pipeline/memory_stage/sfr_in_sel/sel_signals[4]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.296     0.567 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.039     1.606    pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.730 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[1]_INST_0/O
                         net (fo=35, routed)          3.088     4.818    pipeline/memory_stage/sf_reg_file/write_data[1]
    SLICE_X55Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.942 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1_n_0
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.450    47.881    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.414    
                         clock uncertainty           -0.106    48.308    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.034    48.342    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]
  -------------------------------------------------------------------
                         required time                         48.342    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 43.400    

Slack (MET) :             43.409ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.106    48.218    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.016    pipeline/reg_file/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         48.016    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.409    

Slack (MET) :             43.409ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.106    48.218    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.016    pipeline/reg_file/reg_file_reg[0][5]
  -------------------------------------------------------------------
                         required time                         48.016    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X55Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.269    pipeline/ex_mem_register/call_addr_in[8]
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.072    -0.415    pipeline/ex_mem_register/call_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.266    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.834    -0.920    pipeline/ex_mem_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070    -0.418    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X53Y12         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.285    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.508    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.070    -0.438    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.275    pipeline/fetch_stage/input_mux/ret_addr[13]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000    -0.230    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.413    -0.509    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.121    -0.388    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/main_memory_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/main_memory_enable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/id_ex_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/id_ex_register/main_memory_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/id_ex_register/main_memory_enable_out_reg/Q
                         net (fo=1, routed)           0.119    -0.266    pipeline/ex_mem_register/main_memory_enable_in
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/ex_mem_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/C
                         clock pessimism              0.432    -0.490    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.063    -0.427    pipeline/ex_mem_register/main_memory_enable_out_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X49Y12         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.110    -0.274    pipeline/ex_mem_register/mem_wen_in
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.831    -0.923    pipeline/ex_mem_register/clock
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.412    -0.511    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.070    -0.441    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.487%)  route 0.138ns (42.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=19, routed)          0.138    -0.248    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[0]
    SLICE_X56Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    pipeline/if_id_register/lopt
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120    -0.370    pipeline/if_id_register/return_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    pipeline/ex_mem_register/mem_ptr_ctl_in[1]
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/ex_mem_register/clock
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.507    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070    -0.437    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/mem_wb_register/data_bot_out_reg[7]/Q
                         net (fo=38, routed)          0.068    -0.294    pipeline/mem_wb_register/data_bot_out[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.060    -0.466    pipeline/mem_wb_register/data_tm1_bot_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X54Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/id_ex_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.243    pipeline/ex_mem_register/call_addr_in[11]
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.070    -0.417    pipeline/ex_mem_register/call_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y7      hardware_timer/timer_value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y4      hardware_timer/timer_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y6      hardware_timer/timer_value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y7      hardware_timer/timer_value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        8.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.634    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.475    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.909    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.908    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.134    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.131    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.937    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.907    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.127    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    sys_clk_gen/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      sys_clk_gen/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.132ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.518ns (48.136%)  route 0.558ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.677    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.094    46.613    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.454    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.454    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 48.132    

Slack (MET) :             48.592ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.657    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    46.935    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.935    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                 48.592    

Slack (MET) :             48.663ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.731    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    46.932    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.932    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                 48.663    

Slack (MET) :             48.733ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.594    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.139    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.139    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                 48.733    

Slack (MET) :             48.734ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.595    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.139    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.139    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 48.734    

Slack (MET) :             48.844ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.893    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    46.951    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.951    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 48.844    

Slack (MET) :             49.034ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -2.101    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    46.933    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.933    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                 49.034    

Slack (MET) :             49.182ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.045    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    47.136    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.136    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 49.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.882    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.882    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.674    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -0.942    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.616    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -0.920    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.878    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.878    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.564    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.560    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.919    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y7      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y31     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen/inst/clk_in1
  To Clock:  vga_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pix_clk_gen
  To Clock:  clkfbout_vga_pix_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pix_clk_gen
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y6    vga_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_pix_clk_gen
  To Clock:  vga_clk_vga_pix_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack      151.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             151.755ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[12]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.741ns (28.075%)  route 4.460ns (71.925%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 160.222 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  vga/memory_addr_reg[14]_i_3/O[0]
                         net (fo=7, routed)           1.526     7.767    vga/memory_addr_reg[14]_i_3_n_7
    SLICE_X49Y18         FDRE                                         r  vga/memory_addr_reg[12]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.441   160.222    vga/clock
    SLICE_X49Y18         FDRE                                         r  vga/memory_addr_reg[12]_replica_2/C
                         clock pessimism              0.008   160.230    
                         clock uncertainty           -0.472   159.758    
    SLICE_X49Y18         FDRE (Setup_fdre_C_D)       -0.236   159.522    vga/memory_addr_reg[12]_replica_2
  -------------------------------------------------------------------
                         required time                        159.522    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                151.755    

Slack (MET) :             151.826ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.625ns (26.515%)  route 4.504ns (73.485%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 160.230 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  vga/memory_addr_reg[7]_i_1/O[1]
                         net (fo=3, routed)           1.569     7.694    vga/memory_addr_reg[7]_i_1_n_6
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.449   160.230    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[5]_replica_1/C
                         clock pessimism              0.008   160.238    
                         clock uncertainty           -0.472   159.766    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)       -0.246   159.520    vga/memory_addr_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                        159.520    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                151.826    

Slack (MET) :             151.846ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[12]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.741ns (28.641%)  route 4.338ns (71.359%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 160.232 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  vga/memory_addr_reg[14]_i_3/O[0]
                         net (fo=7, routed)           1.403     7.644    vga/memory_addr_reg[14]_i_3_n_7
    SLICE_X49Y4          FDRE                                         r  vga/memory_addr_reg[12]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.451   160.232    vga/clock
    SLICE_X49Y4          FDRE                                         r  vga/memory_addr_reg[12]_replica_4/C
                         clock pessimism              0.008   160.240    
                         clock uncertainty           -0.472   159.768    
    SLICE_X49Y4          FDRE (Setup_fdre_C_D)       -0.278   159.490    vga/memory_addr_reg[12]_replica_4
  -------------------------------------------------------------------
                         required time                        159.490    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                151.846    

Slack (MET) :             152.091ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.625ns (27.385%)  route 4.309ns (72.615%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 160.229 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  vga/memory_addr_reg[7]_i_1/O[1]
                         net (fo=3, routed)           1.375     7.499    vga/memory_addr_reg[7]_i_1_n_6
    SLICE_X9Y10          FDRE                                         r  vga/memory_addr_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.448   160.229    vga/clock
    SLICE_X9Y10          FDRE                                         r  vga/memory_addr_reg[5]_replica/C
                         clock pessimism              0.080   160.309    
                         clock uncertainty           -0.472   159.837    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.246   159.591    vga/memory_addr_reg[5]_replica
  -------------------------------------------------------------------
                         required time                        159.591    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                152.091    

Slack (MET) :             152.118ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[12]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.741ns (29.773%)  route 4.107ns (70.227%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 160.228 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.241 r  vga/memory_addr_reg[14]_i_3/O[0]
                         net (fo=7, routed)           1.172     7.413    vga/memory_addr_reg[14]_i_3_n_7
    SLICE_X48Y12         FDRE                                         r  vga/memory_addr_reg[12]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.447   160.228    vga/clock
    SLICE_X48Y12         FDRE                                         r  vga/memory_addr_reg[12]_replica_3/C
                         clock pessimism              0.008   160.236    
                         clock uncertainty           -0.472   159.764    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)       -0.233   159.531    vga/memory_addr_reg[12]_replica_3
  -------------------------------------------------------------------
                         required time                        159.531    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                152.118    

Slack (MET) :             152.144ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[14]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.758ns (30.313%)  route 4.042ns (69.687%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 160.232 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.019    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.258 r  vga/memory_addr_reg[14]_i_3/O[2]
                         net (fo=5, routed)           1.107     7.365    vga/memory_addr_reg[14]_i_3_n_5
    SLICE_X53Y8          FDRE                                         r  vga/memory_addr_reg[14]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.451   160.232    vga/clock
    SLICE_X53Y8          FDRE                                         r  vga/memory_addr_reg[14]_replica_2/C
                         clock pessimism              0.008   160.240    
                         clock uncertainty           -0.472   159.768    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)       -0.259   159.509    vga/memory_addr_reg[14]_replica_2
  -------------------------------------------------------------------
                         required time                        159.509    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                152.144    

Slack (MET) :             152.165ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.513ns (26.111%)  route 4.281ns (73.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.013 r  vga/memory_addr_reg[7]_i_1/O[0]
                         net (fo=3, routed)           1.347     7.360    vga/memory_addr_reg[7]_i_1_n_7
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.450   160.231    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica_1/C
                         clock pessimism              0.008   160.239    
                         clock uncertainty           -0.472   159.767    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.242   159.525    vga/memory_addr_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                        159.525    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                152.165    

Slack (MET) :             152.166ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.604ns (27.455%)  route 4.238ns (72.545%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 160.229 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.104 r  vga/memory_addr_reg[7]_i_1/O[3]
                         net (fo=3, routed)           1.304     7.408    vga/memory_addr_reg[7]_i_1_n_4
    SLICE_X9Y10          FDRE                                         r  vga/memory_addr_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.448   160.229    vga/clock
    SLICE_X9Y10          FDRE                                         r  vga/memory_addr_reg[7]_replica/C
                         clock pessimism              0.080   160.309    
                         clock uncertainty           -0.472   159.837    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.263   159.574    vga/memory_addr_reg[7]_replica
  -------------------------------------------------------------------
                         required time                        159.574    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                152.166    

Slack (MET) :             152.180ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[6]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.530ns (26.546%)  route 4.234ns (73.454%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 160.232 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.030 r  vga/memory_addr_reg[7]_i_1/O[2]
                         net (fo=3, routed)           1.299     7.329    vga/memory_addr_reg[7]_i_1_n_5
    SLICE_X51Y8          FDRE                                         r  vga/memory_addr_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.451   160.232    vga/clock
    SLICE_X51Y8          FDRE                                         r  vga/memory_addr_reg[6]_replica_1/C
                         clock pessimism              0.008   160.240    
                         clock uncertainty           -0.472   159.768    
    SLICE_X51Y8          FDRE (Setup_fdre_C_D)       -0.259   159.509    vga/memory_addr_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                        159.509    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                152.180    

Slack (MET) :             152.181ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[7]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.604ns (27.768%)  route 4.172ns (72.232%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 160.230 - 158.780 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.565     1.565    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.518     2.083 f  vga/horizontal_cntr/value_reg[4]/Q
                         net (fo=6, routed)           0.923     3.007    vga/horizontal_cntr/p_1_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.131 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.507     3.638    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124     3.762 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.504     5.266    vga/row_done
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124     5.390 r  vga/memory_addr[3]_i_3/O
                         net (fo=1, routed)           0.000     5.390    vga/memory_addr[3]_i_3_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.791 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.104 r  vga/memory_addr_reg[7]_i_1/O[3]
                         net (fo=3, routed)           1.238     7.342    vga/memory_addr_reg[7]_i_1_n_4
    SLICE_X49Y9          FDRE                                         r  vga/memory_addr_reg[7]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.449   160.230    vga/clock
    SLICE_X49Y9          FDRE                                         r  vga/memory_addr_reg[7]_replica_1/C
                         clock pessimism              0.008   160.238    
                         clock uncertainty           -0.472   159.766    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.243   159.523    vga/memory_addr_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                        159.523    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                152.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.978%)  route 0.279ns (60.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X32Y7          FDRE                                         r  vga/memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[6]/Q
                         net (fo=2, routed)           0.279     0.982    vga/pixel_addr[6]
    SLICE_X36Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.027 r  vga/row_addr_cache[6]_i_1/O
                         net (fo=1, routed)           0.000     1.027    vga/memory_addr[6]
    SLICE_X36Y7          FDRE                                         r  vga/row_addr_cache_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.831     0.831    vga/clock
    SLICE_X36Y7          FDRE                                         r  vga/row_addr_cache_reg[6]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.091     0.917    vga/row_addr_cache_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.791%)  route 0.125ns (40.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X32Y7          FDRE                                         r  vga/memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[3]/Q
                         net (fo=2, routed)           0.125     0.828    vga/pixel_addr[3]
    SLICE_X34Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  vga/row_addr_cache[3]_i_1/O
                         net (fo=1, routed)           0.000     0.873    vga/memory_addr[3]
    SLICE_X34Y6          FDRE                                         r  vga/row_addr_cache_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.831     0.831    vga/clock
    SLICE_X34Y6          FDRE                                         r  vga/row_addr_cache_reg[3]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.121     0.718    vga/row_addr_cache_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.894%)  route 0.125ns (40.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X31Y7          FDRE                                         r  vga/memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[7]/Q
                         net (fo=2, routed)           0.125     0.827    vga/pixel_addr[7]
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.872 r  vga/row_addr_cache[7]_i_1/O
                         net (fo=1, routed)           0.000     0.872    vga/memory_addr[7]
    SLICE_X34Y7          FDRE                                         r  vga/row_addr_cache_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.830     0.830    vga/clock
    SLICE_X34Y7          FDRE                                         r  vga/row_addr_cache_reg[7]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121     0.717    vga/row_addr_cache_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.007%)  route 0.124ns (39.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X33Y9          FDRE                                         r  vga/memory_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[12]/Q
                         net (fo=2, routed)           0.124     0.827    vga/pixel_addr[12]
    SLICE_X34Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.872 r  vga/row_addr_cache[12]_i_1/O
                         net (fo=1, routed)           0.000     0.872    vga/memory_addr[12]
    SLICE_X34Y9          FDRE                                         r  vga/row_addr_cache_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.830     0.830    vga/clock
    SLICE_X34Y9          FDRE                                         r  vga/row_addr_cache_reg[12]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.120     0.716    vga/row_addr_cache_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.310 r  vga_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.366    vga_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.060     0.206    vga_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.132%)  route 0.129ns (40.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X31Y7          FDRE                                         r  vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[4]/Q
                         net (fo=2, routed)           0.129     0.831    vga/pixel_addr[4]
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.876 r  vga/row_addr_cache[4]_i_1/O
                         net (fo=1, routed)           0.000     0.876    vga/memory_addr[4]
    SLICE_X34Y7          FDRE                                         r  vga/row_addr_cache_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.830     0.830    vga/clock
    SLICE_X34Y7          FDRE                                         r  vga/row_addr_cache_reg[4]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120     0.716    vga/row_addr_cache_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.451%)  route 0.149ns (44.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.563     0.563    vga/clock
    SLICE_X33Y6          FDRE                                         r  vga/memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga/memory_addr_reg[0]/Q
                         net (fo=3, routed)           0.149     0.853    vga/pixel_addr[0]
    SLICE_X34Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.898 r  vga/row_addr_cache[0]_i_1/O
                         net (fo=1, routed)           0.000     0.898    vga/memory_addr[0]
    SLICE_X34Y6          FDRE                                         r  vga/row_addr_cache_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.831     0.831    vga/clock
    SLICE_X34Y6          FDRE                                         r  vga/row_addr_cache_reg[0]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.121     0.718    vga/row_addr_cache_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.148     0.294 r  vga_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.350    vga_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.023     0.169    vga_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/horizontal_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/horizontal_cntr/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.413%)  route 0.156ns (45.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.563     0.563    vga/horizontal_cntr/clock
    SLICE_X29Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga/horizontal_cntr/value_reg[1]/Q
                         net (fo=8, routed)           0.156     0.859    vga/horizontal_cntr/p_0_in5_in
    SLICE_X30Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.904 r  vga/horizontal_cntr/value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.904    vga/horizontal_cntr/value_inc[5]
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.832     0.832    vga/horizontal_cntr/clock
    SLICE_X30Y4          FDRE                                         r  vga/horizontal_cntr/value_reg[5]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X30Y4          FDRE (Hold_fdre_C_D)         0.121     0.719    vga/horizontal_cntr/value_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.502%)  route 0.112ns (37.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X31Y8          FDRE                                         r  vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[11]/Q
                         net (fo=2, routed)           0.112     0.814    vga/pixel_addr[11]
    SLICE_X32Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.859 r  vga/row_addr_cache[11]_i_1/O
                         net (fo=1, routed)           0.000     0.859    vga/memory_addr[11]
    SLICE_X32Y8          FDRE                                         r  vga/row_addr_cache_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.831     0.831    vga/clock
    SLICE_X32Y8          FDRE                                         r  vga/row_addr_cache_reg[11]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.092     0.670    vga/row_addr_cache_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_vga_pix_clk_gen
Waveform(ns):       { 0.000 79.390 }
Period(ns):         158.780
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         158.780     156.625    BUFGCTRL_X0Y1    vga_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         158.780     156.625    BUFHCE_X0Y3      vga_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         158.780     157.531    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X33Y6      vga/memory_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X9Y8       vga/memory_addr_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X51Y8      vga/memory_addr_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X31Y8      vga/memory_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X9Y7       vga/memory_addr_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X51Y10     vga/memory_addr_reg[10]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X31Y8      vga/memory_addr_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       158.780     54.580     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X33Y6      vga/memory_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X33Y6      vga/memory_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y8       vga/memory_addr_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y8       vga/memory_addr_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X51Y8      vga/memory_addr_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X51Y8      vga/memory_addr_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X31Y8      vga/memory_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X31Y8      vga/memory_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y7       vga/memory_addr_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y7       vga/memory_addr_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X33Y6      vga/memory_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X33Y6      vga/memory_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y8       vga/memory_addr_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y8       vga/memory_addr_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X51Y8      vga/memory_addr_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X51Y8      vga/memory_addr_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X31Y8      vga/memory_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X31Y8      vga/memory_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y7       vga/memory_addr_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X9Y7       vga/memory_addr_reg[10]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_mem_clk_vga_pix_clk_gen
  To Clock:  vga_mem_clk_vga_pix_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       37.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.846ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.456ns (52.220%)  route 0.417ns (47.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 39.643 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.819 r  vga_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.417     1.236    vga_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    39.643    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/I0
                         clock pessimism             -0.084    39.559    
                         clock uncertainty           -0.318    39.240    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    39.081    vga_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 37.846    

Slack (MET) :             38.124ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     0.782 r  vga_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606     1.388    vga_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.266    39.512    vga_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 38.124    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     0.782 r  vga_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607     1.388    vga_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.265    39.513    vga_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         39.513    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 38.125    

Slack (MET) :             38.281ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.819 r  vga_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636     1.454    vga_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.043    39.735    vga_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 38.281    

Slack (MET) :             38.287ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.819 r  vga_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633     1.452    vga_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.040    39.738    vga_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         39.738    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 38.287    

Slack (MET) :             38.377ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     0.782 r  vga_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382     1.164    vga_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.237    39.541    vga_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         39.541    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                 38.377    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     0.782 r  vga_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157     0.939    vga_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.267    39.511    vga_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.723ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.285ns = ( 40.019 - 39.734 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764     0.363    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.819 r  vga_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190     1.008    vga_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    40.019    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.078    40.097    
                         clock uncertainty           -0.318    39.778    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.047    39.731    vga_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         39.731    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 38.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.287 r  vga_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.343    vga_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     0.221    vga_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.274 r  vga_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.329    vga_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     0.140    vga_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.274 r  vga_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.394    vga_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017     0.163    vga_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.287 r  vga_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.160     0.447    vga_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.048     0.019    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.178    vga_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.287 r  vga_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230     0.517    vga_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.078     0.224    vga_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.287 r  vga_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232     0.519    vga_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.076     0.222    vga_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.274 r  vga_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226     0.500    vga_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     0.140    vga_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.274 r  vga_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228     0.502    vga_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X35Y45         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     0.140    vga_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_mem_clk_vga_pix_clk_gen
Waveform(ns):       { 0.000 19.867 }
Period(ns):         39.734
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X2Y1      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X1Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y3      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y0      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X1Y3      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X0Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X0Y0      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X0Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         39.734      37.579     BUFGCTRL_X0Y3    vga_clk_gen/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.734      173.626    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X31Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X31Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X34Y8      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X34Y8      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X31Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X31Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X34Y8      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X34Y8      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y6      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X35Y45     vga_clk_gen/inst/seq_reg2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       40.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.589ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.956ns  (logic 3.448ns (38.500%)  route 5.508ns (61.500%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.066    53.018    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.354 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.354    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.448 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.542    54.990    mem_buffer/prog_mem_doutb[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.306 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.110    56.416    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.540 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    57.330    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.454 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    57.454    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 40.589    

Slack (MET) :             40.674ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.872ns  (logic 3.484ns (39.270%)  route 5.388ns (60.730%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.902    52.853    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[10]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124    52.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    52.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    53.215 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.215    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.319 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.628    54.946    mem_buffer/prog_mem_doutb[2]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.262 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           1.125    56.388    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.512 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.733    57.245    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.369 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    57.369    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -57.369    
  -------------------------------------------------------------------
                         slack                                 40.674    

Slack (MET) :             41.062ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.496ns  (logic 3.490ns (41.080%)  route 5.006ns (58.920%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.050    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[33]
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    53.360 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.360    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    53.458 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.659    55.116    mem_buffer/prog_mem_doutb[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.435 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           1.003    56.438    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.562 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.294    56.857    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.981 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.981    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -56.981    
  -------------------------------------------------------------------
                         slack                                 41.062    

Slack (MET) :             41.111ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.446ns  (logic 3.491ns (41.334%)  route 4.955ns (58.666%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.989    52.929    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[61]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    53.053 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.053    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    53.298 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.298    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.475    54.878    mem_buffer/prog_mem_doutb[5]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.194 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.068    56.261    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    56.808    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.932 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.932    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    98.044    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.932    
  -------------------------------------------------------------------
                         slack                                 41.111    

Slack (MET) :             41.401ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.203ns  (logic 3.491ns (42.557%)  route 4.712ns (57.443%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.854    52.794    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    52.918 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    52.918    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X48Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.163 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.163    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X48Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.267 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.558    54.826    mem_buffer/prog_mem_doutb[7]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.142 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.637    55.779    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    55.903 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.663    56.566    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.690 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.690    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X42Y9          FDRE (Setup_fdre_C_D)        0.077    98.091    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.091    
                         arrival time                         -56.690    
  -------------------------------------------------------------------
                         slack                                 41.401    

Slack (MET) :             41.404ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.155ns  (logic 3.491ns (42.807%)  route 4.664ns (57.193%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.365    53.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[38]
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.428    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    53.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.777 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.500    55.277    mem_buffer/prog_mem_doutb[6]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.593 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.507    56.100    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.224 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.516    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.640 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.640    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -56.640    
  -------------------------------------------------------------------
                         slack                                 41.404    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.153ns  (logic 3.491ns (42.817%)  route 4.662ns (57.183%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.202    53.141    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.265    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.510 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.510    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.614 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.224    54.838    mem_buffer/prog_mem_doutb[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.154 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.945    56.098    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.222 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.514    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    56.638 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.638    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -56.638    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.706ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.899ns  (logic 3.490ns (44.183%)  route 4.409ns (55.817%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.286    53.226    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[60]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    53.350 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.350    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    53.597 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.597    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    53.695 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.194    54.889    mem_buffer/prog_mem_doutb[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.208 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.764    55.973    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.097 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.261    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.385    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.077    98.092    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.092    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 41.706    

Slack (MET) :             42.635ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        6.909ns  (logic 3.243ns (46.940%)  route 3.666ns (53.060%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.217    53.159    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[7]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.124    53.283 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.283    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    53.528 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X49Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    53.632 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.449    55.081    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X49Y24         LUT2 (Prop_lut2_I0_O)        0.316    55.397 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    55.397    pipeline/if_id_register/instruction_in[7]
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.434    97.865    pipeline/if_id_register/clock
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.368    98.233    
                         clock uncertainty           -0.231    98.003    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.029    98.032    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.032    
                         arrival time                         -55.397    
  -------------------------------------------------------------------
                         slack                                 42.635    

Slack (MET) :             42.659ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        6.943ns  (logic 3.269ns (47.084%)  route 3.674ns (52.916%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           2.128    53.070    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[19]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.194 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.439    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1_n_0
    SLICE_X53Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.546    55.089    pipeline/fetch_inst_word_sel_mux/mem_inst_word[19]
    SLICE_X53Y15         LUT3 (Prop_lut3_I2_O)        0.342    55.431 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    55.431    pipeline/if_id_register/instruction_in[19]
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/if_id_register/clock
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.075    98.090    pipeline/if_id_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                         98.090    
                         arrival time                         -55.431    
  -------------------------------------------------------------------
                         slack                                 42.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[6]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.063     0.087    pipeline/mem_wb_register/ret_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.055%)  route 0.184ns (23.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.063     0.087    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.178%)  route 0.183ns (23.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.183     0.286    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.052     0.076    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.356ns (40.239%)  route 0.529ns (59.761%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.560    -0.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y32         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.192    -0.173    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.093 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.337     0.244    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.112     0.356 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.356    pipeline/if_id_register/instruction_in[27]
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120     0.133    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.539%)  route 0.244ns (29.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.244     0.348    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.066     0.090    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.839%)  route 0.241ns (29.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.241     0.346    pipeline/mem_wb_register/ret_addr_in[8]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.231     0.025    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.063     0.088    pipeline/mem_wb_register/ret_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (71.011%)  route 0.239ns (28.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.239     0.344    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.231     0.025    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.052     0.077    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.585ns (69.113%)  route 0.261ns (30.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.261     0.365    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     0.094    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.955%)  route 0.239ns (29.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.239     0.345    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.046     0.067    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.585ns (65.910%)  route 0.303ns (34.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.303     0.406    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.075     0.096    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 5.085ns (30.373%)  route 11.657ns (69.627%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.445    14.172    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.119    14.291 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.565    14.856    hazard_unit/state[0]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I2_O)        0.332    15.188 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.188    hazard_unit/next_state[0]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.086    48.386    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.624ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 4.882ns (29.927%)  route 11.431ns (70.073%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.329    14.056    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.455    14.634    hazard_unit/state[1]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.758 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.758    hazard_unit/next_state[1]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.082    48.382    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.382    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 33.624    

Slack (MET) :             33.781ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        16.157ns  (logic 4.882ns (30.215%)  route 11.275ns (69.785%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.334    14.061    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.185 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.294    14.479    hazard_unit/state[2]_i_2_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.603 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.603    hazard_unit/state[2]_i_1_n_0
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.084    48.384    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 33.781    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 4.758ns (29.963%)  route 11.121ns (70.037%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    14.201    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.325 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    14.325    hazard_unit/next_state[3]
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.032    48.332    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.332    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             43.102ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.704ns (10.504%)  route 5.998ns (89.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     5.144 r  pipeline/reg_file/reg_file[8][4]_i_1/O
                         net (fo=1, routed)           0.000     5.144    pipeline/reg_file/reg_file[8][4]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    48.247    pipeline/reg_file/reg_file_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 43.102    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.732ns (10.877%)  route 5.998ns (89.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     5.172 r  pipeline/reg_file/reg_file[8][5]_i_1/O
                         net (fo=1, routed)           0.000     5.172    pipeline/reg_file/reg_file[8][5]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.078    48.293    pipeline/reg_file/reg_file_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.293    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.390ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.580ns (9.388%)  route 5.598ns (90.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 47.862 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.447     3.345    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.469 r  pipeline/reg_file/reg_file[9][7]_i_1/O
                         net (fo=8, routed)           1.151     4.621    pipeline/reg_file/reg_file[9][7]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.431    47.862    pipeline/reg_file/clock
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.323    
                         clock uncertainty           -0.111    48.213    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.202    48.011    pipeline/reg_file/reg_file_reg[9][5]
  -------------------------------------------------------------------
                         required time                         48.011    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 43.390    

Slack (MET) :             43.396ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.022ns (15.738%)  route 5.472ns (84.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 47.881 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.564    -1.552    pipeline/ex_mem_register/clock
    SLICE_X42Y10         FDRE                                         r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.074 r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/Q
                         net (fo=9, routed)           1.345     0.271    pipeline/memory_stage/sfr_in_sel/sel_signals[4]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.296     0.567 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.039     1.606    pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.730 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[1]_INST_0/O
                         net (fo=35, routed)          3.088     4.818    pipeline/memory_stage/sf_reg_file/write_data[1]
    SLICE_X55Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.942 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1_n_0
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.450    47.881    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.034    48.338    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 43.396    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][5]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X55Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.269    pipeline/ex_mem_register/call_addr_in[8]
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.111    -0.377    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.072    -0.305    pipeline/ex_mem_register/call_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.266    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.834    -0.920    pipeline/ex_mem_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.111    -0.378    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070    -0.308    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X53Y12         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.285    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.508    
                         clock uncertainty            0.111    -0.398    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.070    -0.328    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.275    pipeline/fetch_stage/input_mux/ret_addr[13]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000    -0.230    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.111    -0.399    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.121    -0.278    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/main_memory_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/main_memory_enable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/id_ex_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/id_ex_register/main_memory_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/id_ex_register/main_memory_enable_out_reg/Q
                         net (fo=1, routed)           0.119    -0.266    pipeline/ex_mem_register/main_memory_enable_in
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/ex_mem_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.111    -0.380    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.063    -0.317    pipeline/ex_mem_register/main_memory_enable_out_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X49Y12         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.110    -0.274    pipeline/ex_mem_register/mem_wen_in
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.831    -0.923    pipeline/ex_mem_register/clock
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.111    -0.401    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.070    -0.331    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.487%)  route 0.138ns (42.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=19, routed)          0.138    -0.248    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[0]
    SLICE_X56Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    pipeline/if_id_register/lopt
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.111    -0.380    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120    -0.260    pipeline/if_id_register/return_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    pipeline/ex_mem_register/mem_ptr_ctl_in[1]
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/ex_mem_register/clock
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.507    
                         clock uncertainty            0.111    -0.397    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070    -0.327    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/mem_wb_register/data_bot_out_reg[7]/Q
                         net (fo=38, routed)          0.068    -0.294    pipeline/mem_wb_register/data_bot_out[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.111    -0.416    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.060    -0.356    pipeline/mem_wb_register/data_tm1_bot_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X54Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/id_ex_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.243    pipeline/ex_mem_register/call_addr_in[11]
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.111    -0.377    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.070    -0.307    pipeline/ex_mem_register/call_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       40.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.589ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.956ns  (logic 3.448ns (38.500%)  route 5.508ns (61.500%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.066    53.018    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.354 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.354    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.448 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.542    54.990    mem_buffer/prog_mem_doutb[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.306 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.110    56.416    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.540 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    57.330    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.454 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    57.454    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 40.589    

Slack (MET) :             40.674ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.872ns  (logic 3.484ns (39.270%)  route 5.388ns (60.730%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.902    52.853    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[10]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124    52.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    52.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    53.215 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.215    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.319 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.628    54.946    mem_buffer/prog_mem_doutb[2]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.262 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           1.125    56.388    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.512 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.733    57.245    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.369 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    57.369    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -57.369    
  -------------------------------------------------------------------
                         slack                                 40.674    

Slack (MET) :             41.062ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.496ns  (logic 3.490ns (41.080%)  route 5.006ns (58.920%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.050    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[33]
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    53.360 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.360    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    53.458 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.659    55.116    mem_buffer/prog_mem_doutb[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.435 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           1.003    56.438    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.562 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.294    56.857    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.981 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.981    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.029    98.043    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.043    
                         arrival time                         -56.981    
  -------------------------------------------------------------------
                         slack                                 41.062    

Slack (MET) :             41.111ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.446ns  (logic 3.491ns (41.334%)  route 4.955ns (58.666%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.989    52.929    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[61]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    53.053 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.053    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    53.298 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.298    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.475    54.878    mem_buffer/prog_mem_doutb[5]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.194 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.068    56.261    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    56.808    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.932 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.932    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    98.044    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.932    
  -------------------------------------------------------------------
                         slack                                 41.111    

Slack (MET) :             41.401ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.203ns  (logic 3.491ns (42.557%)  route 4.712ns (57.443%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.854    52.794    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    52.918 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    52.918    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X48Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.163 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.163    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X48Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.267 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.558    54.826    mem_buffer/prog_mem_doutb[7]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.142 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.637    55.779    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    55.903 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.663    56.566    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.690 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.690    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X42Y9          FDRE (Setup_fdre_C_D)        0.077    98.091    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.091    
                         arrival time                         -56.690    
  -------------------------------------------------------------------
                         slack                                 41.401    

Slack (MET) :             41.404ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.155ns  (logic 3.491ns (42.807%)  route 4.664ns (57.193%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.365    53.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[38]
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.428    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    53.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.777 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.500    55.277    mem_buffer/prog_mem_doutb[6]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.593 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.507    56.100    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.224 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.516    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.640 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.640    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -56.640    
  -------------------------------------------------------------------
                         slack                                 41.404    

Slack (MET) :             41.406ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.153ns  (logic 3.491ns (42.817%)  route 4.662ns (57.183%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.202    53.141    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.265    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.510 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.510    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.614 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.224    54.838    mem_buffer/prog_mem_doutb[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.154 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.945    56.098    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.222 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.514    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    56.638 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.638    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.231    98.014    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    98.045    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.045    
                         arrival time                         -56.638    
  -------------------------------------------------------------------
                         slack                                 41.406    

Slack (MET) :             41.706ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.899ns  (logic 3.490ns (44.183%)  route 4.409ns (55.817%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.286    53.226    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[60]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    53.350 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.350    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    53.597 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.597    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    53.695 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.194    54.889    mem_buffer/prog_mem_doutb[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.208 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.764    55.973    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.097 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.261    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.385    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.077    98.092    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.092    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 41.706    

Slack (MET) :             42.635ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        6.909ns  (logic 3.243ns (46.940%)  route 3.666ns (53.060%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.217    53.159    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[7]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.124    53.283 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.283    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    53.528 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X49Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    53.632 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.449    55.081    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X49Y24         LUT2 (Prop_lut2_I0_O)        0.316    55.397 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    55.397    pipeline/if_id_register/instruction_in[7]
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.434    97.865    pipeline/if_id_register/clock
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.368    98.233    
                         clock uncertainty           -0.231    98.003    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.029    98.032    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.032    
                         arrival time                         -55.397    
  -------------------------------------------------------------------
                         slack                                 42.635    

Slack (MET) :             42.659ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        6.943ns  (logic 3.269ns (47.084%)  route 3.674ns (52.916%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           2.128    53.070    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[19]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.194 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.439    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1_n_0
    SLICE_X53Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.546    55.089    pipeline/fetch_inst_word_sel_mux/mem_inst_word[19]
    SLICE_X53Y15         LUT3 (Prop_lut3_I2_O)        0.342    55.431 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    55.431    pipeline/if_id_register/instruction_in[19]
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/if_id_register/clock
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.231    98.015    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.075    98.090    pipeline/if_id_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                         98.090    
                         arrival time                         -55.431    
  -------------------------------------------------------------------
                         slack                                 42.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[6]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.063     0.087    pipeline/mem_wb_register/ret_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.055%)  route 0.184ns (23.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.063     0.087    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.178%)  route 0.183ns (23.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.183     0.286    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.052     0.076    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.356ns (40.239%)  route 0.529ns (59.761%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.560    -0.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y32         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.192    -0.173    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.093 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.337     0.244    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.112     0.356 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.356    pipeline/if_id_register/instruction_in[27]
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.231     0.013    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120     0.133    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.539%)  route 0.244ns (29.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.244     0.348    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.066     0.090    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.839%)  route 0.241ns (29.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.241     0.346    pipeline/mem_wb_register/ret_addr_in[8]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.231     0.025    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.063     0.088    pipeline/mem_wb_register/ret_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (71.011%)  route 0.239ns (28.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.239     0.344    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.231     0.025    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.052     0.077    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.585ns (69.113%)  route 0.261ns (30.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.261     0.365    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.231     0.024    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     0.094    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.955%)  route 0.239ns (29.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.239     0.345    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.046     0.067    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.585ns (65.910%)  route 0.303ns (34.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.303     0.406    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.075     0.096    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.791    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.849    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.790    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.074    -0.996    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.837    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.788    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       36.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.872ns  (logic 1.254ns (9.742%)  route 11.618ns (90.258%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.618    61.327    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.231    98.052    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.486    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -61.327    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.493ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.534ns  (logic 1.254ns (10.005%)  route 11.280ns (89.995%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.280    60.989    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.231    98.048    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -60.989    
  -------------------------------------------------------------------
                         slack                                 36.493    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.194ns  (logic 1.254ns (10.284%)  route 10.940ns (89.716%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.941    60.649    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.475    97.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.274    
                         clock uncertainty           -0.231    98.043    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.477    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.477    
                         arrival time                         -60.649    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.922ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.101ns  (logic 1.254ns (10.363%)  route 10.847ns (89.637%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 97.907 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.848    60.557    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.476    97.907    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.275    
                         clock uncertainty           -0.231    98.044    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.478    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.478    
                         arrival time                         -60.557    
  -------------------------------------------------------------------
                         slack                                 36.922    

Slack (MET) :             37.161ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.856ns  (logic 1.254ns (10.577%)  route 10.602ns (89.423%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 97.901 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.603    60.311    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.470    97.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.269    
                         clock uncertainty           -0.231    98.038    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -60.312    
  -------------------------------------------------------------------
                         slack                                 37.161    

Slack (MET) :             37.255ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.763ns  (logic 1.254ns (10.660%)  route 10.509ns (89.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 97.902 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.510    60.219    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.471    97.902    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.270    
                         clock uncertainty           -0.231    98.039    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.473    
                         arrival time                         -60.219    
  -------------------------------------------------------------------
                         slack                                 37.255    

Slack (MET) :             37.416ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.615ns  (logic 1.440ns (12.397%)  route 10.175ns (87.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.702    60.071    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.231    98.052    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.486    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -60.071    
  -------------------------------------------------------------------
                         slack                                 37.416    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.425ns  (logic 1.254ns (10.976%)  route 10.171ns (89.024%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 97.899 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.172    59.881    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.468    97.899    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.267    
                         clock uncertainty           -0.231    98.036    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.470    
                         arrival time                         -59.881    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.750ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.277ns  (logic 1.440ns (12.769%)  route 9.837ns (87.231%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.364    59.733    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.231    98.048    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -59.733    
  -------------------------------------------------------------------
                         slack                                 37.750    

Slack (MET) :             37.933ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.087ns  (logic 1.254ns (11.310%)  route 9.833ns (88.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 97.904 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          7.834    59.543    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    97.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.272    
                         clock uncertainty           -0.231    98.041    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -59.543    
  -------------------------------------------------------------------
                         slack                                 37.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.428%)  route 0.909ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.909     0.528    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.463%)  route 0.906ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.906     0.525    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.231     0.064    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.360    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.189ns (24.363%)  route 0.587ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.048    -0.012 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.262     0.250    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.231     0.053    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.023     0.076    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.290%)  route 0.920ns (86.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.920     0.539    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.259%)  route 0.922ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.922     0.541    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.542%)  route 0.677ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.045    -0.015 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.352     0.337    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.867    -0.886    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.174    
                         clock uncertainty            0.231     0.057    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.153    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.164ns (15.319%)  route 0.907ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.907     0.548    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=17, routed)          0.821     0.436    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.870    -0.883    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.171    
                         clock uncertainty            0.231     0.060    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.243    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.345%)  route 0.842ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y13         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=17, routed)          0.842     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.231     0.053    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.236    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        0.906ns  (logic 0.257ns (28.367%)  route 0.649ns (71.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 49.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320    50.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    48.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    48.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    49.478    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X52Y6          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.167    49.645 f  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/Q
                         net (fo=3, routed)           0.117    49.761    pipeline/memory_stage/mem_addr_in_mux/x_ptr[14]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.045    49.806 f  pipeline/memory_stage/mem_addr_in_mux/mem_addr[14]_INST_0/O
                         net (fo=37, routed)          0.380    50.186    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.045    50.231 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.152    50.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    50.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    48.218    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    48.247 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.866    49.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.712    49.825    
                         clock uncertainty            0.231    50.056    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    50.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.152    
                         arrival time                          50.384    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       36.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.164ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.872ns  (logic 1.254ns (9.742%)  route 11.618ns (90.258%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.618    61.327    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.226    98.057    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.491    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                         -61.327    
  -------------------------------------------------------------------
                         slack                                 36.164    

Slack (MET) :             36.498ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.534ns  (logic 1.254ns (10.005%)  route 11.280ns (89.995%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.280    60.989    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.226    98.053    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -60.989    
  -------------------------------------------------------------------
                         slack                                 36.498    

Slack (MET) :             36.832ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.194ns  (logic 1.254ns (10.284%)  route 10.940ns (89.716%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.941    60.649    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.475    97.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.274    
                         clock uncertainty           -0.226    98.048    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -60.649    
  -------------------------------------------------------------------
                         slack                                 36.832    

Slack (MET) :             36.926ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.101ns  (logic 1.254ns (10.363%)  route 10.847ns (89.637%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 97.907 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.848    60.557    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.476    97.907    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.275    
                         clock uncertainty           -0.226    98.049    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                         -60.557    
  -------------------------------------------------------------------
                         slack                                 36.926    

Slack (MET) :             37.165ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.856ns  (logic 1.254ns (10.577%)  route 10.602ns (89.423%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 97.901 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.603    60.311    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.470    97.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.269    
                         clock uncertainty           -0.226    98.043    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.477    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.477    
                         arrival time                         -60.312    
  -------------------------------------------------------------------
                         slack                                 37.165    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.763ns  (logic 1.254ns (10.660%)  route 10.509ns (89.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 97.902 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.510    60.219    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.471    97.902    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.270    
                         clock uncertainty           -0.226    98.044    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.478    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.478    
                         arrival time                         -60.219    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.420ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.615ns  (logic 1.440ns (12.397%)  route 10.175ns (87.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.702    60.071    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.226    98.057    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.491    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                         -60.071    
  -------------------------------------------------------------------
                         slack                                 37.420    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.425ns  (logic 1.254ns (10.976%)  route 10.171ns (89.024%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 97.899 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.172    59.881    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.468    97.899    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.267    
                         clock uncertainty           -0.226    98.041    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -59.881    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.754ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.277ns  (logic 1.440ns (12.769%)  route 9.837ns (87.231%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.364    59.733    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.226    98.053    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -59.733    
  -------------------------------------------------------------------
                         slack                                 37.754    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.087ns  (logic 1.254ns (11.310%)  route 9.833ns (88.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 97.904 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          7.834    59.543    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    97.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.272    
                         clock uncertainty           -0.226    98.046    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.480    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.480    
                         arrival time                         -59.543    
  -------------------------------------------------------------------
                         slack                                 37.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.428%)  route 0.909ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.909     0.528    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.463%)  route 0.906ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.906     0.525    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.226     0.059    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.355    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.189ns (24.363%)  route 0.587ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.048    -0.012 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.262     0.250    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.226     0.048    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.023     0.071    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.290%)  route 0.920ns (86.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.920     0.539    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.259%)  route 0.922ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.922     0.541    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.542%)  route 0.677ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.045    -0.015 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.352     0.337    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.867    -0.886    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.174    
                         clock uncertainty            0.226     0.052    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.148    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.164ns (15.319%)  route 0.907ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.907     0.548    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=17, routed)          0.821     0.436    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.870    -0.883    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.171    
                         clock uncertainty            0.226     0.055    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.238    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.345%)  route 0.842ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y13         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=17, routed)          0.842     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.226     0.048    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.231    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        0.906ns  (logic 0.257ns (28.367%)  route 0.649ns (71.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 49.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320    50.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    48.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    48.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    49.478    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X52Y6          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.167    49.645 f  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/Q
                         net (fo=3, routed)           0.117    49.761    pipeline/memory_stage/mem_addr_in_mux/x_ptr[14]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.045    49.806 f  pipeline/memory_stage/mem_addr_in_mux/mem_addr[14]_INST_0/O
                         net (fo=37, routed)          0.380    50.186    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.045    50.231 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.152    50.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    50.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    48.218    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    48.247 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.866    49.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.712    49.825    
                         clock uncertainty            0.226    50.051    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    50.147    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.147    
                         arrival time                          50.384    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.128ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.518ns (48.136%)  route 0.558ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.677    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 48.128    

Slack (MET) :             48.588ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.657    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    46.931    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.931    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                 48.588    

Slack (MET) :             48.660ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.731    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    46.928    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.928    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                 48.660    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.594    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.730ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.595    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 48.730    

Slack (MET) :             48.841ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.893    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    46.947    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.947    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 48.841    

Slack (MET) :             49.030ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -2.101    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    46.929    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.929    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                 49.030    

Slack (MET) :             49.178ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.045    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    47.132    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.132    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 49.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.784    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.821    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.674    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -0.844    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.616    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -0.822    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.780    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.780    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.564    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.560    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.821    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       33.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.198ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.742ns  (logic 5.085ns (30.373%)  route 11.657ns (69.627%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.445    14.172    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT5 (Prop_lut5_I1_O)        0.119    14.291 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.565    14.856    hazard_unit/state[0]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I2_O)        0.332    15.188 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.188    hazard_unit/next_state[0]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.086    48.386    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.386    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 33.198    

Slack (MET) :             33.624ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 4.882ns (29.927%)  route 11.431ns (70.073%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.329    14.056    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.455    14.634    hazard_unit/state[1]_i_2_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.758 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    14.758    hazard_unit/next_state[1]
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.082    48.382    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.382    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 33.624    

Slack (MET) :             33.781ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        16.157ns  (logic 4.882ns (30.215%)  route 11.275ns (69.785%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.334    14.061    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.185 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.294    14.479    hazard_unit/state[2]_i_2_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I0_O)        0.124    14.603 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.603    hazard_unit/state[2]_i_1_n_0
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X52Y15         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.084    48.384    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.384    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 33.781    

Slack (MET) :             34.007ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 4.758ns (29.963%)  route 11.121ns (70.037%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 47.877 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.561    -1.555    pipeline/id_ex_register/clock
    SLICE_X42Y13         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -1.037 r  pipeline/id_ex_register/alu_top_select_out_reg[1]/Q
                         net (fo=9, routed)           1.013    -0.024    pipeline/execute_stage/alu_mux/alu_input_sel_top[1]
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.124     0.100 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.861     0.962    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.086 r  pipeline/execute_stage/alu_mux/alu_data_input_top[5]_INST_0/O
                         net (fo=1, routed)           0.829     1.914    pipeline/execute_stage/alu_data_in_top[5]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.038 f  pipeline/execute_stage/alu_i_3/O
                         net (fo=27, routed)          1.362     3.400    pipeline/execute_stage/alu/multiply_unit/primary_operand[5]
    SLICE_X31Y6          LUT2 (Prop_lut2_I0_O)        0.152     3.552 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16/O
                         net (fo=1, routed)           0.951     4.503    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_16_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.326     4.829 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.829    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_12_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.230 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.591     6.155    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.297     6.452 f  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10/O
                         net (fo=3, routed)           0.608     7.060    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_10_n_0
    SLICE_X31Y9          LUT4 (Prop_lut4_I2_O)        0.352     7.412 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.572     7.984    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_2_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.582 r  pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.582    pipeline/execute_stage/alu/multiply_unit/mult_out[10]_INST_0_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.821 f  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.826     9.646    pipeline/execute_stage/alu/multiply_unit/result__0[13]
    SLICE_X31Y11         LUT4 (Prop_lut4_I3_O)        0.301     9.947 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.407    10.354    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT4 (Prop_lut4_I1_O)        0.124    10.478 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414    10.892    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.124    11.016 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.158    11.174    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I0_O)        0.124    11.298 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.574    11.872    pipeline/execute_stage_n_2
    SLICE_X33Y13         LUT2 (Prop_lut2_I0_O)        0.124    11.996 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.574    12.570    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.694 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.909    13.603    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    13.727 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    14.201    hazard_unit/take_branch_target
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.325 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    14.325    hazard_unit/next_state[3]
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    47.877    hazard_unit/clock
    SLICE_X51Y15         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.410    
                         clock uncertainty           -0.111    48.300    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.032    48.332    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.332    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                 34.007    

Slack (MET) :             43.102ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.704ns (10.504%)  route 5.998ns (89.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124     5.144 r  pipeline/reg_file/reg_file[8][4]_i_1/O
                         net (fo=1, routed)           0.000     5.144    pipeline/reg_file/reg_file[8][4]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    48.247    pipeline/reg_file/reg_file_reg[8][4]
  -------------------------------------------------------------------
                         required time                         48.247    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                 43.102    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[8][5]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.732ns (10.877%)  route 5.998ns (89.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 47.864 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.635     3.534    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I1_O)        0.124     3.658 r  pipeline/reg_file/reg_file[8][7]_i_5/O
                         net (fo=8, routed)           1.363     5.020    pipeline/reg_file/reg_file[8][7]_i_5_n_0
    SLICE_X31Y21         LUT3 (Prop_lut3_I0_O)        0.152     5.172 r  pipeline/reg_file/reg_file[8][5]_i_1/O
                         net (fo=1, routed)           0.000     5.172    pipeline/reg_file/reg_file[8][5]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.433    47.864    pipeline/reg_file/clock
    SLICE_X31Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[8][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.325    
                         clock uncertainty           -0.111    48.215    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.078    48.293    pipeline/reg_file/reg_file_reg[8][5]
  -------------------------------------------------------------------
                         required time                         48.293    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.390ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.580ns (9.388%)  route 5.598ns (90.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 47.862 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.447     3.345    pipeline/reg_file/wr_addr[6]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124     3.469 r  pipeline/reg_file/reg_file[9][7]_i_1/O
                         net (fo=8, routed)           1.151     4.621    pipeline/reg_file/reg_file[9][7]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.431    47.862    pipeline/reg_file/clock
    SLICE_X31Y22         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.323    
                         clock uncertainty           -0.111    48.213    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.202    48.011    pipeline/reg_file/reg_file_reg[9][5]
  -------------------------------------------------------------------
                         required time                         48.011    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                 43.390    

Slack (MET) :             43.396ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.022ns (15.738%)  route 5.472ns (84.262%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.119ns = ( 47.881 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.564    -1.552    pipeline/ex_mem_register/clock
    SLICE_X42Y10         FDRE                                         r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.074 r  pipeline/ex_mem_register/sfr_file_input_sel_out_reg[4]/Q
                         net (fo=9, routed)           1.345     0.271    pipeline/memory_stage/sfr_in_sel/sel_signals[4]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.296     0.567 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.039     1.606    pipeline/memory_stage/sfr_in_sel/sfr_data_input[7]_INST_0_i_1_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.124     1.730 r  pipeline/memory_stage/sfr_in_sel/sfr_data_input[1]_INST_0/O
                         net (fo=35, routed)          3.088     4.818    pipeline/memory_stage/sf_reg_file/write_data[1]
    SLICE_X55Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.942 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1/O
                         net (fo=1, routed)           0.000     4.942    pipeline/memory_stage/sf_reg_file/sfr_array[9][1]_i_1_n_0
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.450    47.881    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y9          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.414    
                         clock uncertainty           -0.111    48.304    
    SLICE_X55Y9          FDRE (Setup_fdre_C_D)        0.034    48.338    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][1]
  -------------------------------------------------------------------
                         required time                         48.338    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                 43.396    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    

Slack (MET) :             43.404ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[0][5]/CE
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.580ns (9.408%)  route 5.585ns (90.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.558    -1.558    pipeline/mem_wb_register/clock
    SLICE_X37Y15         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 f  pipeline/mem_wb_register/instruction_out_reg[14]/Q
                         net (fo=255, routed)         4.534     3.432    pipeline/reg_file/wr_addr[6]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  pipeline/reg_file/reg_file[0][7]_i_1/O
                         net (fo=8, routed)           1.051     4.608    pipeline/reg_file/reg_file[0][7]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X35Y21         FDRE                                         r  pipeline/reg_file/reg_file_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.461    48.324    
                         clock uncertainty           -0.111    48.214    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.202    48.012    pipeline/reg_file/reg_file_reg[0][5]
  -------------------------------------------------------------------
                         required time                         48.012    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                 43.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X55Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.269    pipeline/ex_mem_register/call_addr_in[8]
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.111    -0.377    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.072    -0.305    pipeline/ex_mem_register/call_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.266    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.834    -0.920    pipeline/ex_mem_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.111    -0.378    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070    -0.308    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X53Y12         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.285    pipeline/id_ex_register/mem_ptr_ctl_signals[1]
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.508    
                         clock uncertainty            0.111    -0.398    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.070    -0.328    pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.108    -0.275    pipeline/fetch_stage/input_mux/ret_addr[13]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000    -0.230    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X56Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.413    -0.509    
                         clock uncertainty            0.111    -0.399    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.121    -0.278    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/main_memory_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/main_memory_enable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/id_ex_register/clock
    SLICE_X49Y14         FDRE                                         r  pipeline/id_ex_register/main_memory_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/id_ex_register/main_memory_enable_out_reg/Q
                         net (fo=1, routed)           0.119    -0.266    pipeline/ex_mem_register/main_memory_enable_in
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/ex_mem_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/ex_mem_register/main_memory_enable_out_reg/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.111    -0.380    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.063    -0.317    pipeline/ex_mem_register/main_memory_enable_out_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.563    -0.525    pipeline/id_ex_register/clock
    SLICE_X49Y12         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.110    -0.274    pipeline/ex_mem_register/mem_wen_in
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.831    -0.923    pipeline/ex_mem_register/clock
    SLICE_X49Y13         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.412    -0.511    
                         clock uncertainty            0.111    -0.401    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.070    -0.331    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.487%)  route 0.138ns (42.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=19, routed)          0.138    -0.248    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[0]
    SLICE_X56Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.203    pipeline/if_id_register/lopt
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X56Y13         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[0]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.111    -0.380    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120    -0.260    pipeline/if_id_register/return_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X51Y11         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.267    pipeline/ex_mem_register/mem_ptr_ctl_in[1]
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/ex_mem_register/clock
    SLICE_X51Y9          FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]/C
                         clock pessimism              0.411    -0.507    
                         clock uncertainty            0.111    -0.397    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.070    -0.327    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_bot_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/mem_wb_register/data_bot_out_reg[7]/Q
                         net (fo=38, routed)          0.068    -0.294    pipeline/mem_wb_register/data_bot_out[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[7]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.111    -0.416    
    SLICE_X42Y9          FDRE (Hold_fdre_C_D)         0.060    -0.356    pipeline/mem_wb_register/data_tm1_bot_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/call_addr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/call_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.564    -0.524    pipeline/id_ex_register/clock
    SLICE_X54Y11         FDRE                                         r  pipeline/id_ex_register/call_addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/id_ex_register/call_addr_out_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.243    pipeline/ex_mem_register/call_addr_in[11]
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/ex_mem_register/clock
    SLICE_X57Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[11]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.111    -0.377    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.070    -0.307    pipeline/ex_mem_register/call_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       40.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.593ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.956ns  (logic 3.448ns (38.500%)  route 5.508ns (61.500%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.066    53.018    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.354 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.354    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.448 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.542    54.990    mem_buffer/prog_mem_doutb[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.306 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.110    56.416    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.540 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    57.330    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.454 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    57.454    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 40.593    

Slack (MET) :             40.678ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.872ns  (logic 3.484ns (39.270%)  route 5.388ns (60.730%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.902    52.853    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[10]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124    52.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    52.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    53.215 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.215    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.319 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.628    54.946    mem_buffer/prog_mem_doutb[2]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.262 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           1.125    56.388    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.512 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.733    57.245    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.369 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    57.369    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -57.369    
  -------------------------------------------------------------------
                         slack                                 40.678    

Slack (MET) :             41.067ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.496ns  (logic 3.490ns (41.080%)  route 5.006ns (58.920%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.050    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[33]
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    53.360 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.360    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    53.458 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.659    55.116    mem_buffer/prog_mem_doutb[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.435 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           1.003    56.438    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.562 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.294    56.857    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.981 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.981    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -56.981    
  -------------------------------------------------------------------
                         slack                                 41.067    

Slack (MET) :             41.116ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.446ns  (logic 3.491ns (41.334%)  route 4.955ns (58.666%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.989    52.929    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[61]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    53.053 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.053    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    53.298 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.298    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.475    54.878    mem_buffer/prog_mem_doutb[5]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.194 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.068    56.261    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    56.808    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.932 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.932    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    98.048    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.048    
                         arrival time                         -56.932    
  -------------------------------------------------------------------
                         slack                                 41.116    

Slack (MET) :             41.405ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.203ns  (logic 3.491ns (42.557%)  route 4.712ns (57.443%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.854    52.794    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    52.918 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    52.918    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X48Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.163 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.163    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X48Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.267 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.558    54.826    mem_buffer/prog_mem_doutb[7]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.142 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.637    55.779    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    55.903 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.663    56.566    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.690 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.690    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X42Y9          FDRE (Setup_fdre_C_D)        0.077    98.095    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.095    
                         arrival time                         -56.690    
  -------------------------------------------------------------------
                         slack                                 41.405    

Slack (MET) :             41.409ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.155ns  (logic 3.491ns (42.807%)  route 4.664ns (57.193%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.365    53.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[38]
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.428    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    53.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.777 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.500    55.277    mem_buffer/prog_mem_doutb[6]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.593 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.507    56.100    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.224 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.516    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.640 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.640    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.031    98.049    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.640    
  -------------------------------------------------------------------
                         slack                                 41.409    

Slack (MET) :             41.411ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.153ns  (logic 3.491ns (42.817%)  route 4.662ns (57.183%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.202    53.141    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.265    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.510 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.510    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.614 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.224    54.838    mem_buffer/prog_mem_doutb[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.154 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.945    56.098    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.222 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.514    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    56.638 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.638    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    98.049    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.638    
  -------------------------------------------------------------------
                         slack                                 41.411    

Slack (MET) :             41.711ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.899ns  (logic 3.490ns (44.183%)  route 4.409ns (55.817%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.286    53.226    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[60]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    53.350 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.350    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    53.597 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.597    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    53.695 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.194    54.889    mem_buffer/prog_mem_doutb[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.208 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.764    55.973    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.097 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.261    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.385    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.077    98.096    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.096    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 41.711    

Slack (MET) :             42.639ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        6.909ns  (logic 3.243ns (46.940%)  route 3.666ns (53.060%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.217    53.159    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[7]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.124    53.283 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.283    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    53.528 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X49Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    53.632 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.449    55.081    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X49Y24         LUT2 (Prop_lut2_I0_O)        0.316    55.397 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    55.397    pipeline/if_id_register/instruction_in[7]
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.434    97.865    pipeline/if_id_register/clock
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.368    98.233    
                         clock uncertainty           -0.226    98.007    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.029    98.036    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.036    
                         arrival time                         -55.397    
  -------------------------------------------------------------------
                         slack                                 42.639    

Slack (MET) :             42.663ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        6.943ns  (logic 3.269ns (47.084%)  route 3.674ns (52.916%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           2.128    53.070    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[19]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.194 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.439    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1_n_0
    SLICE_X53Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.546    55.089    pipeline/fetch_inst_word_sel_mux/mem_inst_word[19]
    SLICE_X53Y15         LUT3 (Prop_lut3_I2_O)        0.342    55.431 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    55.431    pipeline/if_id_register/instruction_in[19]
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/if_id_register/clock
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.075    98.094    pipeline/if_id_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                         98.094    
                         arrival time                         -55.431    
  -------------------------------------------------------------------
                         slack                                 42.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[6]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.063     0.082    pipeline/mem_wb_register/ret_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.055%)  route 0.184ns (23.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.063     0.082    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.178%)  route 0.183ns (23.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.183     0.286    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.052     0.071    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.356ns (40.239%)  route 0.529ns (59.761%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.560    -0.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y32         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.192    -0.173    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.093 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.337     0.244    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.112     0.356 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.356    pipeline/if_id_register/instruction_in[27]
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120     0.128    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.539%)  route 0.244ns (29.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.244     0.348    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.066     0.085    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.839%)  route 0.241ns (29.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.241     0.346    pipeline/mem_wb_register/ret_addr_in[8]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.226     0.020    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.063     0.083    pipeline/mem_wb_register/ret_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (71.011%)  route 0.239ns (28.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.239     0.344    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.226     0.020    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.052     0.072    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.585ns (69.113%)  route 0.261ns (30.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.261     0.365    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     0.089    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.955%)  route 0.239ns (29.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.239     0.345    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.046     0.062    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.585ns (65.910%)  route 0.303ns (34.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.303     0.406    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.075     0.091    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       40.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.593ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.956ns  (logic 3.448ns (38.500%)  route 5.508ns (61.500%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.066    53.018    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X47Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.142 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.142    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X47Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.354 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.354    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X47Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.448 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.542    54.990    mem_buffer/prog_mem_doutb[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.306 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           1.110    56.416    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.540 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    57.330    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.454 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    57.454    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X41Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -57.454    
  -------------------------------------------------------------------
                         slack                                 40.593    

Slack (MET) :             40.678ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.872ns  (logic 3.484ns (39.270%)  route 5.388ns (60.730%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.902    52.853    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[10]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124    52.977 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    52.977    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    53.215 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.215    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.319 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.628    54.946    mem_buffer/prog_mem_doutb[2]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.262 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           1.125    56.388    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.512 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.733    57.245    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    57.369 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    57.369    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -57.369    
  -------------------------------------------------------------------
                         slack                                 40.678    

Slack (MET) :             41.067ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.496ns  (logic 3.490ns (41.080%)  route 5.006ns (58.920%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.050    52.989    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[33]
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    53.113 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X50Y32         MUXF7 (Prop_muxf7_I1_O)      0.247    53.360 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.360    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X50Y32         MUXF8 (Prop_muxf8_I0_O)      0.098    53.458 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.659    55.116    mem_buffer/prog_mem_doutb[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.435 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           1.003    56.438    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.562 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.294    56.857    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.981 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.981    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.029    98.047    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.047    
                         arrival time                         -56.981    
  -------------------------------------------------------------------
                         slack                                 41.067    

Slack (MET) :             41.116ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.446ns  (logic 3.491ns (41.334%)  route 4.955ns (58.666%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.989    52.929    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[61]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124    53.053 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.053    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    53.298 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.298    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    53.402 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.475    54.878    mem_buffer/prog_mem_doutb[5]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.316    55.194 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           1.068    56.261    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    56.808    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.932 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.932    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X40Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    98.048    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.048    
                         arrival time                         -56.932    
  -------------------------------------------------------------------
                         slack                                 41.116    

Slack (MET) :             41.405ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.203ns  (logic 3.491ns (42.557%)  route 4.712ns (57.443%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.854    52.794    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    52.918 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    52.918    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X48Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.163 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.163    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X48Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.267 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.558    54.826    mem_buffer/prog_mem_doutb[7]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.142 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.637    55.779    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    55.903 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.663    56.566    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.690 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.690    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X42Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X42Y9          FDRE (Setup_fdre_C_D)        0.077    98.095    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.095    
                         arrival time                         -56.690    
  -------------------------------------------------------------------
                         slack                                 41.405    

Slack (MET) :             41.409ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.155ns  (logic 3.491ns (42.807%)  route 4.664ns (57.193%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.365    53.304    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[38]
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.124    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.428    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.245    53.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    53.777 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.500    55.277    mem_buffer/prog_mem_doutb[6]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.593 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.507    56.100    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X43Y9          LUT6 (Prop_lut6_I3_O)        0.124    56.224 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.516    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124    56.640 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    56.640    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y9          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y9          FDRE (Setup_fdre_C_D)        0.031    98.049    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.640    
  -------------------------------------------------------------------
                         slack                                 41.409    

Slack (MET) :             41.411ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.153ns  (logic 3.491ns (42.817%)  route 4.662ns (57.183%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 97.876 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.601    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.202    53.141    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[35]
    SLICE_X49Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.265 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.265    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.510 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.510    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.614 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.224    54.838    mem_buffer/prog_mem_doutb[3]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.316    55.154 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.945    56.098    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X43Y10         LUT6 (Prop_lut6_I3_O)        0.124    56.222 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.292    56.514    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    56.638 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.638    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.445    97.876    pipeline/mem_wb_register/clock
    SLICE_X40Y10         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.244    
                         clock uncertainty           -0.226    98.018    
    SLICE_X40Y10         FDRE (Setup_fdre_C_D)        0.031    98.049    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.049    
                         arrival time                         -56.638    
  -------------------------------------------------------------------
                         slack                                 41.411    

Slack (MET) :             41.711ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.899ns  (logic 3.490ns (44.183%)  route 4.409ns (55.817%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.602    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.286    53.226    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[60]
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    53.350 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.350    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X50Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    53.597 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.597    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X50Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    53.695 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.194    54.889    mem_buffer/prog_mem_doutb[4]
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.319    55.208 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.764    55.973    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124    56.097 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    56.261    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124    56.385 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    56.385    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/mem_wb_register/clock
    SLICE_X42Y8          FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.077    98.096    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.096    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 41.711    

Slack (MET) :             42.639ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        6.909ns  (logic 3.243ns (46.940%)  route 3.666ns (53.060%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 97.865 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.217    53.159    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[7]
    SLICE_X49Y34         LUT6 (Prop_lut6_I5_O)        0.124    53.283 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.283    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    53.528 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X49Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    53.632 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.449    55.081    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X49Y24         LUT2 (Prop_lut2_I0_O)        0.316    55.397 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    55.397    pipeline/if_id_register/instruction_in[7]
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.434    97.865    pipeline/if_id_register/clock
    SLICE_X49Y24         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.368    98.233    
                         clock uncertainty           -0.226    98.007    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.029    98.036    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.036    
                         arrival time                         -55.397    
  -------------------------------------------------------------------
                         slack                                 42.639    

Slack (MET) :             42.663ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        6.943ns  (logic 3.269ns (47.084%)  route 3.674ns (52.916%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 97.877 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           2.128    53.070    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_6[19]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.194 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.194    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_4_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I1_O)      0.245    53.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.439    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_1_n_0
    SLICE_X53Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.546    55.089    pipeline/fetch_inst_word_sel_mux/mem_inst_word[19]
    SLICE_X53Y15         LUT3 (Prop_lut3_I2_O)        0.342    55.431 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    55.431    pipeline/if_id_register/instruction_in[19]
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.446    97.877    pipeline/if_id_register/clock
    SLICE_X53Y15         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[19]/C
                         clock pessimism              0.368    98.245    
                         clock uncertainty           -0.226    98.019    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.075    98.094    pipeline/if_id_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                         98.094    
                         arrival time                         -55.431    
  -------------------------------------------------------------------
                         slack                                 42.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[6]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[6]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.063     0.082    pipeline/mem_wb_register/ret_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.055%)  route 0.184ns (23.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.184     0.287    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.063     0.082    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.178%)  route 0.183ns (23.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.183     0.286    pipeline/mem_wb_register/ret_addr_in[2]
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[2]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.052     0.071    pipeline/mem_wb_register/ret_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.356ns (40.239%)  route 0.529ns (59.761%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.560    -0.528    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y32         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.192    -0.173    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.093 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.337     0.244    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.112     0.356 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.356    pipeline/if_id_register/instruction_in[27]
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.824    -0.930    pipeline/if_id_register/clock
    SLICE_X50Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.226     0.008    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.120     0.128    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.539%)  route 0.244ns (29.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.244     0.348    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.066     0.085    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.839%)  route 0.241ns (29.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.241     0.346    pipeline/mem_wb_register/ret_addr_in[8]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[8]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.226     0.020    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.063     0.083    pipeline/mem_wb_register/ret_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (71.011%)  route 0.239ns (28.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.239     0.344    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.836    -0.918    pipeline/mem_wb_register/clock
    SLICE_X56Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.206    
                         clock uncertainty            0.226     0.020    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.052     0.072    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.585ns (69.113%)  route 0.261ns (30.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.261     0.365    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.835    -0.919    pipeline/mem_wb_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.207    
                         clock uncertainty            0.226     0.019    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.070     0.089    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.955%)  route 0.239ns (29.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.608    -0.480    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.105 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.239     0.345    pipeline/mem_wb_register/ret_addr_in[10]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.046     0.062    pipeline/mem_wb_register/ret_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.585ns (65.910%)  route 0.303ns (34.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.303     0.406    pipeline/mem_wb_register/ret_addr_in[1]
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X57Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[1]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.075     0.091    pipeline/mem_wb_register/ret_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.791    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.849    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.790    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.074    -0.996    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.837    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.788    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.872ns  (logic 1.254ns (9.742%)  route 11.618ns (90.258%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.618    61.327    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.231    98.052    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.486    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -61.327    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.493ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.534ns  (logic 1.254ns (10.005%)  route 11.280ns (89.995%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.280    60.989    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.231    98.048    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -60.989    
  -------------------------------------------------------------------
                         slack                                 36.493    

Slack (MET) :             36.828ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.194ns  (logic 1.254ns (10.284%)  route 10.940ns (89.716%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.941    60.649    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.475    97.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.274    
                         clock uncertainty           -0.231    98.043    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.477    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.477    
                         arrival time                         -60.649    
  -------------------------------------------------------------------
                         slack                                 36.828    

Slack (MET) :             36.922ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        12.101ns  (logic 1.254ns (10.363%)  route 10.847ns (89.637%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 97.907 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.848    60.557    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.476    97.907    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.275    
                         clock uncertainty           -0.231    98.044    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.478    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.478    
                         arrival time                         -60.557    
  -------------------------------------------------------------------
                         slack                                 36.922    

Slack (MET) :             37.161ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.856ns  (logic 1.254ns (10.577%)  route 10.602ns (89.423%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 97.901 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.603    60.311    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.470    97.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.269    
                         clock uncertainty           -0.231    98.038    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                         -60.312    
  -------------------------------------------------------------------
                         slack                                 37.161    

Slack (MET) :             37.255ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.763ns  (logic 1.254ns (10.660%)  route 10.509ns (89.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 97.902 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.510    60.219    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.471    97.902    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.270    
                         clock uncertainty           -0.231    98.039    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.473    
                         arrival time                         -60.219    
  -------------------------------------------------------------------
                         slack                                 37.255    

Slack (MET) :             37.416ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.615ns  (logic 1.440ns (12.397%)  route 10.175ns (87.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.702    60.071    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.231    98.052    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.486    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.486    
                         arrival time                         -60.071    
  -------------------------------------------------------------------
                         slack                                 37.416    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.425ns  (logic 1.254ns (10.976%)  route 10.171ns (89.024%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 97.899 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.172    59.881    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.468    97.899    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.267    
                         clock uncertainty           -0.231    98.036    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.470    
                         arrival time                         -59.881    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.750ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.277ns  (logic 1.440ns (12.769%)  route 9.837ns (87.231%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.364    59.733    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.231    98.048    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -59.733    
  -------------------------------------------------------------------
                         slack                                 37.750    

Slack (MET) :             37.933ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        11.087ns  (logic 1.254ns (11.310%)  route 9.833ns (88.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 97.904 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          7.834    59.543    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    97.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.272    
                         clock uncertainty           -0.231    98.041    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -59.543    
  -------------------------------------------------------------------
                         slack                                 37.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.428%)  route 0.909ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.909     0.528    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.463%)  route 0.906ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.906     0.525    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.231     0.064    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.360    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.189ns (24.363%)  route 0.587ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.048    -0.012 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.262     0.250    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.231     0.053    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.023     0.076    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.290%)  route 0.920ns (86.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.920     0.539    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.259%)  route 0.922ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.922     0.541    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.542%)  route 0.677ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.045    -0.015 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.352     0.337    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.867    -0.886    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.174    
                         clock uncertainty            0.231     0.057    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.153    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.164ns (15.319%)  route 0.907ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.907     0.548    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.231     0.067    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.363    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=17, routed)          0.821     0.436    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.870    -0.883    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.171    
                         clock uncertainty            0.231     0.060    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.243    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.345%)  route 0.842ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y13         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=17, routed)          0.842     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.231     0.053    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.236    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen fall@50.000ns)
  Data Path Delay:        0.906ns  (logic 0.257ns (28.367%)  route 0.649ns (71.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 49.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320    50.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    48.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    48.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    49.478    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X52Y6          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.167    49.645 f  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/Q
                         net (fo=3, routed)           0.117    49.761    pipeline/memory_stage/mem_addr_in_mux/x_ptr[14]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.045    49.806 f  pipeline/memory_stage/mem_addr_in_mux/mem_addr[14]_INST_0/O
                         net (fo=37, routed)          0.380    50.186    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.045    50.231 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.152    50.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    50.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    48.218    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    48.247 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.866    49.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.712    49.825    
                         clock uncertainty            0.231    50.056    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    50.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.152    
                         arrival time                          50.384    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.128ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.518ns (48.136%)  route 0.558ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.677    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                 48.128    

Slack (MET) :             48.588ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.657    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    46.931    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.931    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                 48.588    

Slack (MET) :             48.660ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.731    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    46.928    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.928    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                 48.660    

Slack (MET) :             48.729ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -1.594    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                 48.729    

Slack (MET) :             48.730ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.595    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    47.135    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.135    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 48.730    

Slack (MET) :             48.841ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.893    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    46.947    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.947    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 48.841    

Slack (MET) :             49.030ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -2.275 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -2.101    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    46.929    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.929    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                 49.030    

Slack (MET) :             49.178ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -2.235 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.045    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    47.132    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.132    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                 49.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.722    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.784    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.738    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.821    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.674    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -0.844    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.616    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -0.822    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.780    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.546    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.780    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.778 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.564    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.794 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.560    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -0.821    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.164ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.872ns  (logic 1.254ns (9.742%)  route 11.618ns (90.258%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.618    61.327    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.226    98.057    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.491    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                         -61.327    
  -------------------------------------------------------------------
                         slack                                 36.164    

Slack (MET) :             36.498ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.534ns  (logic 1.254ns (10.005%)  route 11.280ns (89.995%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          9.280    60.989    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.226    98.053    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -60.989    
  -------------------------------------------------------------------
                         slack                                 36.498    

Slack (MET) :             36.832ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.194ns  (logic 1.254ns (10.284%)  route 10.940ns (89.716%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.941    60.649    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.475    97.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.274    
                         clock uncertainty           -0.226    98.048    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                         -60.649    
  -------------------------------------------------------------------
                         slack                                 36.832    

Slack (MET) :             36.926ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        12.101ns  (logic 1.254ns (10.363%)  route 10.847ns (89.637%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 97.907 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.848    60.557    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.476    97.907    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.275    
                         clock uncertainty           -0.226    98.049    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.483    
                         arrival time                         -60.557    
  -------------------------------------------------------------------
                         slack                                 36.926    

Slack (MET) :             37.165ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.856ns  (logic 1.254ns (10.577%)  route 10.602ns (89.423%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 97.901 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.603    60.311    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.470    97.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.269    
                         clock uncertainty           -0.226    98.043    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.477    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.477    
                         arrival time                         -60.312    
  -------------------------------------------------------------------
                         slack                                 37.165    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.763ns  (logic 1.254ns (10.660%)  route 10.509ns (89.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 97.902 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.510    60.219    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.471    97.902    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.270    
                         clock uncertainty           -0.226    98.044    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.478    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.478    
                         arrival time                         -60.219    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.420ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.615ns  (logic 1.440ns (12.397%)  route 10.175ns (87.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 97.915 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.702    60.071    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.484    97.915    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.283    
                         clock uncertainty           -0.226    98.057    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.491    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                         -60.071    
  -------------------------------------------------------------------
                         slack                                 37.420    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.425ns  (logic 1.254ns (10.976%)  route 10.171ns (89.024%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 97.899 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          8.172    59.881    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.468    97.899    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.267    
                         clock uncertainty           -0.226    98.041    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.475    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.475    
                         arrival time                         -59.881    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.754ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.277ns  (logic 1.440ns (12.769%)  route 9.837ns (87.231%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 97.911 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    50.305 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[1]
                         net (fo=3, routed)           0.875    51.180    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_6
    SLICE_X54Y4          LUT3 (Prop_lut3_I0_O)        0.306    51.486 r  pipeline/memory_stage/sf_reg_file/stack_ptr[10]_INST_0/O
                         net (fo=1, routed)           0.759    52.245    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[10]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.124    52.369 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[10]_INST_0/O
                         net (fo=41, routed)          7.364    59.733    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.480    97.911    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    98.279    
                         clock uncertainty           -0.226    98.053    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    97.487    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         97.487    
                         arrival time                         -59.733    
  -------------------------------------------------------------------
                         slack                                 37.754    

Slack (MET) :             37.937ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@100.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        11.087ns  (logic 1.254ns (11.310%)  route 9.833ns (88.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 97.904 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    45.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         1.571    48.455    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X55Y4          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.459    48.914 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[0][1]/Q
                         net (fo=5, routed)           0.839    49.754    pipeline/memory_stage/sf_reg_file/stk_ptr_intermediate[1]
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    50.130 r  pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.430    50.560    pipeline/memory_stage/sf_reg_file/stack_ptr[12]_INST_0_i_1_n_7
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.295    50.855 r  pipeline/memory_stage/sf_reg_file/stack_ptr[1]_INST_0/O
                         net (fo=1, routed)           0.730    51.585    pipeline/memory_stage/mem_addr_in_mux/stack_ptr[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    51.709 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          7.834    59.543    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    97.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    98.272    
                         clock uncertainty           -0.226    98.046    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    97.480    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         97.480    
                         arrival time                         -59.543    
  -------------------------------------------------------------------
                         slack                                 37.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.428%)  route 0.909ns (86.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.909     0.528    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.463%)  route 0.906ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.906     0.525    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.874    -0.879    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.167    
                         clock uncertainty            0.226     0.059    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.355    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.189ns (24.363%)  route 0.587ns (75.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.048    -0.012 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.262     0.250    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.226     0.048    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.023     0.071    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.290%)  route 0.920ns (86.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.920     0.539    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.141ns (13.259%)  route 0.922ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X57Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.922     0.541    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.542%)  route 0.677ns (78.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=18, routed)          0.325    -0.060    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.045    -0.015 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.352     0.337    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.867    -0.886    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.174    
                         clock uncertainty            0.226     0.052    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.148    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.164ns (15.319%)  route 0.907ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    -0.522    pipeline/ex_mem_register/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.907     0.548    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.877    -0.876    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.226     0.062    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.358    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y14         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=17, routed)          0.821     0.436    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.870    -0.883    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.171    
                         clock uncertainty            0.226     0.055    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.238    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.345%)  route 0.842ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X55Y13         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=17, routed)          0.842     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.863    -0.890    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.178    
                         clock uncertainty            0.226     0.048    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.231    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 fall@50.000ns)
  Data Path Delay:        0.906ns  (logic 0.257ns (28.367%)  route 0.649ns (71.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 49.478 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320    50.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    48.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    48.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=889, routed)         0.566    49.478    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X52Y6          FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.167    49.645 f  pipeline/memory_stage/sf_reg_file/sfr_array_reg[3][6]/Q
                         net (fo=3, routed)           0.117    49.761    pipeline/memory_stage/mem_addr_in_mux/x_ptr[14]
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.045    49.806 f  pipeline/memory_stage/mem_addr_in_mux/mem_addr[14]_INST_0/O
                         net (fo=37, routed)          0.380    50.186    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.045    50.231 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.152    50.384    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    50.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    48.218    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    48.247 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.866    49.113    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.712    49.825    
                         clock uncertainty            0.226    50.051    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    50.147    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.147    
                         arrival time                          50.384    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  vga_mem_clk_vga_pix_clk_gen
  To Clock:  vga_clk_vga_pix_clk_gen

Setup :           12  Failing Endpoints,  Worst Slack       -3.331ns,  Total Violation      -37.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.808ns  (logic 2.578ns (67.699%)  route 1.230ns (32.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 39536.859 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610 39536.863    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.316 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.230 39540.547    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3][1]
    SLICE_X51Y6          LUT6 (Prop_lut6_I3_O)        0.124 39540.672 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000 39540.672    vga/pixel_data[1]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.452 39537.793    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[1]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X51Y6          FDRE (Setup_fdre_C_D)        0.031 39537.340    vga/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                      39537.340    
                         arrival time                       -39540.668    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.237ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.709ns  (logic 2.578ns (69.514%)  route 1.131ns (30.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.614 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.131 39540.449    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_0[3]
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124 39540.574 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000 39540.574    vga/pixel_data[3]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.452 39537.793    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[3]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X51Y6          FDRE (Setup_fdre_C_D)        0.029 39537.336    vga/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.574    
  -------------------------------------------------------------------
                         slack                                 -3.237    

Slack (VIOLATED) :        -3.228ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.707ns  (logic 2.578ns (69.547%)  route 1.129ns (30.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 39536.855 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.605 39536.859    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454 39539.312 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.129 39540.441    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_1[3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124 39540.566 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000 39540.566    vga/pixel_data[7]
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.450 39537.789    vga/clock
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[7]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)        0.029 39537.332    vga/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.562    
  -------------------------------------------------------------------
                         slack                                 -3.228    

Slack (VIOLATED) :        -3.176ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.695ns  (logic 2.578ns (69.779%)  route 1.117ns (30.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.614 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.117 39540.438    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_0[2]
    SLICE_X50Y8          LUT6 (Prop_lut6_I3_O)        0.124 39540.562 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000 39540.562    vga/pixel_data[6]
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.451 39537.793    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[6]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X50Y8          FDRE (Setup_fdre_C_D)        0.077 39537.387    vga/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                      39537.383    
                         arrival time                       -39540.559    
  -------------------------------------------------------------------
                         slack                                 -3.176    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.647ns  (logic 2.578ns (70.683%)  route 1.069ns (29.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.613 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.069 39540.391    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_0[3]
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.124 39540.516 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000 39540.516    vga/pixel_data[11]
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.450 39537.789    vga/clock
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[11]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.031 39537.336    vga/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.512    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.603ns  (logic 2.578ns (71.543%)  route 1.025ns (28.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.614 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.025 39540.348    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_0[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124 39540.473 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000 39540.473    vga/pixel_data[2]
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.450 39537.789    vga/clock
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[2]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)        0.031 39537.336    vga/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.469    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.110ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.580ns  (logic 2.578ns (72.012%)  route 1.002ns (27.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.613 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.002 39540.324    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124 39540.449 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000 39540.449    vga/pixel_data[0]
    SLICE_X48Y9          FDRE                                         r  vga/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.449 39537.789    vga/clock
    SLICE_X48Y9          FDRE                                         r  vga/pixel_reg[0]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.029 39537.332    vga/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                      39537.332    
                         arrival time                       -39540.441    
  -------------------------------------------------------------------
                         slack                                 -3.110    

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.564ns  (logic 2.578ns (72.325%)  route 0.986ns (27.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 39536.855 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.605 39536.859    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454 39539.312 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.986 39540.301    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_1[0]
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124 39540.426 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000 39540.426    vga/pixel_data[4]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.452 39537.793    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[4]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X51Y6          FDRE (Setup_fdre_C_D)        0.031 39537.340    vga/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                      39537.340    
                         arrival time                       -39540.422    
  -------------------------------------------------------------------
                         slack                                 -3.082    

Slack (VIOLATED) :        -3.061ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.593ns  (logic 2.578ns (71.755%)  route 1.015ns (28.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 39536.855 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.605 39536.859    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.312 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.015 39540.328    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_1[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I5_O)        0.124 39540.453 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000 39540.453    vga/pixel_data[5]
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.451 39537.793    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[5]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X50Y8          FDRE (Setup_fdre_C_D)        0.081 39537.391    vga/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                      39537.387    
                         arrival time                       -39540.449    
  -------------------------------------------------------------------
                         slack                                 -3.061    

Slack (VIOLATED) :        -2.961ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.439ns  (logic 2.578ns (74.970%)  route 0.861ns (25.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.609ns = ( 39536.859 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.609 39536.863    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.316 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.861 39540.176    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_1[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124 39540.301 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000 39540.301    vga/pixel_data[9]
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.450 39537.789    vga/clock
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[9]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.032 39537.336    vga/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.297    
  -------------------------------------------------------------------
                         slack                                 -2.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.630ns (77.219%)  route 0.186ns (22.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.608     0.608    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y3          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     1.193 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.186     1.379    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7][3]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.424 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.424    vga/pixel_data[7]
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.835     0.835    vga/clock
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[7]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.399     1.282    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.091     1.373    vga/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.007%)  route 0.699ns (76.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.561     0.561    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y8          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.699     1.424    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.469 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.469    vga/pixel_data[9]
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836     0.836    vga/clock
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[9]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.399     1.283    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.092     1.375    vga/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.209ns (22.193%)  route 0.733ns (77.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.561     0.561    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y8          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.733     1.457    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.502 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.502    vga/pixel_data[6]
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836     0.836    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/pixel_reg[6]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.399     1.283    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.120     1.403    vga/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.435%)  route 0.724ns (79.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.563     0.563    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X31Y6          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.724     1.428    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.473 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.473    vga/pixel_data[0]
    SLICE_X48Y9          FDRE                                         r  vga/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.835     0.835    vga/clock
    SLICE_X48Y9          FDRE                                         r  vga/pixel_reg[0]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.399     1.282    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.091     1.373    vga/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.209ns (22.790%)  route 0.708ns (77.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.561     0.561    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y8          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.708     1.433    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.478 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.478    vga/pixel_data[10]
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836     0.836    vga/clock
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[10]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.399     1.283    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.091     1.374    vga/pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.209ns (22.765%)  route 0.709ns (77.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.561     0.561    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X34Y8          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.709     1.434    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.045     1.479 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.479    vga/pixel_data[11]
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.836     0.836    vga/clock
    SLICE_X9Y5           FDRE                                         r  vga/pixel_reg[11]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.399     1.283    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.092     1.375    vga/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.630ns (72.364%)  route 0.241ns (27.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.608     0.608    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     1.193 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.241     1.434    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.479 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.479    vga/pixel_data[2]
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.835     0.835    vga/clock
    SLICE_X48Y7          FDRE                                         r  vga/pixel_reg[2]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.399     1.282    
    SLICE_X48Y7          FDRE (Hold_fdre_C_D)         0.092     1.374    vga/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.186%)  route 0.735ns (79.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.563     0.563    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X31Y6          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.735     1.439    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.484 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.484    vga/pixel_data[4]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.837     0.837    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[4]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.399     1.284    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.092     1.376    vga/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.630ns (71.573%)  route 0.250ns (28.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.608     0.608    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     1.193 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.250     1.443    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[3]
    SLICE_X51Y6          LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.488    vga/pixel_data[3]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.837     0.837    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[3]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.399     1.284    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.091     1.375    vga/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.962%)  route 0.746ns (80.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.563     0.563    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X31Y6          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.746     1.449    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.494 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.494    vga/pixel_data[1]
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.837     0.837    vga/clock
    SLICE_X51Y6          FDRE                                         r  vga/pixel_reg[1]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.399     1.284    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.092     1.376    vga/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_pix_clk_gen
  To Clock:  vga_mem_clk_vga_pix_clk_gen

Setup :          126  Failing Endpoints,  Worst Slack       -3.801ns,  Total Violation     -434.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.801ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.151%)  route 2.367ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.570ns = ( 160.351 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.570   160.351    vga/clock
    SLICE_X51Y8          FDRE                                         r  vga/memory_addr_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.456   160.807 r  vga/memory_addr_reg[2]_replica_1/Q
                         net (fo=6, routed)           2.367   163.174    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[2]_repN_1_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.174    
  -------------------------------------------------------------------
                         slack                                 -3.801    

Slack (VIOLATED) :        -3.747ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[11]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.777ns  (logic 0.518ns (18.650%)  route 2.259ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.569   160.350    vga/clock
    SLICE_X50Y9          FDRE                                         r  vga/memory_addr_reg[11]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518   160.868 r  vga/memory_addr_reg[11]_replica_1/Q
                         net (fo=6, routed)           2.259   163.127    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[11]_repN_1_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.127    
  -------------------------------------------------------------------
                         slack                                 -3.747    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[8]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.766ns  (logic 0.456ns (16.486%)  route 2.310ns (83.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 160.432 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[8]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[8]_replica_1/Q
                         net (fo=6, routed)           2.310   163.116    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pixel_addr[8]_repN_1_alias
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.496   160.432    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.347    
                         clock uncertainty           -0.399   159.948    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   159.382    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.382    
                         arrival time                        -163.116    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.099%)  route 2.306ns (79.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 160.429 - 158.936 ) 
    Source Clock Delay      (SCD):    1.564ns = ( 160.345 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.564   160.345    vga/clock
    SLICE_X37Y7          FDRE                                         r  vga/memory_addr_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456   160.801 f  vga/memory_addr_reg[12]_replica/Q
                         net (fo=2, routed)           1.029   161.830    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/pixel_addr[12]_repN_alias
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.124   161.954 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=3, routed)           1.277   163.231    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[0]
    RAMB18_X0Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.493   160.429    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.344    
                         clock uncertainty           -0.399   159.945    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   159.502    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        159.502    
                         arrival time                        -163.231    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[8]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.760ns  (logic 0.456ns (16.524%)  route 2.304ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[8]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[8]_replica_1/Q
                         net (fo=6, routed)           2.304   163.109    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[8]_repN_1_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.109    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.749ns  (logic 0.456ns (16.587%)  route 2.293ns (83.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.568   160.349    vga/clock
    SLICE_X49Y9          FDRE                                         r  vga/memory_addr_reg[7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[7]_replica_1/Q
                         net (fo=6, routed)           2.293   163.098    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[7]_repN_1_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.098    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.706ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.738ns  (logic 0.456ns (16.657%)  route 2.282ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[5]_replica_1/Q
                         net (fo=6, routed)           2.282   163.086    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[5]_repN_1_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.086    
  -------------------------------------------------------------------
                         slack                                 -3.706    

Slack (VIOLATED) :        -3.697ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.737%)  route 2.268ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 160.427 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[3]_replica_1/Q
                         net (fo=6, routed)           2.268   163.073    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pixel_addr[3]_repN_1_alias
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.491   160.427    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.342    
                         clock uncertainty           -0.399   159.943    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   159.377    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.377    
                         arrival time                        -163.073    
  -------------------------------------------------------------------
                         slack                                 -3.697    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.717ns  (logic 0.518ns (19.068%)  route 2.199ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.569   160.350    vga/clock
    SLICE_X50Y9          FDRE                                         r  vga/memory_addr_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518   160.868 r  vga/memory_addr_reg[9]_replica_1/Q
                         net (fo=6, routed)           2.199   163.066    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[9]_repN_1_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.066    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.685ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.708ns  (logic 0.456ns (16.837%)  route 2.252ns (83.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          1.568   160.349    vga/clock
    SLICE_X49Y9          FDRE                                         r  vga/memory_addr_reg[7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[7]_replica_1/Q
                         net (fo=6, routed)           2.252   163.057    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[7]_repN_1_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.057    
  -------------------------------------------------------------------
                         slack                                 -3.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.043%)  route 0.863ns (85.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.566     0.566    vga/clock
    SLICE_X9Y6           FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=3, routed)           0.863     1.570    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[12]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.007%)  route 0.866ns (85.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.563     0.563    vga/clock
    SLICE_X48Y12         FDRE                                         r  vga/memory_addr_reg[12]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga/memory_addr_reg[12]_replica_3/Q
                         net (fo=1, routed)           0.866     1.569    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pixel_addr[12]_repN_3_alias
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.876     0.876    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.924    
                         clock uncertainty            0.399     1.323    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.506    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.043%)  route 0.863ns (85.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.566     0.566    vga/clock
    SLICE_X9Y6           FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=3, routed)           0.863     1.570    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X0Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.876     0.876    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.924    
                         clock uncertainty            0.399     1.323    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.506    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[10]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.022%)  route 0.865ns (85.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.564     0.564    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[10]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[10]_replica_1/Q
                         net (fo=6, routed)           0.865     1.569    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[10]_repN_1_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.871     0.871    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.919    
                         clock uncertainty            0.399     1.318    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.501    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.155%)  route 0.851ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.565     0.565    vga/clock
    SLICE_X8Y8           FDRE                                         r  vga/memory_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[6]_replica/Q
                         net (fo=3, routed)           0.851     1.580    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[6]_repN_alias
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.155%)  route 0.851ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.565     0.565    vga/clock
    SLICE_X8Y8           FDRE                                         r  vga/memory_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[6]_replica/Q
                         net (fo=3, routed)           0.851     1.580    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[6]_repN_alias
    RAMB36_X0Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.876     0.876    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.924    
                         clock uncertainty            0.399     1.323    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.506    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.886%)  route 0.874ns (86.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.564     0.564    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.874     1.579    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[3]_repN_1_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.871     0.871    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.919    
                         clock uncertainty            0.399     1.318    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.501    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.739%)  route 0.885ns (86.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.562     0.562    vga/clock
    SLICE_X37Y7          FDRE                                         r  vga/memory_addr_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga/memory_addr_reg[12]_replica/Q
                         net (fo=2, routed)           0.885     1.588    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pixel_addr[12]_repN_alias
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.704%)  route 0.888ns (86.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.565     0.565    vga/clock
    SLICE_X9Y8           FDRE                                         r  vga/memory_addr_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga/memory_addr_reg[9]_replica/Q
                         net (fo=3, routed)           0.888     1.593    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[9]_repN_alias
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.698%)  route 0.888ns (86.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=90, routed)          0.565     0.565    vga/clock
    SLICE_X9Y7           FDRE                                         r  vga/memory_addr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga/memory_addr_reg[10]_replica/Q
                         net (fo=3, routed)           0.888     1.594    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[10]_repN_alias
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.085    





