#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Sep 24 16:28:21 2016
# Process ID: 7920
# Current directory: C:/ThreadControlIP/ThreadControlIP/image_capture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2780 C:\ThreadControlIP\ThreadControlIP\image_capture\image_capture.xpr
# Log file: C:/ThreadControlIP/ThreadControlIP/image_capture/vivado.log
# Journal file: C:/ThreadControlIP/ThreadControlIP/image_capture\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ThreadControlIP/ThreadControlIP/image_capture/image_capture.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ThreadControlIP/ThreadControlIP/image_capture/image_capture.srcs/sources_1/bd/image_capture_design/image_capture_design.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {image_capture_design_processing_system7_0_axi_periph_0 image_capture_design_axi_mem_intercon_0 image_capture_design_axi_dma_0_0 image_capture_design_processing_system7_0_0 image_capture_design_rst_processing_system7_0_50M_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {image_capture_design_processing_system7_0_axi_periph_0 image_capture_design_axi_mem_intercon_0 image_capture_design_axi_dma_0_0 image_capture_design_processing_system7_0_0 image_capture_design_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_datamover_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_datamover_0/M_AXI_S2MM]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_datamover_1/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_datamover_1/M_AXI_S2MM]
endgroup
delete_bd_objs [get_bd_intf_nets axi_datamover_1_M_AXI_MM2S] [get_bd_intf_nets axi_datamover_0_M_AXI_S2MM] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_datamover_1_M_AXI_S2MM] [get_bd_intf_nets axi_datamover_0_M_AXI_MM2S] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_cells axi_datamover_0]
delete_bd_objs [get_bd_cells axi_datamover_1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_datamover_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_nets axi_datamover_0_M_AXI_MM2S] [get_bd_cells axi_datamover_0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_datamover:5.1 axi_datamover_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_datamover_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_datamover_0/M_AXI_S2MM]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_datamover_0/m_axi_mm2s_aclk]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins axi_datamover_0/m_axi_mm2s_aresetn]
delete_bd_objs [get_bd_intf_nets axi_datamover_0_M_AXI_MM2S]
startgroup
set_property -dict [list CONFIG.c_enable_mm2s {0} CONFIG.c_include_mm2s {Omit} CONFIG.c_include_mm2s_stsfifo {false} CONFIG.c_mm2s_include_sf {false}] [get_bd_cells axi_datamover_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
endgroup
save_bd_design
