#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  4 22:28:16 2022
# Process ID: 376292
# Current directory: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1
# Command line: vivado -log design_sender_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_sender_wrapper.tcl -notrace -jvm -patch-module=java.desktop=/home/chiro/Software/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper.vdi
# Journal file: /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_sender_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chiro/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_sender_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_SenderWrapper_0_0/design_sender_SenderWrapper_0_0.dcp' for cell 'design_sender_i/SenderWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.dcp' for cell 'design_sender_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_ila_0_0/design_sender_ila_0_0.dcp' for cell 'design_sender_i/ila_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1711.285 ; gain = 0.000 ; free physical = 7330 ; free virtual = 21034
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2_AR72614
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_sender_i/ila_0 UUID: 9ebfc391-d91e-5a83-8f70-be387af9ecf4 
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_board.xdc] for cell 'design_sender_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_board.xdc] for cell 'design_sender_i/clk_wiz_0/inst'
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.xdc] for cell 'design_sender_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.555 ; gain = 535.820 ; free physical = 6791 ; free virtual = 20501
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.xdc] for cell 'design_sender_i/clk_wiz_0/inst'
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_sender_i/ila_0/inst'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_sender_i/ila_0/inst'
Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_sender_i/ila_0/inst'
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_sender_i/ila_0/inst'
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:5]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_50M' completely overrides clock 'clock_in', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 20.000 -name clk_50M [get_ports clock_in], [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:6]
Previous: create_clock -period 20.000 [get_ports clock_in], [/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk'. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/generic.xdc]
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/generic/urllc.xdc]
Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/Sender.xdc]
Finished Parsing XDC File [/home/chiro/programs/urllc-chisel/xdc/Sender.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.523 ; gain = 0.000 ; free physical = 6801 ; free virtual = 20515
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

16 Infos, 93 Warnings, 93 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2383.523 ; gain = 859.617 ; free physical = 6801 ; free virtual = 20515
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2447.555 ; gain = 64.031 ; free physical = 6814 ; free virtual = 20512

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 145126257

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2447.555 ; gain = 0.000 ; free physical = 6817 ; free virtual = 20515

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.188 ; gain = 0.000 ; free physical = 5540 ; free virtual = 19259
Phase 1 Generate And Synthesize Debug Cores | Checksum: 130a46f24

Time (s): cpu = 00:01:04 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5539 ; free virtual = 19259

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 163767ada

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5518 ; free virtual = 19237
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 162c6e256

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5512 ; free virtual = 19232
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13edbd705

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5491 ; free virtual = 19195
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Sweep, 885 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 13edbd705

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5484 ; free virtual = 19188
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 13edbd705

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5484 ; free virtual = 19187
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 13edbd705

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5483 ; free virtual = 19187
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              13  |                                             64  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              40  |                                            885  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.188 ; gain = 0.000 ; free physical = 5483 ; free virtual = 19187
Ending Logic Optimization Task | Checksum: d1309b82

Time (s): cpu = 00:01:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.188 ; gain = 38.805 ; free physical = 5480 ; free virtual = 19184

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.952 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 18228bdf0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5516 ; free virtual = 19236
Ending Power Optimization Task | Checksum: 18228bdf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.988 ; gain = 312.801 ; free physical = 5522 ; free virtual = 19241

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18228bdf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5522 ; free virtual = 19241

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5522 ; free virtual = 19241
Ending Netlist Obfuscation Task | Checksum: 91699763

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5522 ; free virtual = 19241
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 93 Warnings, 93 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:54 . Memory (MB): peak = 2923.988 ; gain = 540.465 ; free physical = 5521 ; free virtual = 19241
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5497 ; free virtual = 19216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5475 ; free virtual = 19196
INFO: [Common 17-1381] The checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_sender_wrapper_drc_opted.rpt -pb design_sender_wrapper_drc_opted.pb -rpx design_sender_wrapper_drc_opted.rpx
Command: report_drc -file design_sender_wrapper_drc_opted.rpt -pb design_sender_wrapper_drc_opted.pb -rpx design_sender_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5528 ; free virtual = 19237
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 845e329e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5528 ; free virtual = 19237
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5527 ; free virtual = 19236

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_sender_i/SenderWrapper_0/inst/sender/adcRead/sender_ad_clk_INST_0' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[0] {FDRE}
	design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[4] {FDRE}
	design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[7] {FDRE}
	design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[3] {FDRE}
	design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[6] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 76a1bf88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5503 ; free virtual = 19228

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 82df2a58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5496 ; free virtual = 19218

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 82df2a58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5496 ; free virtual = 19218
Phase 1 Placer Initialization | Checksum: 82df2a58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5496 ; free virtual = 19218

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13556eea9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5413 ; free virtual = 19135

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 141 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 58 nets or cells. Created 0 new cell, deleted 58 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5291 ; free virtual = 19035

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             58  |                    58  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c864f9d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5280 ; free virtual = 19025
Phase 2.2 Global Placement Core | Checksum: 152879c4e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5301 ; free virtual = 19046
Phase 2 Global Placement | Checksum: 152879c4e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5330 ; free virtual = 19075

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1253fd23c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5456 ; free virtual = 19169

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c7f9fd7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5444 ; free virtual = 19159

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121b31d06

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5444 ; free virtual = 19159

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bc1d845a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5444 ; free virtual = 19159

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dd7b1daf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5427 ; free virtual = 19141

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ea50a1a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5393 ; free virtual = 19107

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b30771c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5393 ; free virtual = 19107
Phase 3 Detail Placement | Checksum: 1b30771c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5391 ; free virtual = 19105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1262304f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1262304f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5322 ; free virtual = 19055
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.113. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19b2c74c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5298 ; free virtual = 19030
Phase 4.1 Post Commit Optimization | Checksum: 19b2c74c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19019

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19b2c74c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19020

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19b2c74c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19020

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19020
Phase 4.4 Final Placement Cleanup | Checksum: 218a1739b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 218a1739b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5287 ; free virtual = 19020
Ending Placer Task | Checksum: 19c7d5130

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5286 ; free virtual = 19019
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 94 Warnings, 93 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5298 ; free virtual = 19031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5296 ; free virtual = 19029
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5214 ; free virtual = 18968
INFO: [Common 17-1381] The checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_sender_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5401 ; free virtual = 19153
INFO: [runtcl-4] Executing : report_utilization -file design_sender_wrapper_utilization_placed.rpt -pb design_sender_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_sender_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5408 ; free virtual = 19160
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9ee270cd ConstDB: 0 ShapeSum: fd9ae063 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1085a6c7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 5029 ; free virtual = 18762
Post Restoration Checksum: NetGraph: bbf446af NumContArr: 4c6625d0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1085a6c7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4998 ; free virtual = 18732

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1085a6c7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4963 ; free virtual = 18696

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1085a6c7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4963 ; free virtual = 18696
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2a0f438e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4909 ; free virtual = 18676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.257  | TNS=0.000  | WHS=-0.463 | THS=-132.557|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2ab2f8aaf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4922 ; free virtual = 18671
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.257  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 21511c83f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4921 ; free virtual = 18671
Phase 2 Router Initialization | Checksum: 235d00665

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4921 ; free virtual = 18670

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000828415 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3049
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3048
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d73023b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4916 ; free virtual = 18666

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.385  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d3c0d8c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668
Phase 4 Rip-up And Reroute | Checksum: 1d3c0d8c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a4d5f7f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.385  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b7f20d47

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7f20d47

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668
Phase 5 Delay and Skew Optimization | Checksum: 1b7f20d47

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18668

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 171a3b379

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4917 ; free virtual = 18667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.385  | TNS=0.000  | WHS=-0.508 | THS=-0.969 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1b4ff696f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18667
Phase 6.1 Hold Fix Iter | Checksum: 1b4ff696f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18667

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.385  | TNS=0.000  | WHS=-0.508 | THS=-0.969 |

Phase 6.2 Additional Hold Fix | Checksum: 1b4ff696f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4916 ; free virtual = 18667
Phase 6 Post Hold Fix | Checksum: 13a80b1cc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4923 ; free virtual = 18670

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.390494 %
  Global Horizontal Routing Utilization  = 0.509128 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 189737fe8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4923 ; free virtual = 18670

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 189737fe8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4924 ; free virtual = 18671

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17694e4b0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4923 ; free virtual = 18671
WARNING: [Route 35-419] Router was unable to fix hold violation on pin design_sender_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin design_sender_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1be1c52ee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4923 ; free virtual = 18671
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.385  | TNS=0.000  | WHS=-0.508 | THS=-0.969 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1be1c52ee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4922 ; free virtual = 18670
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4946 ; free virtual = 18694

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 97 Warnings, 93 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4946 ; free virtual = 18694
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4946 ; free virtual = 18694
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2923.988 ; gain = 0.000 ; free physical = 4918 ; free virtual = 18688
INFO: [Common 17-1381] The checkpoint '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_sender_wrapper_drc_routed.rpt -pb design_sender_wrapper_drc_routed.pb -rpx design_sender_wrapper_drc_routed.rpx
Command: report_drc -file design_sender_wrapper_drc_routed.rpt -pb design_sender_wrapper_drc_routed.pb -rpx design_sender_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_sender_wrapper_methodology_drc_routed.rpt -pb design_sender_wrapper_methodology_drc_routed.pb -rpx design_sender_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_sender_wrapper_methodology_drc_routed.rpt -pb design_sender_wrapper_methodology_drc_routed.pb -rpx design_sender_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/design_sender_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_sender_wrapper_power_routed.rpt -pb design_sender_wrapper_power_summary_routed.pb -rpx design_sender_wrapper_power_routed.rpx
Command: report_power -file design_sender_wrapper_power_routed.rpt -pb design_sender_wrapper_power_summary_routed.pb -rpx design_sender_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 97 Warnings, 93 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_sender_wrapper_route_status.rpt -pb design_sender_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_sender_wrapper_timing_summary_routed.rpt -pb design_sender_wrapper_timing_summary_routed.pb -rpx design_sender_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_sender_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_sender_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_sender_wrapper_bus_skew_routed.rpt -pb design_sender_wrapper_bus_skew_routed.pb -rpx design_sender_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_sender_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[6] is a gated clock net sourced by a combinational pin design_sender_i/SenderWrapper_0/inst/sender/adcRead/sender_ad_clk_INST_0/O, cell design_sender_i/SenderWrapper_0/inst/sender/adcRead/sender_ad_clk_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_sender_i/SenderWrapper_0/inst/sender/adcRead/sender_ad_clk_INST_0 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[0], design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[1], design_sender_i/SenderWrapper_0/inst/sender/adcRead/cnt_reg[2], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[0], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[1], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[2], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[3], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[4], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[5], design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[6], and design_sender_i/SenderWrapper_0/inst/sender/adcRead/data_reg[7]
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_sender_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_sender_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_sender_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/chiro/programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul  4 22:31:55 2022. For additional details about this file, please refer to the WebTalk help file at /home/chiro/Software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 102 Warnings, 94 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3182.445 ; gain = 199.891 ; free physical = 4828 ; free virtual = 18598
INFO: [Common 17-206] Exiting Vivado at Mon Jul  4 22:31:55 2022...
