

================================================================
== Vitis HLS Report for 'axiStreamExample'
================================================================
* Date:           Thu Feb 18 17:43:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        axis_chan_com_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       56|       56|  0.560 us|  0.560 us|   57|   57|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_VITIS_LOOP_32_1_proc3_U0  |Loop_VITIS_LOOP_32_1_proc3  |       56|       56|  0.560 us|  0.560 us|   56|   56|     none|
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     249|    289|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     249|    289|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Loop_VITIS_LOOP_32_1_proc3_U0  |Loop_VITIS_LOOP_32_1_proc3  |        0|   0|  249|  289|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  249|  289|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|producer_TDATA   |   in|    8|        axis|          producer|       pointer|
|producer_TVALID  |   in|    1|        axis|          producer|       pointer|
|producer_TREADY  |  out|    1|        axis|          producer|       pointer|
|consumer_TDATA   |  out|    8|        axis|          consumer|       pointer|
|consumer_TVALID  |  out|    1|        axis|          consumer|       pointer|
|consumer_TREADY  |   in|    1|        axis|          consumer|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  axiStreamExample|  return value|
+-----------------+-----+-----+------------+------------------+--------------+

