git clone --depth 1 --no-tags https://github.com/01fe20bec408/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473055483
git clone --depth 1 --no-tags https://github.com/yatingliu2019/HDLBits-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473945191
git clone --depth 1 --no-tags https://github.com/ranzbak/ili9431demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474364957
git clone --depth 1 --no-tags https://github.com/IsmaelElsharkawi/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473322203
git clone --depth 1 --no-tags https://github.com/SabaFathi/FullAdder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469129654
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472806303
git clone --depth 1 --no-tags https://github.com/vinodhiniceg/LVDT_Readout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473058174
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/caravel_vtc_tapeout_mpw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471889291
git clone --depth 1 --no-tags https://github.com/dils2k/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472835834
git clone --depth 1 --no-tags https://github.com/ammadz789/Logic-and-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472912918
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468783454
git clone --depth 1 --no-tags https://github.com/Alhelamene/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468655047
git clone --depth 1 --no-tags https://github.com/zhen-lz/buaa-co.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472031678
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472709085
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472706083
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472442522
git clone --depth 1 --no-tags https://github.com/charan8095181918/mux_2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472069088
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472043282
git clone --depth 1 --no-tags https://github.com/barakhoffer/mpw_reram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472042261
git clone --depth 1 --no-tags https://github.com/josephdprince/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473306388
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Ripple-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474238900
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474238110
git clone --depth 1 --no-tags https://github.com/grifatron/Lab6CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473628325
git clone --depth 1 --no-tags https://github.com/gerardofisch/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474904887
git clone --depth 1 --no-tags https://github.com/KHermanUBB/KHermanUBB-SonarOnChip-MPW6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475105514
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/JK-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474235837
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Sequence_detecor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474144567
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Assignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474153405
git clone --depth 1 --no-tags https://github.com/TangChiaHui/homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473520641
git clone --depth 1 --no-tags https://github.com/gavinritt3r/ComparchLab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473661078
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474115407
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Assignment-2_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474110067
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Tik_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474363384
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Assignment-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474365372
git clone --depth 1 --no-tags https://github.com/jasper-favis/system-level-design-small-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473733258
git clone --depth 1 --no-tags https://github.com/ykhodke/ECE260B_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470773316
git clone --depth 1 --no-tags https://github.com/vlasikov/motor_for_print.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468664715
git clone --depth 1 --no-tags https://github.com/Thomas164-cadu/circuit_verilog_digital_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469399348
git clone --depth 1 --no-tags https://github.com/Gaon-Choi/ITE4003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468612001
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/ASSIGNMENT2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474407788
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Assignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474554943
git clone --depth 1 --no-tags https://github.com/aditiangadi/multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472204104
git clone --depth 1 --no-tags https://github.com/nzcsx/ECE241-Space-Combat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472184066
git clone --depth 1 --no-tags https://github.com/Daneshwari13/adld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473221566
git clone --depth 1 --no-tags https://github.com/tianjingxiao/Basic-physiological-parameter-monitor-system-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472968079
git clone --depth 1 --no-tags https://github.com/yuvalelb/UART-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472080200
git clone --depth 1 --no-tags https://github.com/hoanglong2000tc/Neuron_Grid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473523820
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473603585
git clone --depth 1 --no-tags https://github.com/luca0107/fpga_first.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473559598
git clone --depth 1 --no-tags https://github.com/01fe20bec403/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473662323
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Assignment-1---Parking-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473665320
git clone --depth 1 --no-tags https://github.com/zhizhou57/computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472357133
git clone --depth 1 --no-tags https://github.com/RobertGajda/PRUC_projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472424542
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472472119
git clone --depth 1 --no-tags https://github.com/MohamedH-Adly/SPI-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472440821
git clone --depth 1 --no-tags https://github.com/BigNixon/uar_nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472535610
git clone --depth 1 --no-tags https://github.com/6Kotnk/async_fib2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472622808
git clone --depth 1 --no-tags https://github.com/lukanemsi/Computer_Architect-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473907866
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473772183
git clone --depth 1 --no-tags https://github.com/ZzX1ng/ME_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469080355
git clone --depth 1 --no-tags https://github.com/kaveripriyap/fpga-16-bit-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469312749
git clone --depth 1 --no-tags https://github.com/fjmcde/hexDriver-DE-10-Lite-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469006105
git clone --depth 1 --no-tags https://github.com/natalia1310/Maze-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469057032
git clone --depth 1 --no-tags https://github.com/arka84/I2C_ADS113.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468629026
git clone --depth 1 --no-tags https://github.com/chihyu1206/CCU-DDLab2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468774327
git clone --depth 1 --no-tags https://github.com/DevinGoodwin/Portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469391314
git clone --depth 1 --no-tags https://github.com/alok4020/Vivado_Automation_Script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469437928
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/MIPS_Processor_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471160934
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471166159
git clone --depth 1 --no-tags https://github.com/JeremyEngineer/VerilogExampleProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471535671
git clone --depth 1 --no-tags https://github.com/phong2372/MIPS-Processor-32-BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470660732
git clone --depth 1 --no-tags https://github.com/shkim1104/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470456870
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Or-gate-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474051083
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/SR-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474084355
git clone --depth 1 --no-tags https://github.com/01fe20bec426/Ripple_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473973919
git clone --depth 1 --no-tags https://github.com/01fe20bec404/FULL_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473957666
git clone --depth 1 --no-tags https://github.com/01fe20bec426/half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473971877
git clone --depth 1 --no-tags https://github.com/01fe20bec415/assignment_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474397213
git clone --depth 1 --no-tags https://github.com/aditiangadi/01fe19bec212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473984640
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474089708
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/mux_2_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474105148
git clone --depth 1 --no-tags https://github.com/raji22082001/Rajeshwari_Hipparagi_ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474265495
git clone --depth 1 --no-tags https://github.com/Y-Galal/SPI-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473980255
git clone --depth 1 --no-tags https://github.com/Tonix22/SinWaveFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474133979
git clone --depth 1 --no-tags https://github.com/ihersman/DPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471357356
git clone --depth 1 --no-tags https://github.com/SionByeon/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473191920
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/sequencedetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472401660
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/HALFADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472711958
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472709864
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472447354
git clone --depth 1 --no-tags https://github.com/xylafur/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472778173
git clone --depth 1 --no-tags https://github.com/bat52/cryptech_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469145547
git clone --depth 1 --no-tags https://github.com/RaduConstantinescu1/Verilog-Labirint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469850657
git clone --depth 1 --no-tags https://github.com/methodist20122016/O.Ameena.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470032252
git clone --depth 1 --no-tags https://github.com/sdh429856237/bishe11111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473416996
git clone --depth 1 --no-tags https://github.com/mill-lab/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473440716
git clone --depth 1 --no-tags https://github.com/taleman1997/learngit_again.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473514299
