m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim
T_opt
!s110 1649838759
V2;MGEFnNOgPO0UFMgaNDD1
Z1 04 28 4 work three_eight_transfer_vlg_tst fast 0
=1-b025aa3038a4-62568aa6-2b9-3270
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L cycloneive_ver -L gate_work -L work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1653450329
VzWRo]1b:7:So[=NLTfDDP1
R1
=1-b025aa3038a4-628da657-136-22fc
R2
R3
n@_opt1
R4
vhard_block
Z5 !s110 1653450324
!i10b 1
!s100 ;EFQCOHTiY^MAc?F;_DBW3
IM2:0goAn9zm@D6hh00?Lj1
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
Z7 w1653448360
Z8 8three_eight_transfer_min_1200mv_0c_fast.vo
Z9 Fthree_eight_transfer_min_1200mv_0c_fast.vo
L0 380
Z10 OL;L;10.5;63
r1
!s85 0
31
Z11 !s108 1653450324.000000
Z12 !s107 three_eight_transfer_min_1200mv_0c_fast.vo|
Z13 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|three_eight_transfer_min_1200mv_0c_fast.vo|
!i113 0
Z14 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z15 !s92 -vlog01compat -work work +incdir+. -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vthree_eight_transfer
R5
!i10b 1
!s100 3J?`d3^o=bz9YDWYf<OoE3
INCB?KYAHCLoI=NfOCZlVH1
R6
R0
R7
R8
R9
L0 31
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R15
R3
vthree_eight_transfer_vlg_tst
!s110 1653450325
!i10b 1
!s100 Q[[L>CV:DmTa0>zEJSQ401
IGMe2e[PEBU]5KRVc9OG@o0
R6
R0
w1649838615
8G:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim/three_eight_transfer.vt
FG:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim/three_eight_transfer.vt
L0 28
R10
r1
!s85 0
31
!s108 1653450325.000000
!s107 G:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim/three_eight_transfer.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim|G:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim/three_eight_transfer.vt|
!i113 0
R14
!s92 -vlog01compat -work work +incdir+G:/verilog/study/experiment1/three_eight_transfer/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
