# -*- mode: snippet -*-
# name: module
# uuid: vhdl-module-insert
# key: module
# condition: t
# --
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_misc.all;
use ieee.numeric_std.all;

entity ${1:`(file-name-base (buffer-file-name))`} is
  generic(
    );
  port(
    clock : in std_logic;
    reset : in std_logic
    );
end $1;

architecture behavioral of $1 is

begin


end behavioral;