/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  reg [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [14:0] celloutsig_0_56z;
  wire [16:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = !(celloutsig_0_16z ? celloutsig_0_6z[5] : celloutsig_0_8z[7]);
  assign celloutsig_0_55z = !(celloutsig_0_47z ? celloutsig_0_3z[2] : celloutsig_0_19z[0]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? in_data[164] : in_data[185]);
  assign celloutsig_1_10z = !(celloutsig_1_8z[0] ? celloutsig_1_8z[1] : in_data[127]);
  assign celloutsig_0_7z = !(celloutsig_0_0z[1] ? celloutsig_0_6z[6] : celloutsig_0_4z[5]);
  assign celloutsig_0_17z = !(celloutsig_0_15z[1] ? celloutsig_0_15z[4] : celloutsig_0_3z[5]);
  assign celloutsig_1_1z = in_data[147:116] % { 1'h1, in_data[151:141], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_0z[18:6] % { 1'h1, in_data[129:118] };
  assign celloutsig_1_9z = { in_data[191:168], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[11:2], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_1z[27:23] % { 1'h1, celloutsig_1_2z[3:0] };
  assign celloutsig_0_15z = { celloutsig_0_8z[6:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[13:10], celloutsig_0_0z } % { 1'h1, in_data[72:70], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_0_0z = in_data[3] ? in_data[36:33] : in_data[12:9];
  assign celloutsig_1_2z = celloutsig_1_1z[14] ? celloutsig_1_1z[21:16] : in_data[139:134];
  assign celloutsig_1_18z = celloutsig_1_10z ? celloutsig_1_1z[23:11] : { celloutsig_1_2z[4:0], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_12z = celloutsig_0_5z[2] ? celloutsig_0_4z[5:0] : { celloutsig_0_8z[4:0], celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_0z[0] ? { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_11z } : { celloutsig_0_6z[19:7], celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[177:162] != { in_data[173:164], celloutsig_1_2z };
  assign celloutsig_1_13z = in_data[133:103] != celloutsig_1_1z[30:0];
  assign celloutsig_1_16z = celloutsig_1_11z[7:5] != celloutsig_1_7z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_18z[6:0], celloutsig_1_3z } != { celloutsig_1_4z[5:0], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[50:40] != in_data[81:71];
  assign celloutsig_0_16z = { celloutsig_0_6z[15:10], celloutsig_0_7z } != celloutsig_0_5z[14:8];
  assign celloutsig_0_4z = { celloutsig_0_2z[7:6], celloutsig_0_1z, celloutsig_0_0z } >> celloutsig_0_2z[6:0];
  assign celloutsig_1_7z = celloutsig_1_0z[18:6] >> { celloutsig_1_1z[18:7], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_4z[7:2], celloutsig_1_3z } >> { celloutsig_1_1z[0], celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_5z[12:5] >> { celloutsig_0_6z[7:1], celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[68:63] ^ celloutsig_0_2z[6:1];
  assign celloutsig_0_5z = { in_data[28:16], celloutsig_0_0z } ^ { celloutsig_0_4z[4:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_56z = { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_3z } ^ celloutsig_0_20z[15:1];
  assign celloutsig_1_0z = in_data[170:151] ^ in_data[141:122];
  assign celloutsig_0_6z = { celloutsig_0_3z[5:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } ^ in_data[52:32];
  assign celloutsig_0_14z = celloutsig_0_4z[4:2] ^ celloutsig_0_3z[4:2];
  assign celloutsig_0_19z = { celloutsig_0_12z[3], celloutsig_0_0z } ^ celloutsig_0_6z[18:14];
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_11z = celloutsig_1_9z[19:10];
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_11z = celloutsig_0_6z[6:3];
  assign { out_data[140:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
