

# Microarchitecture

In this document we delve into more detail about the decode, execute, and memory pipeline stages in the following top-level diagram of our processor: 

![Vector_Extension_Pipeline](images/rvv_pipeline.jpg)


## Decode Stage 




## Execute Stage 




## Mem Stage



## Tricky Instructions 

### Reductions


### Permutations


### Masking Instructions 


### Segmented Memory Instructions  
