<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file romebr00_romebr0.ncd.
Design name: ramEBR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jan 14 01:13:41 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o romEBR00_romEBR0.twr -gui romEBR00_romEBR0.ncd romEBR00_romEBR0.prf 
Design file:     romebr00_romebr0.ncd
Preference file: romebr00_romebr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz (0 errors)</A></LI>            723 items scored, 0 timing errors detected.
Report:   80.090MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz ;
            723 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i20  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i19

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C17C.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i0  (to RAEBR00/sclk +)

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_15 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C15A.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C15A.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i8  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i7

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C16A.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C16A.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i12  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i11

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C16C.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C16C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i4  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i3

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C15C.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C15C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i16  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i15

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C17A.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17A.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i10  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i9

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C16B.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C16B.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i2  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i1

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C15B.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C15B.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i6  (to RAEBR00/sclk +)
                   FF                        RAEBR00/OS01/sdiv_124__i5

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C15D.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C15D.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i20  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i21  (to RAEBR00/sclk +)

   Delay:              12.238ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     12.238ns physical path delay RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 468.283ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_5 to RAEBR00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C17C.CLK to     R22C17C.Q1 RAEBR00/OS01/SLICE_5 (from RAEBR00/sclk)
ROUTE         8     1.690     R22C17C.Q1 to     R21C17C.B0 RAEBR00/OS01/sdiv_20
CTOF_DEL    ---     0.452     R21C17C.B0 to     R21C17C.F0 RAEBR00/OS01/SLICE_34
ROUTE         2     0.893     R21C17C.F0 to     R21C17A.B1 RAEBR00/OS01/n1260
CTOF_DEL    ---     0.452     R21C17A.B1 to     R21C17A.F1 RAEBR00/OS01/SLICE_22
ROUTE         2     0.890     R21C17A.F1 to     R21C16A.B0 RAEBR00/OS01/n1256
CTOF_DEL    ---     0.452     R21C16A.B0 to     R21C16A.F0 RAEBR00/OS01/SLICE_27
ROUTE         3     1.188     R21C16A.F0 to     R21C19B.B0 RAEBR00/OS01/n6
CTOOFX_DEL  ---     0.661     R21C19B.B0 to   R21C19B.OFX0 RAEBR00/OS01/i820/SLICE_20
ROUTE         1     0.659   R21C19B.OFX0 to     R21C19C.C1 RAEBR00/OS01/n1269
CTOOFX_DEL  ---     0.661     R21C19C.C1 to   R21C19C.OFX0 RAEBR00/OS01/i824/SLICE_19
ROUTE         1     0.882   R21C19C.OFX0 to     R21C20A.B1 RAEBR00/OS01/n1272
CTOF_DEL    ---     0.452     R21C20A.B1 to     R21C20A.F1 RAEBR00/OS01/SLICE_29
ROUTE        12     2.497     R21C20A.F1 to    R22C17D.LSR RAEBR00/OS01/n755 (to RAEBR00/sclk)
                  --------
                   12.238   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17C.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C17D.CLK RAEBR00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   80.090MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RAEBR00/sclk" 2.080000   |             |             |
MHz ;                                   |    2.080 MHz|   80.090 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RAEBR00/OS01/SLICE_16.Q1   Loads: 13
   No transfer within this clock domain is found

Clock Domain: RAEBR00/sclk   Source: RAEBR00/OS00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 723 paths, 1 nets, and 254 connections (73.62% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sat Jan 14 01:13:41 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o romEBR00_romEBR0.twr -gui romEBR00_romEBR0.ncd romEBR00_romEBR0.prf 
Design file:     romebr00_romebr0.ncd
Preference file: romebr00_romebr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz (0 errors)</A></LI>            723 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz ;
            723 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i2  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i2  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_14 to RAEBR00/OS01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_14 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15B.CLK to     R22C15B.Q1 RAEBR00/OS01/SLICE_14 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15B.Q1 to     R22C15B.A1 RAEBR00/OS01/n20
CTOF_DEL    ---     0.101     R22C15B.A1 to     R22C15B.F1 RAEBR00/OS01/SLICE_14
ROUTE         1     0.000     R22C15B.F1 to    R22C15B.DI1 RAEBR00/OS01/n113 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i7  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i7  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_11 to RAEBR00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_11 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16A.CLK to     R22C16A.Q0 RAEBR00/OS01/SLICE_11 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C16A.Q0 to     R22C16A.A0 RAEBR00/OS01/n15
CTOF_DEL    ---     0.101     R22C16A.A0 to     R22C16A.F0 RAEBR00/OS01/SLICE_11
ROUTE         1     0.000     R22C16A.F0 to    R22C16A.DI0 RAEBR00/OS01/n108 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i9  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i9  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_10 to RAEBR00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_10 to RAEBR00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16B.CLK to     R22C16B.Q0 RAEBR00/OS01/SLICE_10 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C16B.Q0 to     R22C16B.A0 RAEBR00/OS01/n13
CTOF_DEL    ---     0.101     R22C16B.A0 to     R22C16B.F0 RAEBR00/OS01/SLICE_10
ROUTE         1     0.000     R22C16B.F0 to    R22C16B.DI0 RAEBR00/OS01/n106 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i6  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i6  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_12 to RAEBR00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_12 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15D.CLK to     R22C15D.Q1 RAEBR00/OS01/SLICE_12 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15D.Q1 to     R22C15D.A1 RAEBR00/OS01/n16
CTOF_DEL    ---     0.101     R22C15D.A1 to     R22C15D.F1 RAEBR00/OS01/SLICE_12
ROUTE         1     0.000     R22C15D.F1 to    R22C15D.DI1 RAEBR00/OS01/n109 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15D.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15D.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i3  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i3  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_13 to RAEBR00/OS01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_13 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15C.CLK to     R22C15C.Q0 RAEBR00/OS01/SLICE_13 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15C.Q0 to     R22C15C.A0 RAEBR00/OS01/n19
CTOF_DEL    ---     0.101     R22C15C.A0 to     R22C15C.F0 RAEBR00/OS01/SLICE_13
ROUTE         1     0.000     R22C15C.F0 to    R22C15C.DI0 RAEBR00/OS01/n112 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15C.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15C.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i5  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i5  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_12 to RAEBR00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_12 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15D.CLK to     R22C15D.Q0 RAEBR00/OS01/SLICE_12 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15D.Q0 to     R22C15D.A0 RAEBR00/OS01/n17
CTOF_DEL    ---     0.101     R22C15D.A0 to     R22C15D.F0 RAEBR00/OS01/SLICE_12
ROUTE         1     0.000     R22C15D.F0 to    R22C15D.DI0 RAEBR00/OS01/n110 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15D.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15D.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i8  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i8  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_11 to RAEBR00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_11 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16A.CLK to     R22C16A.Q1 RAEBR00/OS01/SLICE_11 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C16A.Q1 to     R22C16A.A1 RAEBR00/OS01/n14
CTOF_DEL    ---     0.101     R22C16A.A1 to     R22C16A.F1 RAEBR00/OS01/SLICE_11
ROUTE         1     0.000     R22C16A.F1 to    R22C16A.DI1 RAEBR00/OS01/n107 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C16A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i0  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i0  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_15 to RAEBR00/OS01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_15 to RAEBR00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15A.CLK to     R22C15A.Q1 RAEBR00/OS01/SLICE_15 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15A.Q1 to     R22C15A.A1 RAEBR00/OS01/n22
CTOF_DEL    ---     0.101     R22C15A.A1 to     R22C15A.F1 RAEBR00/OS01/SLICE_15
ROUTE         1     0.000     R22C15A.F1 to    R22C15A.DI1 RAEBR00/OS01/n115 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15A.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i1  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i1  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_14 to RAEBR00/OS01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_14 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15B.CLK to     R22C15B.Q0 RAEBR00/OS01/SLICE_14 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15B.Q0 to     R22C15B.A0 RAEBR00/OS01/n21_adj_277
CTOF_DEL    ---     0.101     R22C15B.A0 to     R22C15B.F0 RAEBR00/OS01/SLICE_14
ROUTE         1     0.000     R22C15B.F0 to    R22C15B.DI0 RAEBR00/OS01/n114 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15B.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/OS01/sdiv_124__i4  (from RAEBR00/sclk +)
   Destination:    FF         Data in        RAEBR00/OS01/sdiv_124__i4  (to RAEBR00/sclk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay RAEBR00/OS01/SLICE_13 to RAEBR00/OS01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path RAEBR00/OS01/SLICE_13 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C15C.CLK to     R22C15C.Q1 RAEBR00/OS01/SLICE_13 (from RAEBR00/sclk)
ROUTE         1     0.130     R22C15C.Q1 to     R22C15C.A1 RAEBR00/OS01/n18
CTOF_DEL    ---     0.101     R22C15C.A1 to     R22C15C.F1 RAEBR00/OS01/SLICE_13
ROUTE         1     0.000     R22C15C.F1 to    R22C15C.DI1 RAEBR00/OS01/n111 (to RAEBR00/sclk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15C.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/OS00/OSCInst0 to RAEBR00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C15C.CLK RAEBR00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RAEBR00/sclk" 2.080000   |             |             |
MHz ;                                   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RAEBR00/OS01/SLICE_16.Q1   Loads: 13
   No transfer within this clock domain is found

Clock Domain: RAEBR00/sclk   Source: RAEBR00/OS00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RAEBR00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 723 paths, 1 nets, and 254 connections (73.62% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
