Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 28 21:15:45 2023
| Host         : LAPTOP-3TB8KCCP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                 1243        0.087        0.000                      0                 1243        3.750        0.000                       0                   405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.416        0.000                      0                 1243        0.087        0.000                      0                 1243        3.750        0.000                       0                   405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 2.913ns (31.567%)  route 6.315ns (68.433%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.882    14.537    mips/dp/pcreg/E[0]
    SLICE_X11Y100        FDCE                                         r  mips/dp/pcreg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.512    14.934    mips/dp/pcreg/CLK
    SLICE_X11Y100        FDCE                                         r  mips/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.953    mips/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 2.913ns (31.567%)  route 6.315ns (68.433%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.882    14.537    mips/dp/pcreg/E[0]
    SLICE_X11Y100        FDCE                                         r  mips/dp/pcreg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.512    14.934    mips/dp/pcreg/CLK
    SLICE_X11Y100        FDCE                                         r  mips/dp/pcreg/q_reg[11]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.953    mips/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.913ns (31.401%)  route 6.364ns (68.599%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.930    14.586    mips/dp/pcreg/E[0]
    SLICE_X7Y102         FDCE                                         r  mips/dp/pcreg/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.588    15.010    mips/dp/pcreg/CLK
    SLICE_X7Y102         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y102         FDCE (Setup_fdce_C_CE)      -0.205    15.046    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.913ns (31.823%)  route 6.241ns (68.177%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.807    14.463    mips/dp/pcreg/E[0]
    SLICE_X8Y99          FDCE                                         r  mips/dp/pcreg/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.525    14.948    mips/dp/pcreg/CLK
    SLICE_X8Y99          FDCE                                         r  mips/dp/pcreg/q_reg[6]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y99          FDCE (Setup_fdce_C_CE)      -0.169    14.923    mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -14.463    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 2.913ns (31.419%)  route 6.358ns (68.581%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.925    14.581    mips/dp/pcreg/E[0]
    SLICE_X7Y100         FDCE                                         r  mips/dp/pcreg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.588    15.010    mips/dp/pcreg/CLK
    SLICE_X7Y100         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    15.046    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 2.913ns (31.419%)  route 6.358ns (68.581%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.925    14.581    mips/dp/pcreg/E[0]
    SLICE_X7Y100         FDCE                                         r  mips/dp/pcreg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.588    15.010    mips/dp/pcreg/CLK
    SLICE_X7Y100         FDCE                                         r  mips/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y100         FDCE (Setup_fdce_C_CE)      -0.205    15.046    mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.913ns (31.401%)  route 6.364ns (68.599%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.930    14.586    mips/dp/pcreg/E[0]
    SLICE_X6Y100         FDCE                                         r  mips/dp/pcreg/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.588    15.010    mips/dp/pcreg/CLK
    SLICE_X6Y100         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y100         FDCE (Setup_fdce_C_CE)      -0.169    15.082    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 2.913ns (31.967%)  route 6.200ns (68.033%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.766    14.422    mips/dp/pcreg/E[0]
    SLICE_X13Y104        FDCE                                         r  mips/dp/pcreg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.508    14.930    mips/dp/pcreg/CLK
    SLICE_X13Y104        FDCE                                         r  mips/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X13Y104        FDCE (Setup_fdce_C_CE)      -0.205    14.949    mips/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.913ns (31.526%)  route 6.327ns (68.474%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.894    14.549    mips/dp/pcreg/E[0]
    SLICE_X6Y103         FDCE                                         r  mips/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.587    15.009    mips/dp/pcreg/CLK
    SLICE_X6Y103         FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.081    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 mips/c/md/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 2.913ns (32.032%)  route 6.181ns (67.968%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.707     5.309    mips/c/md/CLK
    SLICE_X4Y107         FDCE                                         r  mips/c/md/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.419     5.728 f  mips/c/md/FSM_onehot_state_reg[6]/Q
                         net (fo=21, routed)          0.846     6.575    mips/c/md/Q[6]
    SLICE_X5Y108         LUT5 (Prop_lut5_I3_O)        0.297     6.872 r  mips/c/md/i__carry_i_9/O
                         net (fo=131, routed)         1.446     8.318    mips/dp/pcreg/q_reg[1]_1
    SLICE_X13Y101        LUT3 (Prop_lut3_I1_O)        0.150     8.468 r  mips/dp/pcreg/i__carry__3_i_3/O
                         net (fo=9, routed)           0.731     9.199    mips/dp/instrreg/aluout0_inferred__1/i__carry__3[0]
    SLICE_X9Y104         LUT6 (Prop_lut6_I5_O)        0.326     9.525 r  mips/dp/instrreg/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.525    mips/dp/alu/q_reg[19]_2[1]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.075 r  mips/dp/alu/aluout0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.075    mips/dp/alu/aluout0_inferred__1/i__carry__3_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 f  mips/dp/alu/aluout0_inferred__1/i__carry__4/O[2]
                         net (fo=2, routed)           1.132    11.446    mips/dp/alu/q_reg[23][2]
    SLICE_X12Y106        LUT5 (Prop_lut5_I2_O)        0.302    11.748 f  mips/dp/alu/q[31]_i_12/O
                         net (fo=1, routed)           0.711    12.459    mips/dp/alu/q[31]_i_12_n_0
    SLICE_X14Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.583 f  mips/dp/alu/q[31]_i_5/O
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/q[31]_i_5_n_0
    SLICE_X14Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    12.792 f  mips/dp/alu/q_reg[31]_i_3/O
                         net (fo=1, routed)           0.566    13.359    mips/c/md/q_reg[0]
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.297    13.656 r  mips/c/md/q[31]_i_1__1/O
                         net (fo=32, routed)          0.748    14.403    mips/dp/pcreg/E[0]
    SLICE_X11Y108        FDCE                                         r  mips/dp/pcreg/q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.510    14.932    mips/dp/pcreg/CLK
    SLICE_X11Y108        FDCE                                         r  mips/dp/pcreg/q_reg[24]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y108        FDCE (Setup_fdce_C_CE)      -0.205    14.951    mips/dp/pcreg/q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_26_26/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.690%)  route 0.132ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    mips/dp/breg/CLK
    SLICE_X7Y110         FDCE                                         r  mips/dp/breg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/breg/q_reg[26]/Q
                         net (fo=6, routed)           0.132     1.787    dmd/mem/RAM_reg_0_63_26_26/D
    SLICE_X2Y110         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.869     2.034    dmd/mem/RAM_reg_0_63_26_26/WCLK
    SLICE_X2Y110         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_26_26/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.700    dmd/mem/RAM_reg_0_63_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_28_28/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.596     1.515    mips/dp/breg/CLK
    SLICE_X7Y109         FDCE                                         r  mips/dp/breg/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mips/dp/breg/q_reg[28]/Q
                         net (fo=6, routed)           0.130     1.787    dmd/mem/RAM_reg_0_63_28_28/D
    SLICE_X2Y109         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.870     2.035    dmd/mem/RAM_reg_0_63_28_28/WCLK
    SLICE_X2Y109         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_28_28/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y109         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.699    dmd/mem/RAM_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.428%)  route 0.123ns (46.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.599     1.518    mips/dp/breg/CLK
    SLICE_X1Y101         FDCE                                         r  mips/dp/breg/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mips/dp/breg/q_reg[10]/Q
                         net (fo=6, routed)           0.123     1.782    dmd/mem/RAM_reg_0_63_10_10/D
    SLICE_X2Y100         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.872     2.037    dmd/mem/RAM_reg_0_63_10_10/WCLK
    SLICE_X2Y100         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y100         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.681    dmd/mem/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_19_19/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.517    mips/dp/breg/CLK
    SLICE_X3Y106         FDCE                                         r  mips/dp/breg/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mips/dp/breg/q_reg[19]/Q
                         net (fo=4, routed)           0.122     1.781    dmd/mem/RAM_reg_0_63_19_19/D
    SLICE_X2Y105         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.871     2.036    dmd/mem/RAM_reg_0_63_19_19/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_19_19/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.679    dmd/mem/RAM_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_22_22/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.597     1.516    mips/dp/breg/CLK
    SLICE_X3Y107         FDCE                                         r  mips/dp/breg/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/breg/q_reg[22]/Q
                         net (fo=5, routed)           0.124     1.781    dmd/mem/RAM_reg_0_63_22_22/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.870     2.035    dmd/mem/RAM_reg_0_63_22_22/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_22_22/SP/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.678    dmd/mem/RAM_reg_0_63_22_22/SP
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_21_21/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.372%)  route 0.133ns (48.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.597     1.516    mips/dp/breg/CLK
    SLICE_X3Y107         FDCE                                         r  mips/dp/breg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/breg/q_reg[21]/Q
                         net (fo=4, routed)           0.133     1.791    dmd/mem/RAM_reg_0_63_21_21/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.870     2.035    dmd/mem/RAM_reg_0_63_21_21/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.679    dmd/mem/RAM_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.596%)  route 0.138ns (49.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.598     1.517    mips/dp/breg/CLK
    SLICE_X3Y104         FDCE                                         r  mips/dp/breg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mips/dp/breg/q_reg[17]/Q
                         net (fo=4, routed)           0.138     1.796    dmd/mem/RAM_reg_0_63_17_17/D
    SLICE_X2Y105         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.871     2.036    dmd/mem/RAM_reg_0_63_17_17/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_17_17/SP/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.677    dmd/mem/RAM_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mips/dp/alureg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/datareg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.985%)  route 0.304ns (62.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.604     1.523    mips/dp/alureg/CLK
    SLICE_X4Y99          FDCE                                         r  mips/dp/alureg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  mips/dp/alureg/q_reg[7]/Q
                         net (fo=37, routed)          0.304     1.968    mips/dp/pcreg/pReadData_reg[2]_0[0]
    SLICE_X4Y105         LUT5 (Prop_lut5_I4_O)        0.045     2.013 r  mips/dp/pcreg/q[15]_i_1__3/O
                         net (fo=2, routed)           0.000     2.013    mips/dp/datareg/D[15]
    SLICE_X4Y105         FDCE                                         r  mips/dp/datareg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.867     2.033    mips/dp/datareg/CLK
    SLICE_X4Y105         FDCE                                         r  mips/dp/datareg/q_reg[15]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X4Y105         FDCE (Hold_fdce_C_D)         0.092     1.879    mips/dp/datareg/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mips/dp/breg/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mem/RAM_reg_0_63_23_23/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.104%)  route 0.158ns (52.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.597     1.516    mips/dp/breg/CLK
    SLICE_X3Y107         FDCE                                         r  mips/dp/breg/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/breg/q_reg[23]/Q
                         net (fo=4, routed)           0.158     1.816    dmd/mem/RAM_reg_0_63_23_23/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.870     2.035    dmd/mem/RAM_reg_0_63_23_23/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/mem/RAM_reg_0_63_23_23/SP/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.676    dmd/mem/RAM_reg_0_63_23_23/SP
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.331%)  route 0.118ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.604     6.523    dmd/io/clk
    SLICE_X4Y97          FDRE                                         r  dmd/io/led1_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.146     6.669 r  dmd/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.118     6.787    dmd/io/led1[8]
    SLICE_X3Y96          FDRE                                         r  dmd/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.877     7.042    dmd/io/clk
    SLICE_X3Y96          FDRE                                         r  dmd/io/led_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.562    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.085     6.647    dmd/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.647    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y97     dmd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y91     dmd/sg/clkdiv_reg[9]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X7Y110    mips/c/md/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y108    mips/c/md/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y107    mips/c/md/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y108    mips/c/md/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y107    mips/c/md/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y103    mips/c/md/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y107    mips/c/md/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_20_20/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_21_21/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y107    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y101    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    dmd/mem/RAM_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    dmd/mem/RAM_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    dmd/mem/RAM_reg_0_63_17_17/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    dmd/mem/RAM_reg_0_63_18_18/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    dmd/mem/RAM_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y105    dmd/mem/RAM_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_20_20/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_20_20/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_21_21/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    dmd/mem/RAM_reg_0_63_21_21/SP/CLK



