cp programs/data.hex verilog/
cp programs/program.hex verilog/
yosys -q ../../../yscripts/sail.ys
Warning: wire '\data_out' is assigned in a block at verilog/clk_gate.v:66.7-66.26.
Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
Warning: Wire alu.ALUOut has an unprocessed 'init' attribute.
Warning: Wire alu.Branch_Enable has an unprocessed 'init' attribute.
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
nextpnr-ice40 --up5k --package uwg30 --json sail.json --pcf pcf/sail.pcf --asc sail.asc
Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2275 LCs used as LUT4 only
Info:      239 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      549 LCs used as DFF only
Info: Packing carries..
Info:       36 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 619)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: promoting processor.alu_ALatchHigh.gated_clk_sig (fanout 16)
Info: promoting processor.alu_ALatchLow.gated_clk_sig (fanout 16)
Info: promoting processor.alu_BLatchHigh.gated_clk_sig (fanout 16)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x0b511971

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x732326c4

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3103/ 5280    58%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2942 cells, random placement wirelen = 73409.
Info:     at initial placer iter 0, wirelen = 901
Info:     at initial placer iter 1, wirelen = 850
Info:     at initial placer iter 2, wirelen = 852
Info:     at initial placer iter 3, wirelen = 851
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 852, spread = 26158, legal = 27253; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 1573, spread = 18201, legal = 19437; time = 0.08s
Info:     at iteration #3, type ALL: wirelen solved = 3433, spread = 17458, legal = 18281; time = 0.10s
Info:     at iteration #4, type ALL: wirelen solved = 5057, spread = 16929, legal = 18086; time = 0.10s
Info:     at iteration #5, type ALL: wirelen solved = 6531, spread = 16228, legal = 17169; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 7307, spread = 15611, legal = 16284; time = 0.22s
Info:     at iteration #7, type ALL: wirelen solved = 8269, spread = 14960, legal = 15983; time = 0.11s
Info:     at iteration #8, type ALL: wirelen solved = 8450, spread = 15676, legal = 16292; time = 0.10s
Info:     at iteration #9, type ALL: wirelen solved = 9160, spread = 15706, legal = 15965; time = 0.07s
Info:     at iteration #10, type ALL: wirelen solved = 9463, spread = 15640, legal = 16436; time = 0.10s
Info:     at iteration #11, type ALL: wirelen solved = 9759, spread = 15291, legal = 15554; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 9930, spread = 15541, legal = 16514; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 10121, spread = 14550, legal = 14886; time = 0.07s
Info:     at iteration #14, type ALL: wirelen solved = 10054, spread = 14740, legal = 14849; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 10128, spread = 14435, legal = 15090; time = 0.08s
Info:     at iteration #16, type ALL: wirelen solved = 10263, spread = 14256, legal = 14368; time = 0.09s
Info:     at iteration #17, type ALL: wirelen solved = 10246, spread = 14386, legal = 14641; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 10555, spread = 14522, legal = 14544; time = 0.07s
Info:     at iteration #19, type ALL: wirelen solved = 10615, spread = 14445, legal = 14872; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 10642, spread = 14381, legal = 14968; time = 0.09s
Info:     at iteration #21, type ALL: wirelen solved = 10799, spread = 14576, legal = 14845; time = 0.07s
Info: HeAP Placer Time: 2.57s
Info:   of which solving equations: 1.30s
Info:   of which spreading cells: 0.28s
Info:   of which strict legalisation: 0.33s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 498, wirelen = 14368
Info:   at iteration #5: temp = 0.000000, timing cost = 424, wirelen = 13009
Info:   at iteration #10: temp = 0.000000, timing cost = 407, wirelen = 12482
Info:   at iteration #15: temp = 0.000000, timing cost = 396, wirelen = 12172
Info:   at iteration #20: temp = 0.000000, timing cost = 392, wirelen = 12040
Info:   at iteration #25: temp = 0.000000, timing cost = 391, wirelen = 11976
Info:   at iteration #26: temp = 0.000000, timing cost = 390, wirelen = 11970 
Info: SA placement time 4.31s

Info: Max frequency for clock                                          'clk': 30.18 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'processor.branch_predictor_FSM.gated_clk_sig': 153.80 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                            'clk_proc_$glb_clk': 24.39 MHz (PASS at 12.00 MHz)
Info: Clock 'processor.alu_ALatchHigh.clk' has no interior paths
Info: Clock 'processor.alu_BLatchHigh.clk' has no interior paths
Info: Clock 'processor.alu_BLatchLow.gated_clk_sig' has no interior paths
Info: Clock 'processor.alu_ALatchHigh.gated_clk_sig_$glb_clk' has no interior paths
Info: Clock 'processor.alu_ALatchLow.gated_clk_sig_$glb_clk' has no interior paths
Info: Clock 'processor.alu_BLatchHigh.gated_clk_sig_$glb_clk' has no interior paths

Info: Max delay posedge clk                                             -> <async>                                                : 5.61 ns
Info: Max delay posedge clk                                             -> posedge clk_proc_$glb_clk                              : 30.14 ns
Info: Max delay posedge clk                                             -> negedge processor.alu_ALatchHigh.clk                   : 20.53 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk: 15.74 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk : 18.17 ns
Info: Max delay posedge clk                                             -> negedge processor.alu_BLatchHigh.clk                   : 23.39 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk: 18.73 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_BLatchLow.gated_clk_sig          : 16.73 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge clk                                            : 47.78 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.alu_ALatchHigh.clk                   : 29.82 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk: 24.86 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk : 28.08 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.alu_BLatchHigh.clk                   : 33.60 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk: 29.04 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_BLatchLow.gated_clk_sig          : 26.67 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.branch_predictor_FSM.gated_clk_sig   : 10.76 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.branch_predictor_FSM.gated_clk_sig   : 4.39 ns
Info: Max delay posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk -> posedge clk                                            : 52.39 ns
Info: Max delay posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk -> posedge clk_proc_$glb_clk                              : 42.62 ns
Info: Max delay posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk  -> posedge clk                                            : 51.03 ns
Info: Max delay posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk  -> posedge clk_proc_$glb_clk                              : 47.02 ns
Info: Max delay posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk -> posedge clk                                            : 50.06 ns
Info: Max delay posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk -> posedge clk_proc_$glb_clk                              : 45.64 ns
Info: Max delay posedge processor.alu_BLatchLow.gated_clk_sig           -> posedge clk                                            : 55.79 ns
Info: Max delay posedge processor.alu_BLatchLow.gated_clk_sig           -> posedge clk_proc_$glb_clk                              : 51.78 ns
Info: Max delay posedge processor.branch_predictor_FSM.gated_clk_sig    -> posedge clk_proc_$glb_clk                              : 20.86 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  8071,  15803) |+
Info: [ 15803,  23535) |+
Info: [ 23535,  31267) | 
Info: [ 31267,  38999) |+
Info: [ 38999,  46731) |****+
Info: [ 46731,  54463) |*****************************+
Info: [ 54463,  62195) |*******************+
Info: [ 62195,  69927) |************************************************************ 
Info: [ 69927,  77659) |**********************************+
Info: [ 77659,  85391) |***************************************+
Info: [ 85391,  93123) | 
Info: [ 93123, 100855) | 
Info: [100855, 108587) | 
Info: [108587, 116319) |*+
Info: [116319, 124051) |**+
Info: [124051, 131783) |+
Info: [131783, 139515) |*******+
Info: [139515, 147247) |************+
Info: [147247, 154979) |**************+
Info: [154979, 162711) |*******************+
Info: Checksum: 0x4875c15f

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9802 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       53        946 |   53   946 |      8865|       0.14       0.14|
Info:       2000 |      191       1808 |  138   862 |      8044|       0.38       0.52|
Info:       3000 |      385       2614 |  194   806 |      7315|       0.26       0.78|
Info:       4000 |      643       3356 |  258   742 |      6753|       0.49       1.27|
Info:       5000 |      862       4137 |  219   781 |      6140|       0.43       1.70|
Info:       6000 |     1040       4959 |  178   822 |      5517|       0.42       2.12|
Info:       7000 |     1260       5739 |  220   780 |      4954|       0.40       2.52|
Info:       8000 |     1521       6478 |  261   739 |      4417|       0.44       2.96|
Info:       9000 |     1799       7200 |  278   722 |      3977|       0.50       3.46|
Info:      10000 |     2061       7938 |  262   738 |      3524|       0.43       3.89|
Info:      11000 |     2237       8762 |  176   824 |      2871|       0.39       4.28|
Info:      12000 |     2457       9542 |  220   780 |      2398|       0.50       4.78|
Info:      13000 |     2741      10258 |  284   716 |      2049|       0.64       5.43|
Info:      14000 |     3093      10906 |  352   648 |      1735|       0.55       5.97|
Info:      15000 |     3524      11475 |  431   569 |      1558|       0.62       6.59|
Info:      16000 |     3849      12150 |  325   675 |      1354|       0.54       7.13|
Info:      17000 |     4253      12746 |  404   596 |      1211|       0.77       7.90|
Info:      18000 |     4636      13363 |  383   617 |      1108|       0.73       8.63|
Info:      19000 |     5009      13990 |  373   627 |      1027|       0.68       9.31|
Info:      20000 |     5477      14522 |  468   532 |       881|       0.79      10.09|
Info:      21000 |     5835      15164 |  358   642 |       647|       0.62      10.71|
Info:      22000 |     6233      15766 |  398   602 |       620|       0.65      11.36|
Info:      23000 |     6566      16433 |  333   667 |       457|       0.65      12.01|
Info:      24000 |     6851      17148 |  285   715 |        40|       0.79      12.81|
Info:      24408 |     6985      17423 |  134   275 |         0|       0.25      13.06|
Info: Routing complete.
Info: Router1 time 13.06s
Info: Checksum: 0x41a27f56

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.state_SB_DFFE_Q_19_DFFLC.O
Info:  1.8  3.2    Net data_mem_inst.state[12] budget 16.667000 ns (1,22) -> (1,23)
Info:                Sink data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 16.667000 ns (1,23) -> (1,23)
Info:                Sink data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.1 10.5    Net data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 16.667000 ns (1,23) -> (2,28)
Info:                Sink data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC.I1
Info:  1.2 11.7  Source data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.8 13.4    Net data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0] budget 16.666000 ns (2,28) -> (3,28)
Info:                Sink data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_LC.I1
Info:  1.2 14.7  Source data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  8.2 22.8    Net data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O budget 16.666000 ns (3,28) -> (19,0)
Info:                Sink $gbuf_data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 24.4  Source $gbuf_data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 25.1    Net data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce budget 26.417000 ns (19,0) -> (1,27)
Info:                Sink data_mem_inst.state_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 25.2  Setup data_mem_inst.state_SB_DFFE_Q_DFFLC.CEN
Info: 8.0 ns logic, 17.2 ns routing

Info: Critical path report for clock 'processor.branch_predictor_FSM.gated_clk_sig' (negedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q_DFFLC.O
Info:  3.6  5.0    Net processor.branch_predictor_FSM.branch_mem_sig_reg budget 40.175999 ns (16,26) -> (16,27)
Info:                Sink processor.branch_predictor_FSM.actual_branch_decision_SB_LUT4_I3_LC.CEN
Info:  0.1  5.1  Setup processor.branch_predictor_FSM.actual_branch_decision_SB_LUT4_I3_LC.CEN
Info: 1.5 ns logic, 3.6 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[140] budget 2.218000 ns (3,20) -> (4,20)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3 budget 1.462000 ns (4,20) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0 budget 2.384000 ns (4,21) -> (4,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:  1.3 10.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  3.6 13.7    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I2 budget 1.711000 ns (4,22) -> (8,27)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:  1.2 14.9  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  4.2 19.1    Net processor.mfwd1 budget 8.392000 ns (8,27) -> (3,16)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_27_LC.I3
Info:  0.9 20.0  Source processor.mem_fwd1_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8 21.8    Net processor.mem_fwd1_mux_out[4] budget 7.824000 ns (3,16) -> (3,16)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 23.0  Source processor.wb_fwd1_mux.out_SB_LUT4_O_27_LC.O
Info:  4.0 27.0    Net processor.wb_fwd1_mux_out[4] budget 9.104000 ns (3,16) -> (12,17)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2 28.2  Source processor.addr_adder_mux.out_SB_LUT4_O_27_LC.O
Info:  3.0 31.2    Net processor.addr_adder_mux_out[4] budget 8.221000 ns (12,17) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_5_LC.I2
Info:  0.6 31.8  Source processor.addr_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 31.8    Net processor.addr_adder.out_SB_LUT4_O_I3[5] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 32.1  Source processor.addr_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 32.1    Net processor.addr_adder.out_SB_LUT4_O_I3[6] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 32.4  Source processor.addr_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.0 32.4    Net processor.addr_adder.out_SB_LUT4_O_I3[7] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 32.7  Source processor.addr_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.6 33.2    Net processor.addr_adder.out_SB_LUT4_O_I3[8] budget 0.560000 ns (12,19) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 33.5  Source processor.addr_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 33.5    Net processor.addr_adder.out_SB_LUT4_O_I3[9] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 33.8  Source processor.addr_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 33.8    Net processor.addr_adder.out_SB_LUT4_O_I3[10] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 34.0  Source processor.addr_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 34.0    Net processor.addr_adder.out_SB_LUT4_O_I3[11] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 34.3  Source processor.addr_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 34.3    Net processor.addr_adder.out_SB_LUT4_O_I3[12] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 34.6  Source processor.addr_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 34.6    Net processor.addr_adder.out_SB_LUT4_O_I3[13] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 34.9  Source processor.addr_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 34.9    Net processor.addr_adder.out_SB_LUT4_O_I3[14] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 35.2  Source processor.addr_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.0 35.2    Net processor.addr_adder.out_SB_LUT4_O_I3[15] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 35.4  Source processor.addr_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.6 36.0    Net processor.addr_adder.out_SB_LUT4_O_I3[16] budget 0.560000 ns (12,20) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 36.3  Source processor.addr_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 36.3    Net processor.addr_adder.out_SB_LUT4_O_I3[17] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 36.6  Source processor.addr_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 36.6    Net processor.addr_adder.out_SB_LUT4_O_I3[18] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 36.8  Source processor.addr_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 36.8    Net processor.addr_adder.out_SB_LUT4_O_I3[19] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 37.1  Source processor.addr_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 37.1    Net processor.addr_adder.out_SB_LUT4_O_I3[20] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 37.4  Source processor.addr_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 37.4    Net processor.addr_adder.out_SB_LUT4_O_I3[21] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 37.7  Source processor.addr_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 37.7    Net processor.addr_adder.out_SB_LUT4_O_I3[22] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 37.9  Source processor.addr_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.0 37.9    Net processor.addr_adder.out_SB_LUT4_O_I3[23] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 38.2  Source processor.addr_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.6 38.8    Net processor.addr_adder.out_SB_LUT4_O_I3[24] budget 0.560000 ns (12,21) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 39.1  Source processor.addr_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 39.1    Net processor.addr_adder.out_SB_LUT4_O_I3[25] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 39.3  Source processor.addr_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 39.3    Net processor.addr_adder.out_SB_LUT4_O_I3[26] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 39.6  Source processor.addr_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 39.6    Net processor.addr_adder.out_SB_LUT4_O_I3[27] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 39.9  Source processor.addr_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 39.9    Net processor.addr_adder.out_SB_LUT4_O_I3[28] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 40.2  Source processor.addr_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 40.2    Net processor.addr_adder.out_SB_LUT4_O_I3[29] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 40.4  Source processor.addr_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 40.4    Net processor.addr_adder.out_SB_LUT4_O_I3[30] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 40.7  Source processor.addr_adder.out_SB_LUT4_O_8_LC.COUT
Info:  0.7 41.4    Net processor.addr_adder.out_SB_LUT4_O_I3[31] budget 0.660000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.8 42.2  Setup processor.addr_adder.out_SB_LUT4_O_7_LC.I3
Info: 18.0 ns logic, 24.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  4.1  5.5    Net led[2]$SB_IO_OUT budget 81.943001 ns (11,6) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_LC.O
Info:  3.6  5.0    Net data_out[4] budget 14.771000 ns (5,9) -> (3,16)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[4] budget 14.133000 ns (3,16) -> (3,16)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2  9.2  Source processor.mem_fwd1_mux.out_SB_LUT4_O_27_LC.O
Info:  1.8 10.9    Net processor.mem_fwd1_mux_out[4] budget 7.824000 ns (3,16) -> (3,16)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_27_LC.I1
Info:  1.2 12.2  Source processor.wb_fwd1_mux.out_SB_LUT4_O_27_LC.O
Info:  4.0 16.2    Net processor.wb_fwd1_mux_out[4] budget 9.104000 ns (3,16) -> (12,17)
Info:                Sink processor.addr_adder_mux.out_SB_LUT4_O_27_LC.I2
Info:  1.2 17.4  Source processor.addr_adder_mux.out_SB_LUT4_O_27_LC.O
Info:  3.0 20.4    Net processor.addr_adder_mux_out[4] budget 8.221000 ns (12,17) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_5_LC.I2
Info:  0.6 21.0  Source processor.addr_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 21.0    Net processor.addr_adder.out_SB_LUT4_O_I3[5] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 21.3  Source processor.addr_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 21.3    Net processor.addr_adder.out_SB_LUT4_O_I3[6] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 21.6  Source processor.addr_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.0 21.6    Net processor.addr_adder.out_SB_LUT4_O_I3[7] budget 0.000000 ns (12,19) -> (12,19)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 21.8  Source processor.addr_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.6 22.4    Net processor.addr_adder.out_SB_LUT4_O_I3[8] budget 0.560000 ns (12,19) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 22.7  Source processor.addr_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 22.7    Net processor.addr_adder.out_SB_LUT4_O_I3[9] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 22.9  Source processor.addr_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 22.9    Net processor.addr_adder.out_SB_LUT4_O_I3[10] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 23.2  Source processor.addr_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 23.2    Net processor.addr_adder.out_SB_LUT4_O_I3[11] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 23.5  Source processor.addr_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 23.5    Net processor.addr_adder.out_SB_LUT4_O_I3[12] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 23.8  Source processor.addr_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 23.8    Net processor.addr_adder.out_SB_LUT4_O_I3[13] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 24.1  Source processor.addr_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 24.1    Net processor.addr_adder.out_SB_LUT4_O_I3[14] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 24.3  Source processor.addr_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.0 24.3    Net processor.addr_adder.out_SB_LUT4_O_I3[15] budget 0.000000 ns (12,20) -> (12,20)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 24.6  Source processor.addr_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.6 25.2    Net processor.addr_adder.out_SB_LUT4_O_I3[16] budget 0.560000 ns (12,20) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 25.4  Source processor.addr_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 25.4    Net processor.addr_adder.out_SB_LUT4_O_I3[17] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 25.7  Source processor.addr_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 25.7    Net processor.addr_adder.out_SB_LUT4_O_I3[18] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 26.0  Source processor.addr_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 26.0    Net processor.addr_adder.out_SB_LUT4_O_I3[19] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 26.3  Source processor.addr_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 26.3    Net processor.addr_adder.out_SB_LUT4_O_I3[20] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 26.6  Source processor.addr_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 26.6    Net processor.addr_adder.out_SB_LUT4_O_I3[21] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 26.8  Source processor.addr_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 26.8    Net processor.addr_adder.out_SB_LUT4_O_I3[22] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 27.1  Source processor.addr_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.0 27.1    Net processor.addr_adder.out_SB_LUT4_O_I3[23] budget 0.000000 ns (12,21) -> (12,21)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 27.4  Source processor.addr_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.6 27.9    Net processor.addr_adder.out_SB_LUT4_O_I3[24] budget 0.560000 ns (12,21) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 28.2  Source processor.addr_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 28.2    Net processor.addr_adder.out_SB_LUT4_O_I3[25] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 28.5  Source processor.addr_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 28.5    Net processor.addr_adder.out_SB_LUT4_O_I3[26] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 28.8  Source processor.addr_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 28.8    Net processor.addr_adder.out_SB_LUT4_O_I3[27] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 29.1  Source processor.addr_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 29.1    Net processor.addr_adder.out_SB_LUT4_O_I3[28] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.3  Source processor.addr_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 29.3    Net processor.addr_adder.out_SB_LUT4_O_I3[29] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 29.6  Source processor.addr_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 29.6    Net processor.addr_adder.out_SB_LUT4_O_I3[30] budget 0.000000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.9  Source processor.addr_adder.out_SB_LUT4_O_8_LC.COUT
Info:  0.7 30.6    Net processor.addr_adder.out_SB_LUT4_O_I3[31] budget 0.660000 ns (12,22) -> (12,22)
Info:                Sink processor.addr_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.8 31.4  Setup processor.addr_adder.out_SB_LUT4_O_7_LC.I3
Info: 14.9 ns logic, 16.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'negedge processor.alu_ALatchHigh.clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_14_LC.O
Info:  1.8  3.2    Net data_out[18] budget 4.372000 ns (8,17) -> (9,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.O
Info:  3.7  8.1    Net processor.dataMemOut_fwd_mux_out[18] budget 1.635000 ns (9,18) -> (9,26)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  9.3  Source processor.mem_fwd1_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 11.0    Net processor.mem_fwd1_mux_out[18] budget 2.383000 ns (9,26) -> (9,26)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 12.3  Source processor.wb_fwd1_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 14.0    Net processor.wb_fwd1_mux_out[18] budget 2.645000 ns (9,26) -> (9,25)
Info:                Sink processor.alu_isZeroA.isZero_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 15.2  Source processor.alu_isZeroA.isZero_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 17.0    Net processor.alu_isZeroA.isZero_SB_LUT4_O_I2 budget 1.711000 ns (9,25) -> (9,25)
Info:                Sink processor.alu_isZeroA.isZero_SB_LUT4_O_LC.I2
Info:  1.2 18.2  Source processor.alu_isZeroA.isZero_SB_LUT4_O_LC.O
Info:  1.8 20.0    Net processor.isZeroA budget 2.639000 ns (9,25) -> (9,25)
Info:                Sink processor.isZeroA_SB_LUT4_I3_LC.I3
Info:  0.8 20.8  Setup processor.isZeroA_SB_LUT4_I3_LC.I3
Info: 8.3 ns logic, 12.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_9_LC.O
Info:  1.8  3.2    Net data_out[23] budget 3.741000 ns (5,24) -> (5,24)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_8_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_8_LC.O
Info:  3.0  7.3    Net processor.dataMemOut_fwd_mux_out[23] budget 1.635000 ns (5,24) -> (7,26)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_8_LC.I2
Info:  1.2  8.5  Source processor.mem_fwd1_mux.out_SB_LUT4_O_8_LC.O
Info:  1.8 10.3    Net processor.mem_fwd1_mux_out[23] budget 2.383000 ns (7,26) -> (7,25)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_8_LC.I1
Info:  1.2 11.5  Source processor.wb_fwd1_mux.out_SB_LUT4_O_8_LC.O
Info:  3.0 14.5    Net processor.wb_fwd1_mux_out[23] budget 10.572000 ns (7,25) -> (9,22)
Info:                Sink processor.alu_ALatchHigh.data_out_SB_DFF_Q_8_DFFLC.I0
Info:  1.2 15.7  Setup processor.alu_ALatchHigh.data_out_SB_DFF_Q_8_DFFLC.I0
Info: 6.3 ns logic, 9.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_22_LC.O
Info:  3.6  5.0    Net data_out[10] budget 15.189000 ns (5,14) -> (7,19)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_21_LC.I2
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_21_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[10] budget 14.060000 ns (7,19) -> (7,19)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_21_LC.I2
Info:  1.2  9.2  Source processor.mem_fwd1_mux.out_SB_LUT4_O_21_LC.O
Info:  2.3 11.5    Net processor.mem_fwd1_mux_out[10] budget 8.297000 ns (7,19) -> (9,19)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_21_LC.I1
Info:  1.2 12.7  Source processor.wb_fwd1_mux.out_SB_LUT4_O_21_LC.O
Info:  3.5 16.2    Net processor.wb_fwd1_mux_out[10] budget 10.569000 ns (9,19) -> (11,15)
Info:                Sink processor.alu_ALatchLow.data_out_SB_DFF_Q_5_DFFLC.I0
Info:  1.2 17.4  Setup processor.alu_ALatchLow.data_out_SB_DFF_Q_5_DFFLC.I0
Info: 6.3 ns logic, 11.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'negedge processor.alu_BLatchHigh.clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_14_LC.O
Info:  1.8  3.2    Net data_out[18] budget 4.372000 ns (8,17) -> (9,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_13_LC.O
Info:  3.1  7.4    Net processor.dataMemOut_fwd_mux_out[18] budget 2.274000 ns (9,18) -> (8,24)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_13_LC.I2
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[18] budget 1.966000 ns (8,24) -> (9,24)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 13.4    Net data_WrData[18] budget 2.090000 ns (9,24) -> (10,23)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 14.6  Source processor.alu_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 16.4    Net processor.alu_mux_out[18] budget 1.966000 ns (10,23) -> (10,23)
Info:                Sink processor.alu_isZeroB.isZero_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 17.6  Source processor.alu_isZeroB.isZero_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 19.4    Net processor.alu_isZeroB.isZero_SB_LUT4_O_I2 budget 1.966000 ns (10,23) -> (10,22)
Info:                Sink processor.alu_isZeroB.isZero_SB_LUT4_O_LC.I2
Info:  1.2 20.6  Source processor.alu_isZeroB.isZero_SB_LUT4_O_LC.O
Info:  1.8 22.3    Net processor.isZeroB budget 1.463000 ns (10,22) -> (11,21)
Info:                Sink processor.isZeroB_SB_LUT4_I3_LC.I3
Info:  0.8 23.1  Setup processor.isZeroB_SB_LUT4_I3_LC.I3
Info: 9.5 ns logic, 13.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_8_LC.O
Info:  1.8  3.2    Net data_out[24] budget 2.861000 ns (8,30) -> (9,29)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_7_LC.I2
Info:  1.2  4.4  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_7_LC.O
Info:  3.1  7.4    Net processor.dataMemOut_fwd_mux_out[24] budget 2.274000 ns (9,29) -> (8,25)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_7_LC.I2
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_7_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[24] budget 1.966000 ns (8,25) -> (9,25)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_7_LC.I1
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_7_LC.O
Info:  1.8 13.4    Net data_WrData[24] budget 2.503000 ns (9,25) -> (10,24)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_7_LC.I1
Info:  1.2 14.6  Source processor.alu_mux.out_SB_LUT4_O_7_LC.O
Info:  3.0 17.6    Net processor.alu_mux_out[24] budget 8.359000 ns (10,24) -> (10,20)
Info:                Sink processor.alu_BLatchHigh.data_out_SB_DFF_Q_7_DFFLC.I0
Info:  1.2 18.8  Setup processor.alu_BLatchHigh.data_out_SB_DFF_Q_7_DFFLC.I0
Info: 7.5 ns logic, 11.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge processor.alu_BLatchLow.gated_clk_sig':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_22_LC.O
Info:  3.6  5.0    Net data_out[10] budget 15.189000 ns (5,14) -> (7,19)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_21_LC.I2
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_21_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[10] budget 17.700001 ns (7,19) -> (7,19)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_21_LC.I2
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_21_LC.O
Info:  1.8 10.9    Net processor.mem_fwd2_mux_out[10] budget 9.616000 ns (7,19) -> (8,19)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_21_LC.I1
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_21_LC.O
Info:  3.6 15.8    Net data_WrData[10] budget 10.580000 ns (8,19) -> (10,14)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_21_LC.I1
Info:  1.2 16.9  Setup processor.alu_mux.out_SB_LUT4_O_21_LC.I1
Info: 6.2 ns logic, 10.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_control.ALUCtl_SB_LUT4_O_LC.O
Info:  3.0  4.3    Net processor.id_ex_out[141] budget 7.002000 ns (9,3) -> (13,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3  5.6  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4  8.0    Net processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 5.546000 ns (13,2) -> (13,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.I2
Info:  1.2  9.2  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:  3.0 12.2    Net processor.alu_main.ALUOut_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O budget 5.800000 ns (13,4) -> (13,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 13.1  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 14.8    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 4.724000 ns (13,8) -> (14,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 15.7  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 18.1    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_I2 budget 4.741000 ns (14,9) -> (14,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_LC.I2
Info:  1.2 19.3  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I2_SB_LUT4_O_LC.O
Info:  1.8 21.1    Net processor.alu_main.ALUOut_SB_LUT4_O_21_I2 budget 4.724000 ns (14,11) -> (13,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_LC.I2
Info:  1.2 22.3  Source processor.alu_main.ALUOut_SB_LUT4_O_21_LC.O
Info:  4.8 27.1    Net processor.alu_result[17] budget 7.576000 ns (13,11) -> (11,20)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_14_LC.I1
Info:  1.2 28.3  Source processor.lui_mux.out_SB_LUT4_O_14_LC.O
Info:  3.0 31.3    Net data_addr[17] budget 7.576000 ns (11,20) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 32.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 34.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 36.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 37.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 41.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 7.575000 ns (11,16) -> (11,26)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 42.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.7 49.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 12.253000 ns (11,26) -> (12,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 49.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 13.3 ns logic, 35.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'negedge processor.alu_ALatchHigh.clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[140] budget 2.218000 ns (3,20) -> (4,20)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3 budget 1.462000 ns (4,20) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0 budget 2.384000 ns (4,21) -> (4,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:  1.3 10.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  3.6 13.7    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I2 budget 1.711000 ns (4,22) -> (8,27)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:  1.2 14.9  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  3.1 17.9    Net processor.mfwd1 budget 3.354000 ns (8,27) -> (8,23)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_9_LC.I3
Info:  0.9 18.8  Source processor.mem_fwd1_mux.out_SB_LUT4_O_9_LC.O
Info:  1.8 20.6    Net processor.mem_fwd1_mux_out[22] budget 2.383000 ns (8,23) -> (8,23)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_9_LC.I1
Info:  1.2 21.8  Source processor.wb_fwd1_mux.out_SB_LUT4_O_9_LC.O
Info:  1.8 23.6    Net processor.wb_fwd1_mux_out[22] budget 1.711000 ns (8,23) -> (8,24)
Info:                Sink processor.alu_isZeroA.isZero_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 24.8  Source processor.alu_isZeroA.isZero_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 26.5    Net processor.alu_isZeroA.isZero_SB_LUT4_O_I3 budget 2.500000 ns (8,24) -> (9,25)
Info:                Sink processor.alu_isZeroA.isZero_SB_LUT4_O_LC.I3
Info:  0.9 27.4  Source processor.alu_isZeroA.isZero_SB_LUT4_O_LC.O
Info:  1.8 29.2    Net processor.isZeroA budget 2.639000 ns (9,25) -> (9,25)
Info:                Sink processor.isZeroA_SB_LUT4_I3_LC.I3
Info:  0.8 30.0  Setup processor.isZeroA_SB_LUT4_I3_LC.I3
Info: 11.0 ns logic, 19.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[140] budget 2.218000 ns (3,20) -> (4,20)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3 budget 1.462000 ns (4,20) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0 budget 2.384000 ns (4,21) -> (4,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:  1.3 10.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  3.6 13.7    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I2 budget 1.711000 ns (4,22) -> (8,27)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:  1.2 14.9  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  3.1 17.9    Net processor.mfwd1 budget 3.354000 ns (8,27) -> (8,23)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_9_LC.I3
Info:  0.9 18.8  Source processor.mem_fwd1_mux.out_SB_LUT4_O_9_LC.O
Info:  1.8 20.6    Net processor.mem_fwd1_mux_out[22] budget 2.383000 ns (8,23) -> (8,23)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_9_LC.I1
Info:  1.2 21.8  Source processor.wb_fwd1_mux.out_SB_LUT4_O_9_LC.O
Info:  1.8 23.6    Net processor.wb_fwd1_mux_out[22] budget 10.113000 ns (8,23) -> (9,22)
Info:                Sink processor.alu_ALatchHigh.data_out_SB_DFF_Q_9_DFFLC.I0
Info:  1.2 24.8  Setup processor.alu_ALatchHigh.data_out_SB_DFF_Q_9_DFFLC.I0
Info: 9.3 ns logic, 15.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_14_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[140] budget 2.218000 ns (3,20) -> (4,20)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_I3 budget 1.462000 ns (4,20) -> (4,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_I0 budget 2.384000 ns (4,21) -> (4,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.I0
Info:  1.3 10.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I3_LC.O
Info:  3.6 13.7    Net processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I2 budget 1.711000 ns (4,22) -> (8,27)
Info:                Sink processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.I2
Info:  1.2 14.9  Source processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_LC.O
Info:  4.2 19.1    Net processor.mfwd1 budget 8.343000 ns (8,27) -> (3,17)
Info:                Sink processor.mem_fwd1_mux.out_SB_LUT4_O_28_LC.I3
Info:  0.9 20.0  Source processor.mem_fwd1_mux.out_SB_LUT4_O_28_LC.O
Info:  1.8 21.8    Net processor.mem_fwd1_mux_out[3] budget 7.726000 ns (3,17) -> (3,17)
Info:                Sink processor.wb_fwd1_mux.out_SB_LUT4_O_28_LC.I1
Info:  1.2 23.0  Source processor.wb_fwd1_mux.out_SB_LUT4_O_28_LC.O
Info:  4.0 27.0    Net processor.wb_fwd1_mux_out[3] budget 10.305000 ns (3,17) -> (12,16)
Info:                Sink processor.alu_ALatchLow.data_out_SB_DFF_Q_12_DFFLC.I0
Info:  1.2 28.3  Setup processor.alu_ALatchLow.data_out_SB_DFF_Q_12_DFFLC.I0
Info: 9.3 ns logic, 18.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'negedge processor.alu_BLatchHigh.clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.462000 ns (2,25) -> (3,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 12.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.966000 ns (3,24) -> (7,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.1  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  2.3 16.4    Net processor.mfwd2 budget 2.192000 ns (7,24) -> (5,24)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_1_LC.I3
Info:  0.9 17.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_1_LC.O
Info:  1.8 19.1    Net processor.mem_fwd2_mux_out[30] budget 1.966000 ns (5,24) -> (5,24)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_1_LC.I1
Info:  1.2 20.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_1_LC.O
Info:  3.0 23.2    Net data_WrData[30] budget 2.895000 ns (5,24) -> (9,23)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_1_LC.I1
Info:  1.2 24.5  Source processor.alu_mux.out_SB_LUT4_O_1_LC.O
Info:  1.8 26.2    Net processor.alu_mux_out[30] budget 1.966000 ns (9,23) -> (10,22)
Info:                Sink processor.alu_isZeroB.isZero_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 27.5  Source processor.alu_isZeroB.isZero_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 29.2    Net processor.alu_isZeroB.isZero_SB_LUT4_O_I1 budget 1.463000 ns (10,22) -> (10,22)
Info:                Sink processor.alu_isZeroB.isZero_SB_LUT4_O_LC.I1
Info:  1.2 30.5  Source processor.alu_isZeroB.isZero_SB_LUT4_O_LC.O
Info:  1.8 32.2    Net processor.isZeroB budget 1.463000 ns (10,22) -> (11,21)
Info:                Sink processor.isZeroB_SB_LUT4_I3_LC.I3
Info:  0.8 33.0  Setup processor.isZeroB_SB_LUT4_I3_LC.I3
Info: 12.6 ns logic, 20.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.462000 ns (2,25) -> (3,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 12.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.966000 ns (3,24) -> (7,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.1  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  2.3 16.4    Net processor.mfwd2 budget 2.192000 ns (7,24) -> (5,24)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_1_LC.I3
Info:  0.9 17.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_1_LC.O
Info:  1.8 19.1    Net processor.mem_fwd2_mux_out[30] budget 1.966000 ns (5,24) -> (5,24)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_1_LC.I1
Info:  1.2 20.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_1_LC.O
Info:  3.0 23.2    Net data_WrData[30] budget 2.895000 ns (5,24) -> (9,23)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_1_LC.I1
Info:  1.2 24.5  Source processor.alu_mux.out_SB_LUT4_O_1_LC.O
Info:  2.4 26.9    Net processor.alu_mux_out[30] budget 8.445000 ns (9,23) -> (10,21)
Info:                Sink processor.alu_BLatchHigh.data_out_SB_DFF_Q_1_DFFLC.I0
Info:  1.2 28.1  Setup processor.alu_BLatchHigh.data_out_SB_DFF_Q_1_DFFLC.I0
Info: 10.6 ns logic, 17.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.alu_BLatchLow.gated_clk_sig':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.967000 ns (2,25) -> (2,25)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.2    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.462000 ns (2,25) -> (3,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.0  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 12.9    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.966000 ns (3,24) -> (7,24)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 14.1  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.2 18.4    Net processor.mfwd2 budget 10.573000 ns (7,24) -> (3,15)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 19.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 21.0    Net processor.mem_fwd2_mux_out[1] budget 8.941000 ns (3,15) -> (3,15)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 22.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  3.5 25.7    Net data_WrData[1] budget 10.580000 ns (3,15) -> (9,14)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 26.9  Setup processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info: 9.3 ns logic, 17.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.branch_predictor_FSM.gated_clk_sig':
Info: curr total
Info:  1.4  1.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_LC.O
Info:  6.2  7.6    Net processor.ex_mem_out[73] budget 39.109001 ns (11,5) -> (16,27)
Info:                Sink processor.branch_decide.Decision_SB_LUT4_O_LC.I3
Info:  0.9  8.5  Source processor.branch_decide.Decision_SB_LUT4_O_LC.O
Info:  1.8 10.2    Net processor.actual_branch_decision budget 38.047001 ns (16,27) -> (16,27)
Info:                Sink processor.branch_predictor_FSM.actual_branch_decision_SB_LUT4_I3_LC.I3
Info:  0.8 11.0  Setup processor.branch_predictor_FSM.actual_branch_decision_SB_LUT4_I3_LC.I3
Info: 3.1 ns logic, 8.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'negedge processor.branch_predictor_FSM.gated_clk_sig':
Info: curr total
Info:  1.4  1.4  Source processor.ex_cont_mux.out_SB_LUT4_O_25_LC.O
Info:  1.8  3.2    Net processor.ex_mem_out[6] budget 39.042000 ns (15,26) -> (16,26)
Info:                Sink processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q_DFFLC.I0
Info:  1.2  4.4  Setup processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q_DFFLC.I0
Info: 2.6 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_ALatchHigh.data_out_SB_DFF_Q_6_DFFLC.O
Info:  6.6  8.0    Net processor.alu_dataA_high[9] budget 6.493000 ns (10,25) -> (16,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  9.3  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net processor.alu_main.ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 4.724000 ns (16,5) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 12.2  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 14.0    Net processor.alu_main.ALUOut_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 4.724000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 15.2  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.0 18.2    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 budget 4.724000 ns (16,4) -> (14,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 19.4  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 21.2    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0 budget 4.724000 ns (14,6) -> (14,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_LC.I0
Info:  1.3 22.5  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_LC.O
Info:  2.3 24.8    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I2 budget 4.724000 ns (14,6) -> (12,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_LC.I2
Info:  1.2 26.0  Source processor.alu_main.ALUOut_SB_LUT4_O_5_LC.O
Info:  4.4 30.3    Net processor.alu_result[18] budget 7.576000 ns (12,6) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 31.6  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 33.3    Net data_addr[18] budget 7.576000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 34.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 37.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 7.575000 ns (11,21) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 38.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 40.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 41.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 45.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 7.575000 ns (11,16) -> (11,26)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 46.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.7 53.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 12.253000 ns (11,26) -> (12,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 53.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 14.8 ns logic, 38.4 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_ALatchHigh.data_out_SB_DFF_Q_15_DFFLC.O
Info:  4.4  5.7    Net processor.alu_dataA_high[0] budget 0.000000 ns (9,22) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.I1
Info:  0.7  6.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  6.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.3  6.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  6.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.3  7.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  7.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.3  7.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  7.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.3  7.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  7.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3  7.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0  7.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.3  8.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  8.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.3  8.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.6  8.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.3  9.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  9.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.3  9.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0  9.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.3  9.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  9.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.3 10.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 10.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.3 10.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 10.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3 10.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 10.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:  0.3 10.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 10.9    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 11.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 12.4    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (9,11) -> (9,12)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 13.2  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 15.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 7.950000 ns (9,12) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 16.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.2 20.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 7.439000 ns (9,11) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2 21.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  2.3 24.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 4.394000 ns (12,2) -> (14,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 24.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  4.4 29.3    Net processor.alu_result[0] budget 5.591000 ns (14,2) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 30.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 32.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 4.404000 ns (13,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 33.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 35.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.404000 ns (12,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 36.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 40.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.477000 ns (12,14) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 41.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 43.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 4.394000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 44.4  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 16.6 ns logic, 27.8 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_ALatchLow.data_out_SB_DFF_Q_14_DFFLC.O
Info:  4.1  5.5    Net processor.alu_dataA_low[1] budget 0.000000 ns (11,15) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.7  6.2  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  6.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  6.5  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  6.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.8  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  7.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.6  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  7.9  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6  8.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] budget 0.560000 ns (10,8) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  8.7  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  8.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.0  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.3  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.5  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3  9.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0  9.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.1  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.4  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 10.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.7  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 11.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] budget 0.560000 ns (10,9) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 11.5  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 11.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 11.8  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 11.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 12.0  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0 12.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 12.3  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.7 13.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] budget 0.660000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 13.9  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 16.3    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 5.949000 ns (10,10) -> (11,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 17.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 19.2    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 4.871000 ns (11,8) -> (12,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 21.9    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2 budget 4.871000 ns (12,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I2
Info:  1.2 23.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  1.8 24.8    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3 budget 4.871000 ns (13,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_LC.I3
Info:  0.9 25.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_LC.O
Info:  4.9 30.6    Net processor.alu_result[20] budget 7.576000 ns (13,7) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 31.8  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 33.6    Net data_addr[20] budget 7.576000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 34.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 37.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 7.575000 ns (11,21) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 39.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 40.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 41.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 45.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 7.575000 ns (11,16) -> (11,26)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 46.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.7 53.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 12.253000 ns (11,26) -> (12,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 53.4  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 18.0 ns logic, 35.4 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_ALatchLow.data_out_SB_DFF_Q_14_DFFLC.O
Info:  4.1  5.5    Net processor.alu_dataA_low[1] budget 0.000000 ns (11,15) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16$CARRY.I1
Info:  0.7  6.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0  6.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.CIN
Info:  0.3  6.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  6.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.CIN
Info:  0.3  6.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  6.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.CIN
Info:  0.3  7.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  7.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.CIN
Info:  0.3  7.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  7.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.CIN
Info:  0.3  7.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  7.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  7.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.6  8.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (9,8) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3  8.7  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0  8.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.CIN
Info:  0.3  9.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0  9.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26$CARRY.CIN
Info:  0.3  9.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0  9.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25$CARRY.CIN
Info:  0.3  9.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0  9.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24$CARRY.CIN
Info:  0.3  9.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24$CARRY.COUT
Info:  0.0  9.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.3 10.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 10.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.3 10.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 10.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.3 10.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.6 11.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (9,9) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.3 11.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 11.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.3 11.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 11.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.3 12.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 12.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.3 12.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 12.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.3 12.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 12.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3 12.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0 12.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.3 13.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 13.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.3 13.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.6 14.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.3 14.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 14.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.3 14.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 14.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.3 14.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 14.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.3 15.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.3 15.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 15.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3 15.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 15.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:  0.3 15.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 15.9    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 16.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 17.4    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (9,11) -> (9,12)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 18.3  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 20.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 7.950000 ns (9,12) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 21.4  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.2 25.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 7.439000 ns (9,11) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2 26.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  2.3 29.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 4.394000 ns (12,2) -> (14,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  4.4 34.4    Net processor.alu_result[0] budget 5.591000 ns (14,2) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 35.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 37.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 4.404000 ns (13,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 38.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 40.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.404000 ns (12,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 41.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 45.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.477000 ns (12,14) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 46.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 4.394000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 49.4  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 20.7 ns logic, 28.7 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_BLatchHigh.data_out_SB_DFF_Q_13_DFFLC.O
Info:  5.1  6.5    Net processor.alu_dataB_high[2] budget 0.000000 ns (10,23) -> (8,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  7.3  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3  9.6    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 0.000000 ns (8,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  0.6 10.2  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0 10.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.5  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.7 11.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] budget 0.660000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 12.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 14.5    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 5.949000 ns (10,10) -> (11,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 15.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 17.4    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 4.871000 ns (11,8) -> (12,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 18.3  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 20.1    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2 budget 4.871000 ns (12,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I2
Info:  1.2 21.3  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  1.8 23.0    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3 budget 4.871000 ns (13,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_LC.I3
Info:  0.9 23.9  Source processor.alu_main.ALUOut_SB_LUT4_O_20_LC.O
Info:  4.9 28.8    Net processor.alu_result[20] budget 7.576000 ns (13,7) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 30.0  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 31.8    Net data_addr[20] budget 7.576000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 33.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 36.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 7.575000 ns (11,21) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 37.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 39.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 39.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 43.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 7.575000 ns (11,16) -> (11,26)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 44.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.7 51.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 12.253000 ns (11,26) -> (12,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 51.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 14.1 ns logic, 37.5 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_BLatchHigh.data_out_SB_DFF_Q_13_DFFLC.O
Info:  5.1  6.5    Net processor.alu_dataB_high[2] budget 0.000000 ns (10,23) -> (8,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  7.3  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  9.1    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 0.000000 ns (8,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.I2
Info:  0.6  9.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  9.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.3 10.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 10.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.3 10.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 10.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3 10.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0 10.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.3 10.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 10.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.3 11.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.6 11.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.3 11.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 11.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.3 12.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 12.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.3 12.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 12.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.3 12.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 12.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.3 13.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 13.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3 13.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 13.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:  0.3 13.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 13.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 13.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 15.1    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (9,11) -> (9,12)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 16.0  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 17.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 7.950000 ns (9,12) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 19.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.2 23.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 7.439000 ns (9,11) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2 24.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  2.3 26.8    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 4.394000 ns (12,2) -> (14,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 27.7  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  4.4 32.0    Net processor.alu_result[0] budget 5.591000 ns (14,2) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 33.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 35.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 4.404000 ns (13,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 36.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 38.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.404000 ns (12,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 39.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 43.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.477000 ns (12,14) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 44.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 45.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 4.394000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 47.1  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 16.8 ns logic, 30.3 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_BLatchLow.gated_clk_sig' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2  5.6    Net processor.alu_dataB_low[0] budget 0.000000 ns (13,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  6.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1  9.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.000000 ns (11,3) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_28$CARRY.I2
Info:  0.6 10.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 10.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.5  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I1_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 11.0  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 11.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:  0.3 11.3  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0 11.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.6  Source processor.alu_main.ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 11.8  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 11.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (10,8) -> (10,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 12.1  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.6 12.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] budget 0.560000 ns (10,8) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 13.0  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 13.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 13.2  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 13.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 13.5  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 13.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 13.8  Source processor.alu_main.ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 13.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 14.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0 14.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 14.3  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 14.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 14.6  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 14.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 14.9  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 15.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] budget 0.560000 ns (10,9) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 15.7  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 15.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 16.0  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 16.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 16.3  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0 16.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 16.6  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.7 17.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] budget 0.660000 ns (10,10) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 18.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 20.5    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 5.949000 ns (10,10) -> (11,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 21.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 23.5    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 4.871000 ns (11,8) -> (12,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.4  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 26.1    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2 budget 4.871000 ns (12,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I2
Info:  1.2 27.3  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  1.8 29.1    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3 budget 4.871000 ns (13,7) -> (13,7)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_LC.I3
Info:  0.9 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_20_LC.O
Info:  4.9 34.9    Net processor.alu_result[20] budget 7.576000 ns (13,7) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 36.1  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 37.8    Net data_addr[20] budget 7.576000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 39.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 42.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 7.575000 ns (11,21) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 7.575000 ns (11,16) -> (11,16)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 45.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 49.6    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 7.575000 ns (11,16) -> (11,26)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 50.9  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.7 57.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 12.253000 ns (11,26) -> (12,6)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1 57.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.CEN
Info: 19.1 ns logic, 38.6 ns routing

Info: Critical path report for cross-domain path 'posedge processor.alu_BLatchLow.gated_clk_sig' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2  5.6    Net processor.alu_dataB_low[0] budget 0.000000 ns (13,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  6.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 10.1    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.000000 ns (11,3) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_27$CARRY.I2
Info:  0.6 10.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 10.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16$CARRY.CIN
Info:  0.3 11.0  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 11.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.CIN
Info:  0.3 11.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 11.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.CIN
Info:  0.3 11.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 11.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.CIN
Info:  0.3 11.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 11.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.CIN
Info:  0.3 12.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 12.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.CIN
Info:  0.3 12.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0 12.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (9,8) -> (9,8)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3 12.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.6 13.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (9,8) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3 13.5  Source processor.alu_main.ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0 13.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.CIN
Info:  0.3 13.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0 13.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26$CARRY.CIN
Info:  0.3 14.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 14.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25$CARRY.CIN
Info:  0.3 14.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 14.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24$CARRY.CIN
Info:  0.3 14.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_24$CARRY.COUT
Info:  0.0 14.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.3 14.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 14.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.3 15.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 15.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (9,9) -> (9,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.3 15.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.6 16.0    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (9,9) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.3 16.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 16.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.3 16.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 16.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.3 16.8  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 16.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.3 17.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 17.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.3 17.4  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 17.4    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.CIN
Info:  0.3 17.7  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0 17.7    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.3 17.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 17.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.3 18.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.6 18.8    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,10) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.3 19.1  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 19.1    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.3 19.3  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 19.3    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.3 19.6  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 19.6    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.3 19.9  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 19.9    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.3 20.2  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 20.2    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3 20.5  Source processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 20.5    Net processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:  0.3 20.7  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 20.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.3 21.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  1.2 22.2    Net $nextpnr_ICESTORM_LC_1$I3 budget 1.220000 ns (9,11) -> (9,12)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 23.1  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 24.9    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 7.950000 ns (9,12) -> (9,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 26.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.2 30.4    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget 7.439000 ns (9,11) -> (12,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2 31.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  2.3 33.9    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 4.394000 ns (12,2) -> (14,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 34.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  4.4 39.2    Net processor.alu_result[0] budget 5.591000 ns (14,2) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 40.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 42.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 4.404000 ns (13,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 43.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 45.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.404000 ns (12,14) -> (12,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 46.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 50.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 4.477000 ns (12,14) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 51.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 53.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 4.394000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 54.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 21.8 ns logic, 32.4 ns routing

Info: Critical path report for cross-domain path 'posedge processor.branch_predictor_FSM.gated_clk_sig' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source processor.branch_predictor_FSM.actual_branch_decision_SB_LUT4_I3_LC.O
Info:  1.8  3.2    Net processor.branch_predictor_FSM.s[1] budget 16.886000 ns (16,27) -> (16,26)
Info:                Sink processor.branch_predictor_FSM.prediction_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.branch_predictor_FSM.prediction_SB_LUT4_O_LC.O
Info:  2.4  6.8    Net processor.predict budget 8.447000 ns (16,26) -> (15,25)
Info:                Sink processor.inst_mux_sel_SB_LUT4_O_LC.I2
Info:  1.2  8.0  Source processor.inst_mux_sel_SB_LUT4_O_LC.O
Info:  6.0 14.0    Net processor.inst_mux_sel budget 10.100000 ns (15,25) -> (2,12)
Info:                Sink processor.inst_mux.out_SB_LUT4_O_10_LC.I3
Info:  0.9 14.8  Source processor.inst_mux.out_SB_LUT4_O_10_LC.O
Info:  6.0 20.8    Net processor.inst_mux_out[21] budget 10.478000 ns (2,12) -> (13,26)
Info:                Sink processor.if_id_reg.data_out_SB_DFF_Q_10_DFFLC.I0
Info:  1.2 22.0  Setup processor.if_id_reg.data_out_SB_DFF_Q_10_DFFLC.I0
Info: 5.9 ns logic, 16.1 ns routing

Info: Max frequency for clock                                          'clk': 39.62 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'processor.branch_predictor_FSM.gated_clk_sig': 97.48 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                            'clk_proc_$glb_clk': 23.69 MHz (PASS at 12.00 MHz)
Info: Clock 'processor.alu_ALatchHigh.clk' has no interior paths
Info: Clock 'processor.alu_BLatchHigh.clk' has no interior paths
Info: Clock 'processor.alu_BLatchLow.gated_clk_sig' has no interior paths
Info: Clock 'processor.alu_ALatchHigh.gated_clk_sig_$glb_clk' has no interior paths
Info: Clock 'processor.alu_ALatchLow.gated_clk_sig_$glb_clk' has no interior paths
Info: Clock 'processor.alu_BLatchHigh.gated_clk_sig_$glb_clk' has no interior paths

Info: Max delay posedge clk                                             -> <async>                                                : 5.53 ns
Info: Max delay posedge clk                                             -> posedge clk_proc_$glb_clk                              : 31.38 ns
Info: Max delay posedge clk                                             -> negedge processor.alu_ALatchHigh.clk                   : 20.80 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk: 15.69 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk : 17.42 ns
Info: Max delay posedge clk                                             -> negedge processor.alu_BLatchHigh.clk                   : 23.15 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk: 18.79 ns
Info: Max delay posedge clk                                             -> posedge processor.alu_BLatchLow.gated_clk_sig          : 16.93 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge clk                                            : 49.20 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.alu_ALatchHigh.clk                   : 30.00 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk: 24.78 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk : 28.25 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.alu_BLatchHigh.clk                   : 33.04 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk: 28.11 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.alu_BLatchLow.gated_clk_sig          : 26.90 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> posedge processor.branch_predictor_FSM.gated_clk_sig   : 11.04 ns
Info: Max delay posedge clk_proc_$glb_clk                               -> negedge processor.branch_predictor_FSM.gated_clk_sig   : 4.39 ns
Info: Max delay posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk -> posedge clk                                            : 53.19 ns
Info: Max delay posedge processor.alu_ALatchHigh.gated_clk_sig_$glb_clk -> posedge clk_proc_$glb_clk                              : 44.36 ns
Info: Max delay posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk  -> posedge clk                                            : 53.39 ns
Info: Max delay posedge processor.alu_ALatchLow.gated_clk_sig_$glb_clk  -> posedge clk_proc_$glb_clk                              : 49.43 ns
Info: Max delay posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk -> posedge clk                                            : 51.59 ns
Info: Max delay posedge processor.alu_BLatchHigh.gated_clk_sig_$glb_clk -> posedge clk_proc_$glb_clk                              : 47.09 ns
Info: Max delay posedge processor.alu_BLatchLow.gated_clk_sig           -> posedge clk                                            : 57.64 ns
Info: Max delay posedge processor.alu_BLatchLow.gated_clk_sig           -> posedge clk_proc_$glb_clk                              : 54.22 ns
Info: Max delay posedge processor.branch_predictor_FSM.gated_clk_sig    -> posedge clk_proc_$glb_clk                              : 22.04 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  8630,  16337) |+
Info: [ 16337,  24044) |+
Info: [ 24044,  31751) |+
Info: [ 31751,  39458) |+
Info: [ 39458,  47165) |*****+
Info: [ 47165,  54872) |****************************+
Info: [ 54872,  62579) |******************+
Info: [ 62579,  70286) |************************************************************ 
Info: [ 70286,  77993) |**************************************+
Info: [ 77993,  85700) |*******************************+
Info: [ 85700,  93407) | 
Info: [ 93407, 101114) | 
Info: [101114, 108821) | 
Info: [108821, 116528) |**+
Info: [116528, 124235) |*+
Info: [124235, 131942) |+
Info: [131942, 139649) |****+
Info: [139649, 147356) |***********+
Info: [147356, 155063) |******************+
Info: [155063, 162770) |******************+
icetime -p pcf/sail.pcf -P uwg30 -d up5k -t sail.asc
// Reading input .pcf file..
// Reading input .asc file..
// Reading 5k chipdb file..
// Creating timing netlist..
Warning: timing analysis not supported for cell type HFOSC

icetime topological timing analysis report
==========================================

Report for critical path:
-------------------------

        lc40_13_15_4 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_50675 (processor.alu_dataB_low[0])
        odrv_13_15_50675_50458 (Odrv4) I -> O: 0.649 ns
        t13314 (Span4Mux_v4) I -> O: 0.649 ns
        t13313 (Span4Mux_v4) I -> O: 0.649 ns
        t13312 (Span4Mux_h2) I -> O: 0.344 ns
        t13311 (LocalMux) I -> O: 1.099 ns
        inmux_11_3_45421_45469 (InMux) I -> O: 0.662 ns
        lc40_11_3_5 (LogicCell40) in1 -> lcout: 1.232 ns
     6.775 ns net_41538 (processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2)
        odrv_11_3_41538_41560 (Odrv4) I -> O: 0.649 ns
        t10683 (Span4Mux_v3) I -> O: 0.583 ns
        t10682 (LocalMux) I -> O: 1.099 ns
        inmux_10_8_42212_42223 (InMux) I -> O: 0.662 ns
        lc40_10_8_0 (LogicCell40) in1 -> carryout: 0.675 ns
    10.444 ns net_42221 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1])
        lc40_10_8_1 (LogicCell40) carryin -> carryout: 0.278 ns
    10.722 ns net_42227 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2])
        lc40_10_8_2 (LogicCell40) carryin -> carryout: 0.278 ns
    11.000 ns net_42233 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3])
        lc40_10_8_3 (LogicCell40) carryin -> carryout: 0.278 ns
    11.278 ns net_42239 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4])
        lc40_10_8_4 (LogicCell40) carryin -> carryout: 0.278 ns
    11.557 ns net_42245 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5])
        lc40_10_8_5 (LogicCell40) carryin -> carryout: 0.278 ns
    11.835 ns net_42251 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6])
        lc40_10_8_6 (LogicCell40) carryin -> carryout: 0.278 ns
    12.113 ns net_42257 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7])
        lc40_10_8_7 (LogicCell40) carryin -> carryout: 0.278 ns
    12.391 ns net_42263 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8])
        t1367 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_10_9_0 (LogicCell40) carryin -> carryout: 0.278 ns
    13.225 ns net_42344 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9])
        lc40_10_9_1 (LogicCell40) carryin -> carryout: 0.278 ns
    13.503 ns net_42350 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10])
        lc40_10_9_2 (LogicCell40) carryin -> carryout: 0.278 ns
    13.782 ns net_42356 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11])
        lc40_10_9_3 (LogicCell40) carryin -> carryout: 0.278 ns
    14.060 ns net_42362 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12])
        lc40_10_9_4 (LogicCell40) carryin -> carryout: 0.278 ns
    14.338 ns net_42368 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13])
        lc40_10_9_5 (LogicCell40) carryin -> carryout: 0.278 ns
    14.616 ns net_42374 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14])
        lc40_10_9_6 (LogicCell40) carryin -> carryout: 0.278 ns
    14.894 ns net_42380 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15])
        lc40_10_9_7 (LogicCell40) carryin -> carryout: 0.278 ns
    15.172 ns net_42386 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16])
        t1376 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_10_10_0 (LogicCell40) carryin -> carryout: 0.278 ns
    16.007 ns net_42467 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17])
        lc40_10_10_1 (LogicCell40) carryin -> carryout: 0.278 ns
    16.285 ns net_42473 (processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18])
        inmux_10_10_42473_42483 (InMux) I -> O: 0.662 ns
        lc40_10_10_2 (LogicCell40) in3 -> lcout: 0.874 ns
    17.821 ns net_38565 (processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1)
        odrv_10_10_38565_41270 (Odrv12) I -> O: 1.232 ns
        t9744 (LocalMux) I -> O: 1.099 ns
        inmux_10_6_41971_41982 (InMux) I -> O: 0.662 ns
        lc40_10_6_1 (LogicCell40) in0 -> lcout: 1.285 ns
    22.099 ns net_38072 (processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3)
        odrv_10_6_38072_42041 (Odrv4) I -> O: 0.649 ns
        t9710 (LocalMux) I -> O: 1.099 ns
        inmux_12_6_49631_49653 (InMux) I -> O: 0.662 ns
        lc40_12_6_2 (LogicCell40) in3 -> lcout: 0.874 ns
    25.384 ns net_45735 (processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3)
        t11581 (LocalMux) I -> O: 1.099 ns
        inmux_12_6_49623_49640 (InMux) I -> O: 0.662 ns
        t1818 (CascadeMux) I -> O: 0.000 ns
        lc40_12_6_0 (LogicCell40) in2 -> lcout: 1.205 ns
    28.351 ns net_45733 (processor.alu_main.ALUOut_SB_LUT4_O_5_I3)
        t11579 (LocalMux) I -> O: 1.099 ns
        inmux_12_6_49605_49662 (InMux) I -> O: 0.662 ns
        lc40_12_6_4 (LogicCell40) in0 -> lcout: 1.285 ns
    31.397 ns net_45737 (processor.alu_result[18])
        odrv_12_6_45737_45884 (Odrv4) I -> O: 0.649 ns
        t11589 (Span4Mux_v4) I -> O: 0.649 ns
        t11588 (Span4Mux_v4) I -> O: 0.649 ns
        t11587 (Span4Mux_v4) I -> O: 0.649 ns
        t11586 (LocalMux) I -> O: 1.099 ns
        inmux_11_21_47631_47653 (InMux) I -> O: 0.662 ns
        lc40_11_21_0 (LogicCell40) in1 -> lcout: 1.232 ns
    36.986 ns net_43747 (data_addr[18])
        t11232 (LocalMux) I -> O: 1.099 ns
        inmux_11_21_47619_47683 (InMux) I -> O: 0.662 ns
        lc40_11_21_5 (LogicCell40) in1 -> lcout: 1.232 ns
    39.979 ns net_43752 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2)
        odrv_11_21_43752_46850 (Odrv12) I -> O: 1.232 ns
        t11238 (LocalMux) I -> O: 1.099 ns
        inmux_11_16_47033_47056 (InMux) I -> O: 0.662 ns
        lc40_11_16_3 (LogicCell40) in1 -> lcout: 1.232 ns
    44.204 ns net_43135 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3)
        t11146 (LocalMux) I -> O: 1.099 ns
        inmux_11_16_47023_47064 (InMux) I -> O: 0.662 ns
        lc40_11_16_4 (LogicCell40) in3 -> lcout: 0.874 ns
    46.840 ns net_43136 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0)
        odrv_11_16_43136_43283 (Odrv4) I -> O: 0.649 ns
        t11159 (Span4Mux_v4) I -> O: 0.649 ns
        t11158 (Span4Mux_v3) I -> O: 0.583 ns
        t11157 (LocalMux) I -> O: 1.099 ns
        inmux_11_26_48239_48309 (InMux) I -> O: 0.662 ns
        lc40_11_26_7 (LogicCell40) in0 -> lcout: 1.285 ns
    51.767 ns net_44369 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O)
        odrv_11_26_44369_36838 (Odrv4) I -> O: 0.649 ns
        t11384 (Span4Mux_v4) I -> O: 0.649 ns
        t11383 (Span4Mux_v4) I -> O: 0.649 ns
        t11382 (Span4Mux_v4) I -> O: 0.649 ns
        t11381 (Span4Mux_v4) I -> O: 0.649 ns
        t11394 (Span4Mux_v4) I -> O: 0.649 ns
        t11393 (Span4Mux_h4) I -> O: 0.543 ns
        t11392 (Span4Mux_h0) I -> O: 0.252 ns
        t11391 (LocalMux) I -> O: 1.099 ns
        inmux_12_6_49616_49684 (CEMux) I -> O: 0.702 ns
    58.257 ns net_49684 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O)
        lc40_12_6_6 (LogicCell40) ce [setup]: 0.000 ns
    58.257 ns net_45739 (led[0]$SB_IO_OUT)

Resolvable net names on path:
     1.491 ns ..  5.544 ns processor.alu_dataB_low[0]
     6.775 ns ..  9.769 ns processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
    10.444 ns .. 10.444 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
    10.722 ns .. 10.722 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
    11.000 ns .. 11.000 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
    11.278 ns .. 11.278 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
    11.557 ns .. 11.557 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
    11.835 ns .. 11.835 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
    12.113 ns .. 12.113 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
    12.391 ns .. 12.947 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
    13.225 ns .. 13.225 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
    13.503 ns .. 13.503 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
    13.782 ns .. 13.782 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
    14.060 ns .. 14.060 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
    14.338 ns .. 14.338 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
    14.616 ns .. 14.616 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
    14.894 ns .. 14.894 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
    15.172 ns .. 15.728 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
    16.007 ns .. 16.007 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
    16.285 ns .. 16.947 ns processor.alu_main.ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
    17.821 ns .. 20.814 ns processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
    22.099 ns .. 24.510 ns processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
    25.384 ns .. 27.145 ns processor.alu_main.ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I3
    28.351 ns .. 30.112 ns processor.alu_main.ALUOut_SB_LUT4_O_5_I3
    31.397 ns .. 35.754 ns processor.alu_result[18]
    36.986 ns .. 38.748 ns data_addr[18]
    39.979 ns .. 42.973 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
    44.204 ns .. 45.966 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
    46.840 ns .. 50.482 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0
    51.767 ns .. 58.257 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O
                  lcout -> led[0]$SB_IO_OUT

Total number of logic levels: 30
Total path delay: 58.26 ns (17.17 MHz)

icepack sail.asc sail.bin
