/**
 * \file IfxScr_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SCR/V13.1.1.12.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Scr_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Scr_Registers
 * 
 */
#ifndef IFXSCR_BF_H
#define IFXSCR_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Scr_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU0_T2_CON_CP_RL2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU0_T2_CON_CP_RL2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU0_T2_CON_CP_RL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU0_T2_CON_C_T2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU0_T2_CON_C_T2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU0_T2_CON_C_T2_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU0_T2_CON_TR2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU0_T2_CON_TR2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU0_T2_CON_TR2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU0_T2_CON_EXEN2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU0_T2_CON_EXEN2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU0_T2_CON_EXEN2_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU0_T2_CON_EXF2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU0_T2_CON_EXF2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU0_T2_CON_EXF2_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU0_T2_CON_TF2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU0_T2_CON_TF2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU0_T2_CON_TF2_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU0_T2_MOD_DCEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU0_T2_MOD_DCEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU0_T2_MOD_DCEN_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU0_T2_MOD_T2PRE_LEN (3u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU0_T2_MOD_T2PRE_MSK (0x7u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU0_T2_MOD_T2PRE_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU0_T2_MOD_PREN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU0_T2_MOD_PREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU0_T2_MOD_PREN_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU0_T2_MOD_EDGESEL_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU0_T2_MOD_EDGESEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU0_T2_MOD_EDGESEL_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU0_T2_MOD_T2RHEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU0_T2_MOD_T2RHEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU0_T2_MOD_T2RHEN_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU0_T2_MOD_T2REGS_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU0_T2_MOD_T2REGS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU0_T2_MOD_T2REGS_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2L_RC2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2L_RC2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2L_RC2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2H_RC2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2H_RC2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU0_T2_RC2H_RC2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2L_THL2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2L_THL2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2L_THL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2H_THL2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2H_THL2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU0_T2_T2H_THL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_EXF2EN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_EXF2EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_EXF2EN_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_TF2EN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_TF2EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU0_T2_CON1_TF2EN_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU0_T2_CON1_INSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU0_T2_CON1_INSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU0_T2_CON1_INSEL_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU0_T2_CON1_EXTINSEL_LEN (4u)

/** \brief Mask for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU0_T2_CON1_EXTINSEL_MSK (0xfu)

/** \brief Offset for Ifx_SCR_T2CCU0_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU0_T2_CON1_EXTINSEL_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU0_CCEN_CCM0_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU0_CCEN_CCM0_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU0_CCEN_CCM0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU0_CCEN_CCM1_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU0_CCEN_CCM1_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU0_CCEN_CCM1_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU0_CCEN_CCM2_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU0_CCEN_CCM2_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU0_CCEN_CCM2_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU0_CCEN_CCM3_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU0_CCEN_CCM3_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU0_CCEN_CCM3_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB3_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB3_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB4_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTB5_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTTOV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTTOV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU0_CCTBSEL_CCTTOV_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU0_CCTBSEL_CASC_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU0_CCTBSEL_CASC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU0_CCTBSEL_CASC_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELL_CCTREL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELL_CCTREL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELL_CCTREL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELH_CCTREL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELH_CCTREL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU0_CCTRELH_CCTREL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTL_CCT_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTL_CCT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTL_CCT_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTH_CCT_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTH_CCT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU0_CCTH_CCT_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU0_CCTCON_CCTST_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU0_CCTCON_CCTST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU0_CCTCON_CCTST_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU0_CCTCON_TIMSYN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU0_CCTCON_TIMSYN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU0_CCTCON_TIMSYN_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVEN_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVF_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU0_CCTCON_CCTOVF_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU0_CCTCON_CCTPRE_LEN (4u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU0_CCTCON_CCTPRE_MSK (0xfu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU0_CCTCON_CCTPRE_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT3_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT3_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT4_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU0_COSHDW_COOUT5_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU0_COSHDW_TXOV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU0_COSHDW_TXOV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU0_COSHDW_TXOV_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU0_COSHDW_ENSHDW_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU0_COSHDW_ENSHDW_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU0_COSHDW_ENSHDW_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU0_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC02_CCXL_CCVALL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC02_CCXL_CCVALL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC02_CCXL_CCVALL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC02_CCXH_CCVALH_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC02_CCXH_CCVALH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC02_CCXH_CCVALH_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU0_COCON_COMOD_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU0_COCON_COMOD_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU0_COCON_COMOD_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.POLA */
#define IFX_SCR_T2CCU0_COCON_POLA_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.POLA */
#define IFX_SCR_T2CCU0_COCON_POLA_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.POLA */
#define IFX_SCR_T2CCU0_COCON_POLA_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.POLB */
#define IFX_SCR_T2CCU0_COCON_POLB_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.POLB */
#define IFX_SCR_T2CCU0_COCON_POLB_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.POLB */
#define IFX_SCR_T2CCU0_COCON_POLB_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU0_COCON_CM4F_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU0_COCON_CM4F_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU0_COCON_CM4F_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU0_COCON_CM5F_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU0_COCON_CM5F_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU0_COCON_CM5F_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU0_COCON_CCM4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU0_COCON_CCM4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU0_COCON_CCM4_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU0_COCON_CCM5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU0_COCON_CCM5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU0_COCON_CCM5_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU0_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC35_CCXL_CCVALL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC35_CCXL_CCVALL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU0_CC35_CCXL_CCVALL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC35_CCXH_CCVALH_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC35_CCXH_CCVALH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU0_CC35_CCXH_CCVALH_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU0_CCTDTCL_DTM_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU0_CCTDTCL_DTM_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU0_CCTDTCL_DTM_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTE2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU0_CCTDTCH_DTLEV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU0_CCTDTCH_DTLEV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU0_CCTDTCH_DTLEV_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR0_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR1_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU0_CCTDTCH_DTR2_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU0_CCTDTCH_DTRES_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU0_CCTDTCH_DTRES_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU0_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU0_CCTDTCH_DTRES_OFF (7u)

/** \brief Length for Ifx_SCR_PAGE_Bits.PAGE */
#define IFX_SCR_PAGE_PAGE_LEN (3u)

/** \brief Mask for Ifx_SCR_PAGE_Bits.PAGE */
#define IFX_SCR_PAGE_PAGE_MSK (0x7u)

/** \brief Offset for Ifx_SCR_PAGE_Bits.PAGE */
#define IFX_SCR_PAGE_PAGE_OFF (0u)

/** \brief Length for Ifx_SCR_PAGE_Bits.STNR */
#define IFX_SCR_PAGE_STNR_LEN (2u)

/** \brief Mask for Ifx_SCR_PAGE_Bits.STNR */
#define IFX_SCR_PAGE_STNR_MSK (0x3u)

/** \brief Offset for Ifx_SCR_PAGE_Bits.STNR */
#define IFX_SCR_PAGE_STNR_OFF (4u)

/** \brief Length for Ifx_SCR_PAGE_Bits.OP */
#define IFX_SCR_PAGE_OP_LEN (2u)

/** \brief Mask for Ifx_SCR_PAGE_Bits.OP */
#define IFX_SCR_PAGE_OP_MSK (0x3u)

/** \brief Offset for Ifx_SCR_PAGE_Bits.OP */
#define IFX_SCR_PAGE_OP_OFF (6u)

/** \brief Length for Ifx_SCR_SSC_CONPL_Bits.BM */
#define IFX_SCR_SSC_CONPL_BM_LEN (3u)

/** \brief Mask for Ifx_SCR_SSC_CONPL_Bits.BM */
#define IFX_SCR_SSC_CONPL_BM_MSK (0x7u)

/** \brief Offset for Ifx_SCR_SSC_CONPL_Bits.BM */
#define IFX_SCR_SSC_CONPL_BM_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_CONPL_Bits.HB */
#define IFX_SCR_SSC_CONPL_HB_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPL_Bits.HB */
#define IFX_SCR_SSC_CONPL_HB_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPL_Bits.HB */
#define IFX_SCR_SSC_CONPL_HB_OFF (4u)

/** \brief Length for Ifx_SCR_SSC_CONPL_Bits.PH */
#define IFX_SCR_SSC_CONPL_PH_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPL_Bits.PH */
#define IFX_SCR_SSC_CONPL_PH_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPL_Bits.PH */
#define IFX_SCR_SSC_CONPL_PH_OFF (5u)

/** \brief Length for Ifx_SCR_SSC_CONPL_Bits.PO */
#define IFX_SCR_SSC_CONPL_PO_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPL_Bits.PO */
#define IFX_SCR_SSC_CONPL_PO_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPL_Bits.PO */
#define IFX_SCR_SSC_CONPL_PO_OFF (6u)

/** \brief Length for Ifx_SCR_SSC_CONPL_Bits.LB */
#define IFX_SCR_SSC_CONPL_LB_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPL_Bits.LB */
#define IFX_SCR_SSC_CONPL_LB_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPL_Bits.LB */
#define IFX_SCR_SSC_CONPL_LB_OFF (7u)

/** \brief Length for Ifx_SCR_SSC_CONOL_Bits.BC */
#define IFX_SCR_SSC_CONOL_BC_LEN (4u)

/** \brief Mask for Ifx_SCR_SSC_CONOL_Bits.BC */
#define IFX_SCR_SSC_CONOL_BC_MSK (0xfu)

/** \brief Offset for Ifx_SCR_SSC_CONOL_Bits.BC */
#define IFX_SCR_SSC_CONOL_BC_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_CONPH_Bits.TEN */
#define IFX_SCR_SSC_CONPH_TEN_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPH_Bits.TEN */
#define IFX_SCR_SSC_CONPH_TEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPH_Bits.TEN */
#define IFX_SCR_SSC_CONPH_TEN_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_CONPH_Bits.REN */
#define IFX_SCR_SSC_CONPH_REN_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPH_Bits.REN */
#define IFX_SCR_SSC_CONPH_REN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPH_Bits.REN */
#define IFX_SCR_SSC_CONPH_REN_OFF (1u)

/** \brief Length for Ifx_SCR_SSC_CONPH_Bits.BEN */
#define IFX_SCR_SSC_CONPH_BEN_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPH_Bits.BEN */
#define IFX_SCR_SSC_CONPH_BEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPH_Bits.BEN */
#define IFX_SCR_SSC_CONPH_BEN_OFF (3u)

/** \brief Length for Ifx_SCR_SSC_CONPH_Bits.MS */
#define IFX_SCR_SSC_CONPH_MS_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPH_Bits.MS */
#define IFX_SCR_SSC_CONPH_MS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPH_Bits.MS */
#define IFX_SCR_SSC_CONPH_MS_OFF (6u)

/** \brief Length for Ifx_SCR_SSC_CONPH_Bits.EN */
#define IFX_SCR_SSC_CONPH_EN_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONPH_Bits.EN */
#define IFX_SCR_SSC_CONPH_EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONPH_Bits.EN */
#define IFX_SCR_SSC_CONPH_EN_OFF (7u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.TE */
#define IFX_SCR_SSC_CONOH_TE_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.TE */
#define IFX_SCR_SSC_CONOH_TE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.TE */
#define IFX_SCR_SSC_CONOH_TE_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.RE */
#define IFX_SCR_SSC_CONOH_RE_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.RE */
#define IFX_SCR_SSC_CONOH_RE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.RE */
#define IFX_SCR_SSC_CONOH_RE_OFF (1u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.RFE */
#define IFX_SCR_SSC_CONOH_RFE_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.RFE */
#define IFX_SCR_SSC_CONOH_RFE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.RFE */
#define IFX_SCR_SSC_CONOH_RFE_OFF (2u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.BE */
#define IFX_SCR_SSC_CONOH_BE_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.BE */
#define IFX_SCR_SSC_CONOH_BE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.BE */
#define IFX_SCR_SSC_CONOH_BE_OFF (3u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.BSY */
#define IFX_SCR_SSC_CONOH_BSY_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.BSY */
#define IFX_SCR_SSC_CONOH_BSY_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.BSY */
#define IFX_SCR_SSC_CONOH_BSY_OFF (4u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.RFF */
#define IFX_SCR_SSC_CONOH_RFF_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.RFF */
#define IFX_SCR_SSC_CONOH_RFF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.RFF */
#define IFX_SCR_SSC_CONOH_RFF_OFF (5u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.MS */
#define IFX_SCR_SSC_CONOH_MS_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.MS */
#define IFX_SCR_SSC_CONOH_MS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.MS */
#define IFX_SCR_SSC_CONOH_MS_OFF (6u)

/** \brief Length for Ifx_SCR_SSC_CONOH_Bits.EN */
#define IFX_SCR_SSC_CONOH_EN_LEN (1u)

/** \brief Mask for Ifx_SCR_SSC_CONOH_Bits.EN */
#define IFX_SCR_SSC_CONOH_EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SSC_CONOH_Bits.EN */
#define IFX_SCR_SSC_CONOH_EN_OFF (7u)

/** \brief Length for Ifx_SCR_SSC_TBL_Bits.TB_VALUE */
#define IFX_SCR_SSC_TBL_TB_VALUE_LEN (8u)

/** \brief Mask for Ifx_SCR_SSC_TBL_Bits.TB_VALUE */
#define IFX_SCR_SSC_TBL_TB_VALUE_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SSC_TBL_Bits.TB_VALUE */
#define IFX_SCR_SSC_TBL_TB_VALUE_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_RBL_Bits.RB_VALUE */
#define IFX_SCR_SSC_RBL_RB_VALUE_LEN (8u)

/** \brief Mask for Ifx_SCR_SSC_RBL_Bits.RB_VALUE */
#define IFX_SCR_SSC_RBL_RB_VALUE_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SSC_RBL_Bits.RB_VALUE */
#define IFX_SCR_SSC_RBL_RB_VALUE_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_BRL_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRL_BR_VALUE_LEN (8u)

/** \brief Mask for Ifx_SCR_SSC_BRL_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRL_BR_VALUE_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SSC_BRL_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRL_BR_VALUE_OFF (0u)

/** \brief Length for Ifx_SCR_SSC_BRH_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRH_BR_VALUE_LEN (8u)

/** \brief Mask for Ifx_SCR_SSC_BRH_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRH_BR_VALUE_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SSC_BRH_Bits.BR_VALUE */
#define IFX_SCR_SSC_BRH_BR_VALUE_OFF (0u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P0 */
#define IFX_SCR_P_OUT_P0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P0 */
#define IFX_SCR_P_OUT_P0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P0 */
#define IFX_SCR_P_OUT_P0_OFF (0u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P1 */
#define IFX_SCR_P_OUT_P1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P1 */
#define IFX_SCR_P_OUT_P1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P1 */
#define IFX_SCR_P_OUT_P1_OFF (1u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P2 */
#define IFX_SCR_P_OUT_P2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P2 */
#define IFX_SCR_P_OUT_P2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P2 */
#define IFX_SCR_P_OUT_P2_OFF (2u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P3 */
#define IFX_SCR_P_OUT_P3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P3 */
#define IFX_SCR_P_OUT_P3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P3 */
#define IFX_SCR_P_OUT_P3_OFF (3u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P4 */
#define IFX_SCR_P_OUT_P4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P4 */
#define IFX_SCR_P_OUT_P4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P4 */
#define IFX_SCR_P_OUT_P4_OFF (4u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P5 */
#define IFX_SCR_P_OUT_P5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P5 */
#define IFX_SCR_P_OUT_P5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P5 */
#define IFX_SCR_P_OUT_P5_OFF (5u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P6 */
#define IFX_SCR_P_OUT_P6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P6 */
#define IFX_SCR_P_OUT_P6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P6 */
#define IFX_SCR_P_OUT_P6_OFF (6u)

/** \brief Length for Ifx_SCR_P_OUT_Bits.P7 */
#define IFX_SCR_P_OUT_P7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OUT_Bits.P7 */
#define IFX_SCR_P_OUT_P7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OUT_Bits.P7 */
#define IFX_SCR_P_OUT_P7_OFF (7u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P0 */
#define IFX_SCR_P_IN_P0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P0 */
#define IFX_SCR_P_IN_P0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P0 */
#define IFX_SCR_P_IN_P0_OFF (0u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P1 */
#define IFX_SCR_P_IN_P1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P1 */
#define IFX_SCR_P_IN_P1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P1 */
#define IFX_SCR_P_IN_P1_OFF (1u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P2 */
#define IFX_SCR_P_IN_P2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P2 */
#define IFX_SCR_P_IN_P2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P2 */
#define IFX_SCR_P_IN_P2_OFF (2u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P3 */
#define IFX_SCR_P_IN_P3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P3 */
#define IFX_SCR_P_IN_P3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P3 */
#define IFX_SCR_P_IN_P3_OFF (3u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P4 */
#define IFX_SCR_P_IN_P4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P4 */
#define IFX_SCR_P_IN_P4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P4 */
#define IFX_SCR_P_IN_P4_OFF (4u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P5 */
#define IFX_SCR_P_IN_P5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P5 */
#define IFX_SCR_P_IN_P5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P5 */
#define IFX_SCR_P_IN_P5_OFF (5u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P6 */
#define IFX_SCR_P_IN_P6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P6 */
#define IFX_SCR_P_IN_P6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P6 */
#define IFX_SCR_P_IN_P6_OFF (6u)

/** \brief Length for Ifx_SCR_P_IN_Bits.P7 */
#define IFX_SCR_P_IN_P7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_IN_Bits.P7 */
#define IFX_SCR_P_IN_P7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_IN_Bits.P7 */
#define IFX_SCR_P_IN_P7_OFF (7u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS0 */
#define IFX_SCR_P_OMSR_PS0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS0 */
#define IFX_SCR_P_OMSR_PS0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS0 */
#define IFX_SCR_P_OMSR_PS0_OFF (0u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS1 */
#define IFX_SCR_P_OMSR_PS1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS1 */
#define IFX_SCR_P_OMSR_PS1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS1 */
#define IFX_SCR_P_OMSR_PS1_OFF (1u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS2 */
#define IFX_SCR_P_OMSR_PS2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS2 */
#define IFX_SCR_P_OMSR_PS2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS2 */
#define IFX_SCR_P_OMSR_PS2_OFF (2u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS3 */
#define IFX_SCR_P_OMSR_PS3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS3 */
#define IFX_SCR_P_OMSR_PS3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS3 */
#define IFX_SCR_P_OMSR_PS3_OFF (3u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS4 */
#define IFX_SCR_P_OMSR_PS4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS4 */
#define IFX_SCR_P_OMSR_PS4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS4 */
#define IFX_SCR_P_OMSR_PS4_OFF (4u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS5 */
#define IFX_SCR_P_OMSR_PS5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS5 */
#define IFX_SCR_P_OMSR_PS5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS5 */
#define IFX_SCR_P_OMSR_PS5_OFF (5u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS6 */
#define IFX_SCR_P_OMSR_PS6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS6 */
#define IFX_SCR_P_OMSR_PS6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS6 */
#define IFX_SCR_P_OMSR_PS6_OFF (6u)

/** \brief Length for Ifx_SCR_P_OMSR_Bits.PS7 */
#define IFX_SCR_P_OMSR_PS7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMSR_Bits.PS7 */
#define IFX_SCR_P_OMSR_PS7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMSR_Bits.PS7 */
#define IFX_SCR_P_OMSR_PS7_OFF (7u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL0 */
#define IFX_SCR_P_OMCR_PCL0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL0 */
#define IFX_SCR_P_OMCR_PCL0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL0 */
#define IFX_SCR_P_OMCR_PCL0_OFF (0u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL1 */
#define IFX_SCR_P_OMCR_PCL1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL1 */
#define IFX_SCR_P_OMCR_PCL1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL1 */
#define IFX_SCR_P_OMCR_PCL1_OFF (1u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL2 */
#define IFX_SCR_P_OMCR_PCL2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL2 */
#define IFX_SCR_P_OMCR_PCL2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL2 */
#define IFX_SCR_P_OMCR_PCL2_OFF (2u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL3 */
#define IFX_SCR_P_OMCR_PCL3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL3 */
#define IFX_SCR_P_OMCR_PCL3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL3 */
#define IFX_SCR_P_OMCR_PCL3_OFF (3u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL4 */
#define IFX_SCR_P_OMCR_PCL4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL4 */
#define IFX_SCR_P_OMCR_PCL4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL4 */
#define IFX_SCR_P_OMCR_PCL4_OFF (4u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL5 */
#define IFX_SCR_P_OMCR_PCL5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL5 */
#define IFX_SCR_P_OMCR_PCL5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL5 */
#define IFX_SCR_P_OMCR_PCL5_OFF (5u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL6 */
#define IFX_SCR_P_OMCR_PCL6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL6 */
#define IFX_SCR_P_OMCR_PCL6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL6 */
#define IFX_SCR_P_OMCR_PCL6_OFF (6u)

/** \brief Length for Ifx_SCR_P_OMCR_Bits.PCL7 */
#define IFX_SCR_P_OMCR_PCL7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMCR_Bits.PCL7 */
#define IFX_SCR_P_OMCR_PCL7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMCR_Bits.PCL7 */
#define IFX_SCR_P_OMCR_PCL7_OFF (7u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL0 */
#define IFX_SCR_P_OMTR_PTL0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL0 */
#define IFX_SCR_P_OMTR_PTL0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL0 */
#define IFX_SCR_P_OMTR_PTL0_OFF (0u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL1 */
#define IFX_SCR_P_OMTR_PTL1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL1 */
#define IFX_SCR_P_OMTR_PTL1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL1 */
#define IFX_SCR_P_OMTR_PTL1_OFF (1u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL2 */
#define IFX_SCR_P_OMTR_PTL2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL2 */
#define IFX_SCR_P_OMTR_PTL2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL2 */
#define IFX_SCR_P_OMTR_PTL2_OFF (2u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL3 */
#define IFX_SCR_P_OMTR_PTL3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL3 */
#define IFX_SCR_P_OMTR_PTL3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL3 */
#define IFX_SCR_P_OMTR_PTL3_OFF (3u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL4 */
#define IFX_SCR_P_OMTR_PTL4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL4 */
#define IFX_SCR_P_OMTR_PTL4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL4 */
#define IFX_SCR_P_OMTR_PTL4_OFF (4u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL5 */
#define IFX_SCR_P_OMTR_PTL5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL5 */
#define IFX_SCR_P_OMTR_PTL5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL5 */
#define IFX_SCR_P_OMTR_PTL5_OFF (5u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL6 */
#define IFX_SCR_P_OMTR_PTL6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL6 */
#define IFX_SCR_P_OMTR_PTL6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL6 */
#define IFX_SCR_P_OMTR_PTL6_OFF (6u)

/** \brief Length for Ifx_SCR_P_OMTR_Bits.PTL7 */
#define IFX_SCR_P_OMTR_PTL7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_OMTR_Bits.PTL7 */
#define IFX_SCR_P_OMTR_PTL7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_OMTR_Bits.PTL7 */
#define IFX_SCR_P_OMTR_PTL7_OFF (7u)

/** \brief Length for Ifx_SCR_P_IOCR_Bits.PC */
#define IFX_SCR_P_IOCR_PC_LEN (5u)

/** \brief Mask for Ifx_SCR_P_IOCR_Bits.PC */
#define IFX_SCR_P_IOCR_PC_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_P_IOCR_Bits.PC */
#define IFX_SCR_P_IOCR_PC_OFF (3u)

/** \brief Length for Ifx_SCR_P_PDR0_Bits.PD0 */
#define IFX_SCR_P_PDR0_PD0_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR0_Bits.PD0 */
#define IFX_SCR_P_PDR0_PD0_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR0_Bits.PD0 */
#define IFX_SCR_P_PDR0_PD0_OFF (0u)

/** \brief Length for Ifx_SCR_P_PDR0_Bits.PL0 */
#define IFX_SCR_P_PDR0_PL0_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR0_Bits.PL0 */
#define IFX_SCR_P_PDR0_PL0_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR0_Bits.PL0 */
#define IFX_SCR_P_PDR0_PL0_OFF (2u)

/** \brief Length for Ifx_SCR_P_PDR0_Bits.PD1 */
#define IFX_SCR_P_PDR0_PD1_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR0_Bits.PD1 */
#define IFX_SCR_P_PDR0_PD1_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR0_Bits.PD1 */
#define IFX_SCR_P_PDR0_PD1_OFF (4u)

/** \brief Length for Ifx_SCR_P_PDR0_Bits.PL1 */
#define IFX_SCR_P_PDR0_PL1_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR0_Bits.PL1 */
#define IFX_SCR_P_PDR0_PL1_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR0_Bits.PL1 */
#define IFX_SCR_P_PDR0_PL1_OFF (6u)

/** \brief Length for Ifx_SCR_P_PDR2_Bits.PD2 */
#define IFX_SCR_P_PDR2_PD2_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR2_Bits.PD2 */
#define IFX_SCR_P_PDR2_PD2_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR2_Bits.PD2 */
#define IFX_SCR_P_PDR2_PD2_OFF (0u)

/** \brief Length for Ifx_SCR_P_PDR2_Bits.PL2 */
#define IFX_SCR_P_PDR2_PL2_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR2_Bits.PL2 */
#define IFX_SCR_P_PDR2_PL2_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR2_Bits.PL2 */
#define IFX_SCR_P_PDR2_PL2_OFF (2u)

/** \brief Length for Ifx_SCR_P_PDR2_Bits.PD3 */
#define IFX_SCR_P_PDR2_PD3_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR2_Bits.PD3 */
#define IFX_SCR_P_PDR2_PD3_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR2_Bits.PD3 */
#define IFX_SCR_P_PDR2_PD3_OFF (4u)

/** \brief Length for Ifx_SCR_P_PDR2_Bits.PL3 */
#define IFX_SCR_P_PDR2_PL3_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR2_Bits.PL3 */
#define IFX_SCR_P_PDR2_PL3_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR2_Bits.PL3 */
#define IFX_SCR_P_PDR2_PL3_OFF (6u)

/** \brief Length for Ifx_SCR_P_PDR4_Bits.PD4 */
#define IFX_SCR_P_PDR4_PD4_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR4_Bits.PD4 */
#define IFX_SCR_P_PDR4_PD4_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR4_Bits.PD4 */
#define IFX_SCR_P_PDR4_PD4_OFF (0u)

/** \brief Length for Ifx_SCR_P_PDR4_Bits.PL4 */
#define IFX_SCR_P_PDR4_PL4_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR4_Bits.PL4 */
#define IFX_SCR_P_PDR4_PL4_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR4_Bits.PL4 */
#define IFX_SCR_P_PDR4_PL4_OFF (2u)

/** \brief Length for Ifx_SCR_P_PDR4_Bits.PD5 */
#define IFX_SCR_P_PDR4_PD5_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR4_Bits.PD5 */
#define IFX_SCR_P_PDR4_PD5_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR4_Bits.PD5 */
#define IFX_SCR_P_PDR4_PD5_OFF (4u)

/** \brief Length for Ifx_SCR_P_PDR4_Bits.PL5 */
#define IFX_SCR_P_PDR4_PL5_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR4_Bits.PL5 */
#define IFX_SCR_P_PDR4_PL5_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR4_Bits.PL5 */
#define IFX_SCR_P_PDR4_PL5_OFF (6u)

/** \brief Length for Ifx_SCR_P_PDR6_Bits.PD6 */
#define IFX_SCR_P_PDR6_PD6_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR6_Bits.PD6 */
#define IFX_SCR_P_PDR6_PD6_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR6_Bits.PD6 */
#define IFX_SCR_P_PDR6_PD6_OFF (0u)

/** \brief Length for Ifx_SCR_P_PDR6_Bits.PL6 */
#define IFX_SCR_P_PDR6_PL6_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR6_Bits.PL6 */
#define IFX_SCR_P_PDR6_PL6_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR6_Bits.PL6 */
#define IFX_SCR_P_PDR6_PL6_OFF (2u)

/** \brief Length for Ifx_SCR_P_PDR6_Bits.PD7 */
#define IFX_SCR_P_PDR6_PD7_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR6_Bits.PD7 */
#define IFX_SCR_P_PDR6_PD7_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR6_Bits.PD7 */
#define IFX_SCR_P_PDR6_PD7_OFF (4u)

/** \brief Length for Ifx_SCR_P_PDR6_Bits.PL7 */
#define IFX_SCR_P_PDR6_PL7_LEN (2u)

/** \brief Mask for Ifx_SCR_P_PDR6_Bits.PL7 */
#define IFX_SCR_P_PDR6_PL7_MSK (0x3u)

/** \brief Offset for Ifx_SCR_P_PDR6_Bits.PL7 */
#define IFX_SCR_P_PDR6_PL7_OFF (6u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS0 */
#define IFX_SCR_P_PDISC_PDIS0_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS0 */
#define IFX_SCR_P_PDISC_PDIS0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS0 */
#define IFX_SCR_P_PDISC_PDIS0_OFF (0u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS1 */
#define IFX_SCR_P_PDISC_PDIS1_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS1 */
#define IFX_SCR_P_PDISC_PDIS1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS1 */
#define IFX_SCR_P_PDISC_PDIS1_OFF (1u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS2 */
#define IFX_SCR_P_PDISC_PDIS2_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS2 */
#define IFX_SCR_P_PDISC_PDIS2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS2 */
#define IFX_SCR_P_PDISC_PDIS2_OFF (2u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS3 */
#define IFX_SCR_P_PDISC_PDIS3_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS3 */
#define IFX_SCR_P_PDISC_PDIS3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS3 */
#define IFX_SCR_P_PDISC_PDIS3_OFF (3u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS4 */
#define IFX_SCR_P_PDISC_PDIS4_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS4 */
#define IFX_SCR_P_PDISC_PDIS4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS4 */
#define IFX_SCR_P_PDISC_PDIS4_OFF (4u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS5 */
#define IFX_SCR_P_PDISC_PDIS5_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS5 */
#define IFX_SCR_P_PDISC_PDIS5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS5 */
#define IFX_SCR_P_PDISC_PDIS5_OFF (5u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS6 */
#define IFX_SCR_P_PDISC_PDIS6_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS6 */
#define IFX_SCR_P_PDISC_PDIS6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS6 */
#define IFX_SCR_P_PDISC_PDIS6_OFF (6u)

/** \brief Length for Ifx_SCR_P_PDISC_Bits.PDIS7 */
#define IFX_SCR_P_PDISC_PDIS7_LEN (1u)

/** \brief Mask for Ifx_SCR_P_PDISC_Bits.PDIS7 */
#define IFX_SCR_P_PDISC_PDIS7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_P_PDISC_Bits.PDIS7 */
#define IFX_SCR_P_PDISC_PDIS7_OFF (7u)

/** \brief Length for Ifx_SCR_WCAN_CFG_Bits.WCAN_EN */
#define IFX_SCR_WCAN_CFG_WCAN_EN_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_CFG_Bits.WCAN_EN */
#define IFX_SCR_WCAN_CFG_WCAN_EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_CFG_Bits.WCAN_EN */
#define IFX_SCR_WCAN_CFG_WCAN_EN_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_CFG_Bits.SELWK_EN */
#define IFX_SCR_WCAN_CFG_SELWK_EN_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_CFG_Bits.SELWK_EN */
#define IFX_SCR_WCAN_CFG_SELWK_EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_CFG_Bits.SELWK_EN */
#define IFX_SCR_WCAN_CFG_SELWK_EN_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_CFG_Bits.CCE */
#define IFX_SCR_WCAN_CFG_CCE_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_CFG_Bits.CCE */
#define IFX_SCR_WCAN_CFG_CCE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_CFG_Bits.CCE */
#define IFX_SCR_WCAN_CFG_CCE_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_CFG_Bits.WCANRXDIS */
#define IFX_SCR_WCAN_CFG_WCANRXDIS_LEN (4u)

/** \brief Mask for Ifx_SCR_WCAN_CFG_Bits.WCANRXDIS */
#define IFX_SCR_WCAN_CFG_WCANRXDIS_MSK (0xfu)

/** \brief Offset for Ifx_SCR_WCAN_CFG_Bits.WCANRXDIS */
#define IFX_SCR_WCAN_CFG_WCANRXDIS_OFF (4u)

/** \brief Length for Ifx_SCR_WCAN_INTMRSLT_Bits.CANTOMASK */
#define IFX_SCR_WCAN_INTMRSLT_CANTOMASK_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTMRSLT_Bits.CANTOMASK */
#define IFX_SCR_WCAN_INTMRSLT_CANTOMASK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTMRSLT_Bits.CANTOMASK */
#define IFX_SCR_WCAN_INTMRSLT_CANTOMASK_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_INTMRSLT_Bits.ERRMASK */
#define IFX_SCR_WCAN_INTMRSLT_ERRMASK_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTMRSLT_Bits.ERRMASK */
#define IFX_SCR_WCAN_INTMRSLT_ERRMASK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTMRSLT_Bits.ERRMASK */
#define IFX_SCR_WCAN_INTMRSLT_ERRMASK_OFF (1u)

/** \brief Length for Ifx_SCR_WCAN_INTMRSLT_Bits.WUFMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUFMASK_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTMRSLT_Bits.WUFMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUFMASK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTMRSLT_Bits.WUFMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUFMASK_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_INTMRSLT_Bits.WUPMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUPMASK_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTMRSLT_Bits.WUPMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUPMASK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTMRSLT_Bits.WUPMASK */
#define IFX_SCR_WCAN_INTMRSLT_WUPMASK_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_CDR_CTRL_Bits.CDREN */
#define IFX_SCR_WCAN_CDR_CTRL_CDREN_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_CTRL_Bits.CDREN */
#define IFX_SCR_WCAN_CDR_CTRL_CDREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_CDR_CTRL_Bits.CDREN */
#define IFX_SCR_WCAN_CDR_CTRL_CDREN_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_CDR_CTRL_Bits.ESF */
#define IFX_SCR_WCAN_CDR_CTRL_ESF_LEN (2u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_CTRL_Bits.ESF */
#define IFX_SCR_WCAN_CDR_CTRL_ESF_MSK (0x3u)

/** \brief Offset for Ifx_SCR_WCAN_CDR_CTRL_Bits.ESF */
#define IFX_SCR_WCAN_CDR_CTRL_ESF_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_CDR_UPPER_CTRL_Bits.UPPER */
#define IFX_SCR_WCAN_CDR_UPPER_CTRL_UPPER_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_UPPER_CTRL_Bits.UPPER */
#define IFX_SCR_WCAN_CDR_UPPER_CTRL_UPPER_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_CDR_UPPER_CTRL_Bits.UPPER */
#define IFX_SCR_WCAN_CDR_UPPER_CTRL_UPPER_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_CDR_LOWER_CTRL_Bits.LOWER */
#define IFX_SCR_WCAN_CDR_LOWER_CTRL_LOWER_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_LOWER_CTRL_Bits.LOWER */
#define IFX_SCR_WCAN_CDR_LOWER_CTRL_LOWER_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_CDR_LOWER_CTRL_Bits.LOWER */
#define IFX_SCR_WCAN_CDR_LOWER_CTRL_LOWER_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_CDR_MEAS_HIGH_Bits.HIGH */
#define IFX_SCR_WCAN_CDR_MEAS_HIGH_HIGH_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_MEAS_HIGH_Bits.HIGH */
#define IFX_SCR_WCAN_CDR_MEAS_HIGH_HIGH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_CDR_MEAS_HIGH_Bits.HIGH */
#define IFX_SCR_WCAN_CDR_MEAS_HIGH_HIGH_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_CDR_MEAS_LOW_Bits.LOW */
#define IFX_SCR_WCAN_CDR_MEAS_LOW_LOW_LEN (6u)

/** \brief Mask for Ifx_SCR_WCAN_CDR_MEAS_LOW_Bits.LOW */
#define IFX_SCR_WCAN_CDR_MEAS_LOW_LOW_MSK (0x3fu)

/** \brief Offset for Ifx_SCR_WCAN_CDR_MEAS_LOW_Bits.LOW */
#define IFX_SCR_WCAN_CDR_MEAS_LOW_LOW_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_FD_CTRL_Bits.FDEN */
#define IFX_SCR_WCAN_FD_CTRL_FDEN_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_FD_CTRL_Bits.FDEN */
#define IFX_SCR_WCAN_FD_CTRL_FDEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_FD_CTRL_Bits.FDEN */
#define IFX_SCR_WCAN_FD_CTRL_FDEN_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_FD_CTRL_Bits.FDFILT */
#define IFX_SCR_WCAN_FD_CTRL_FDFILT_LEN (3u)

/** \brief Mask for Ifx_SCR_WCAN_FD_CTRL_Bits.FDFILT */
#define IFX_SCR_WCAN_FD_CTRL_FDFILT_MSK (0x7u)

/** \brief Offset for Ifx_SCR_WCAN_FD_CTRL_Bits.FDFILT */
#define IFX_SCR_WCAN_FD_CTRL_FDFILT_OFF (1u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.SWACK */
#define IFX_SCR_WCAN_INTESTAT0_SWACK_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.SWACK */
#define IFX_SCR_WCAN_INTESTAT0_SWACK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.SWACK */
#define IFX_SCR_WCAN_INTESTAT0_SWACK_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.MODE */
#define IFX_SCR_WCAN_INTESTAT0_MODE_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.MODE */
#define IFX_SCR_WCAN_INTESTAT0_MODE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.MODE */
#define IFX_SCR_WCAN_INTESTAT0_MODE_OFF (1u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.SYSERR */
#define IFX_SCR_WCAN_INTESTAT0_SYSERR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.SYSERR */
#define IFX_SCR_WCAN_INTESTAT0_SYSERR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.SYSERR */
#define IFX_SCR_WCAN_INTESTAT0_SYSERR_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.CANTO */
#define IFX_SCR_WCAN_INTESTAT0_CANTO_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.CANTO */
#define IFX_SCR_WCAN_INTESTAT0_CANTO_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.CANTO */
#define IFX_SCR_WCAN_INTESTAT0_CANTO_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.ECOFL */
#define IFX_SCR_WCAN_INTESTAT0_ECOFL_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.ECOFL */
#define IFX_SCR_WCAN_INTESTAT0_ECOFL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.ECOFL */
#define IFX_SCR_WCAN_INTESTAT0_ECOFL_OFF (4u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.MORC */
#define IFX_SCR_WCAN_INTESTAT0_MORC_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.MORC */
#define IFX_SCR_WCAN_INTESTAT0_MORC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.MORC */
#define IFX_SCR_WCAN_INTESTAT0_MORC_OFF (5u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.ERSEL */
#define IFX_SCR_WCAN_INTESTAT0_ERSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.ERSEL */
#define IFX_SCR_WCAN_INTESTAT0_ERSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.ERSEL */
#define IFX_SCR_WCAN_INTESTAT0_ERSEL_OFF (6u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT0_Bits.WUP */
#define IFX_SCR_WCAN_INTESTAT0_WUP_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT0_Bits.WUP */
#define IFX_SCR_WCAN_INTESTAT0_WUP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT0_Bits.WUP */
#define IFX_SCR_WCAN_INTESTAT0_WUP_OFF (7u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.WUF */
#define IFX_SCR_WCAN_INTESTAT1_WUF_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.WUF */
#define IFX_SCR_WCAN_INTESTAT1_WUF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.WUF */
#define IFX_SCR_WCAN_INTESTAT1_WUF_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.SYNC */
#define IFX_SCR_WCAN_INTESTAT1_SYNC_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.SYNC */
#define IFX_SCR_WCAN_INTESTAT1_SYNC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.SYNC */
#define IFX_SCR_WCAN_INTESTAT1_SYNC_OFF (1u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.SWKSET */
#define IFX_SCR_WCAN_INTESTAT1_SWKSET_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.SWKSET */
#define IFX_SCR_WCAN_INTESTAT1_SWKSET_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.SWKSET */
#define IFX_SCR_WCAN_INTESTAT1_SWKSET_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.CANSIL */
#define IFX_SCR_WCAN_INTESTAT1_CANSIL_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.CANSIL */
#define IFX_SCR_WCAN_INTESTAT1_CANSIL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.CANSIL */
#define IFX_SCR_WCAN_INTESTAT1_CANSIL_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.FDF */
#define IFX_SCR_WCAN_INTESTAT1_FDF_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.FDF */
#define IFX_SCR_WCAN_INTESTAT1_FDF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.FDF */
#define IFX_SCR_WCAN_INTESTAT1_FDF_OFF (4u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDF */
#define IFX_SCR_WCAN_INTESTAT1_RXDF_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDF */
#define IFX_SCR_WCAN_INTESTAT1_RXDF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDF */
#define IFX_SCR_WCAN_INTESTAT1_RXDF_OFF (5u)

/** \brief Length for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDS */
#define IFX_SCR_WCAN_INTESTAT1_RXDS_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDS */
#define IFX_SCR_WCAN_INTESTAT1_RXDS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESTAT1_Bits.RXDS */
#define IFX_SCR_WCAN_INTESTAT1_RXDS_OFF (6u)

/** \brief Length for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNT */
#define IFX_SCR_WCAN_FRMERRCNT_ECNT_LEN (6u)

/** \brief Mask for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNT */
#define IFX_SCR_WCAN_FRMERRCNT_ECNT_MSK (0x3fu)

/** \brief Offset for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNT */
#define IFX_SCR_WCAN_FRMERRCNT_ECNT_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_FRMERRCNT_Bits.FDEC_DIS */
#define IFX_SCR_WCAN_FRMERRCNT_FDEC_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_FRMERRCNT_Bits.FDEC_DIS */
#define IFX_SCR_WCAN_FRMERRCNT_FDEC_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_FRMERRCNT_Bits.FDEC_DIS */
#define IFX_SCR_WCAN_FRMERRCNT_FDEC_DIS_OFF (6u)

/** \brief Length for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNTCLR */
#define IFX_SCR_WCAN_FRMERRCNT_ECNTCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNTCLR */
#define IFX_SCR_WCAN_FRMERRCNT_ECNTCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_FRMERRCNT_Bits.ECNTCLR */
#define IFX_SCR_WCAN_FRMERRCNT_ECNTCLR_OFF (7u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.SYSERRCLR */
#define IFX_SCR_WCAN_INTESCLR0_SYSERRCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.SYSERRCLR */
#define IFX_SCR_WCAN_INTESCLR0_SYSERRCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.SYSERRCLR */
#define IFX_SCR_WCAN_INTESCLR0_SYSERRCLR_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.CANTOCLR */
#define IFX_SCR_WCAN_INTESCLR0_CANTOCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.CANTOCLR */
#define IFX_SCR_WCAN_INTESCLR0_CANTOCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.CANTOCLR */
#define IFX_SCR_WCAN_INTESCLR0_CANTOCLR_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.ECOFLCLR */
#define IFX_SCR_WCAN_INTESCLR0_ECOFLCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.ECOFLCLR */
#define IFX_SCR_WCAN_INTESCLR0_ECOFLCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.ECOFLCLR */
#define IFX_SCR_WCAN_INTESCLR0_ECOFLCLR_OFF (4u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.MORCCLR */
#define IFX_SCR_WCAN_INTESCLR0_MORCCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.MORCCLR */
#define IFX_SCR_WCAN_INTESCLR0_MORCCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.MORCCLR */
#define IFX_SCR_WCAN_INTESCLR0_MORCCLR_OFF (5u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.ERSELCLR */
#define IFX_SCR_WCAN_INTESCLR0_ERSELCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.ERSELCLR */
#define IFX_SCR_WCAN_INTESCLR0_ERSELCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.ERSELCLR */
#define IFX_SCR_WCAN_INTESCLR0_ERSELCLR_OFF (6u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR0_Bits.WUPCLR */
#define IFX_SCR_WCAN_INTESCLR0_WUPCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR0_Bits.WUPCLR */
#define IFX_SCR_WCAN_INTESCLR0_WUPCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR0_Bits.WUPCLR */
#define IFX_SCR_WCAN_INTESCLR0_WUPCLR_OFF (7u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR1_Bits.WUFCLR */
#define IFX_SCR_WCAN_INTESCLR1_WUFCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR1_Bits.WUFCLR */
#define IFX_SCR_WCAN_INTESCLR1_WUFCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR1_Bits.WUFCLR */
#define IFX_SCR_WCAN_INTESCLR1_WUFCLR_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR1_Bits.SYNCCLR */
#define IFX_SCR_WCAN_INTESCLR1_SYNCCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR1_Bits.SYNCCLR */
#define IFX_SCR_WCAN_INTESCLR1_SYNCCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR1_Bits.SYNCCLR */
#define IFX_SCR_WCAN_INTESCLR1_SYNCCLR_OFF (1u)

/** \brief Length for Ifx_SCR_WCAN_INTESCLR1_Bits.CANSILCLR */
#define IFX_SCR_WCAN_INTESCLR1_CANSILCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_INTESCLR1_Bits.CANSILCLR */
#define IFX_SCR_WCAN_INTESCLR1_CANSILCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_INTESCLR1_Bits.CANSILCLR */
#define IFX_SCR_WCAN_INTESCLR1_CANSILCLR_OFF (3u)

/** \brief Length for Ifx_SCR_WCAN_BTL1_CTRL_Bits.TBIT */
#define IFX_SCR_WCAN_BTL1_CTRL_TBIT_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_BTL1_CTRL_Bits.TBIT */
#define IFX_SCR_WCAN_BTL1_CTRL_TBIT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_BTL1_CTRL_Bits.TBIT */
#define IFX_SCR_WCAN_BTL1_CTRL_TBIT_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_BTL2_CTRL_Bits.SP */
#define IFX_SCR_WCAN_BTL2_CTRL_SP_LEN (6u)

/** \brief Mask for Ifx_SCR_WCAN_BTL2_CTRL_Bits.SP */
#define IFX_SCR_WCAN_BTL2_CTRL_SP_MSK (0x3fu)

/** \brief Offset for Ifx_SCR_WCAN_BTL2_CTRL_Bits.SP */
#define IFX_SCR_WCAN_BTL2_CTRL_SP_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_BTL2_CTRL_Bits.BRP */
#define IFX_SCR_WCAN_BTL2_CTRL_BRP_LEN (2u)

/** \brief Mask for Ifx_SCR_WCAN_BTL2_CTRL_Bits.BRP */
#define IFX_SCR_WCAN_BTL2_CTRL_BRP_MSK (0x3u)

/** \brief Offset for Ifx_SCR_WCAN_BTL2_CTRL_Bits.BRP */
#define IFX_SCR_WCAN_BTL2_CTRL_BRP_OFF (6u)

/** \brief Length for Ifx_SCR_WCAN_DLC_CTRL_Bits.DLC */
#define IFX_SCR_WCAN_DLC_CTRL_DLC_LEN (4u)

/** \brief Mask for Ifx_SCR_WCAN_DLC_CTRL_Bits.DLC */
#define IFX_SCR_WCAN_DLC_CTRL_DLC_MSK (0xfu)

/** \brief Offset for Ifx_SCR_WCAN_DLC_CTRL_Bits.DLC */
#define IFX_SCR_WCAN_DLC_CTRL_DLC_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_ID0_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID0_CTRL_ID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_ID0_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID0_CTRL_ID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_ID0_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID0_CTRL_ID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_ID1_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID1_CTRL_ID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_ID1_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID1_CTRL_ID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_ID1_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID1_CTRL_ID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_ID2_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID2_CTRL_ID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_ID2_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID2_CTRL_ID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_ID2_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID2_CTRL_ID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_ID3_CTRL_Bits.IDE */
#define IFX_SCR_WCAN_ID3_CTRL_IDE_LEN (1u)

/** \brief Mask for Ifx_SCR_WCAN_ID3_CTRL_Bits.IDE */
#define IFX_SCR_WCAN_ID3_CTRL_IDE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WCAN_ID3_CTRL_Bits.IDE */
#define IFX_SCR_WCAN_ID3_CTRL_IDE_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_ID3_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID3_CTRL_ID_LEN (5u)

/** \brief Mask for Ifx_SCR_WCAN_ID3_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID3_CTRL_ID_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_WCAN_ID3_CTRL_Bits.ID */
#define IFX_SCR_WCAN_ID3_CTRL_ID_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_MASK_ID0_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID0_CTRL_MID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_MASK_ID0_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID0_CTRL_MID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_MASK_ID0_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID0_CTRL_MID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_MASK_ID1_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID1_CTRL_MID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_MASK_ID1_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID1_CTRL_MID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_MASK_ID1_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID1_CTRL_MID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_MASK_ID2_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID2_CTRL_MID_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_MASK_ID2_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID2_CTRL_MID_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_MASK_ID2_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID2_CTRL_MID_OFF (0u)

/** \brief Length for Ifx_SCR_WCAN_MASK_ID3_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID3_CTRL_MID_LEN (5u)

/** \brief Mask for Ifx_SCR_WCAN_MASK_ID3_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID3_CTRL_MID_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_WCAN_MASK_ID3_CTRL_Bits.MID */
#define IFX_SCR_WCAN_MASK_ID3_CTRL_MID_OFF (2u)

/** \brief Length for Ifx_SCR_WCAN_DATA_CTRL_Bits.DATA */
#define IFX_SCR_WCAN_DATA_CTRL_DATA_LEN (8u)

/** \brief Mask for Ifx_SCR_WCAN_DATA_CTRL_Bits.DATA */
#define IFX_SCR_WCAN_DATA_CTRL_DATA_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WCAN_DATA_CTRL_Bits.DATA */
#define IFX_SCR_WCAN_DATA_CTRL_DATA_OFF (0u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.RI */
#define IFX_SCR_UART_SCON_RI_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.RI */
#define IFX_SCR_UART_SCON_RI_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.RI */
#define IFX_SCR_UART_SCON_RI_OFF (0u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.TI */
#define IFX_SCR_UART_SCON_TI_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.TI */
#define IFX_SCR_UART_SCON_TI_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.TI */
#define IFX_SCR_UART_SCON_TI_OFF (1u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.RB8 */
#define IFX_SCR_UART_SCON_RB8_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.RB8 */
#define IFX_SCR_UART_SCON_RB8_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.RB8 */
#define IFX_SCR_UART_SCON_RB8_OFF (2u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.TB8 */
#define IFX_SCR_UART_SCON_TB8_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.TB8 */
#define IFX_SCR_UART_SCON_TB8_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.TB8 */
#define IFX_SCR_UART_SCON_TB8_OFF (3u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.REN */
#define IFX_SCR_UART_SCON_REN_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.REN */
#define IFX_SCR_UART_SCON_REN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.REN */
#define IFX_SCR_UART_SCON_REN_OFF (4u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.SM2 */
#define IFX_SCR_UART_SCON_SM2_LEN (1u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.SM2 */
#define IFX_SCR_UART_SCON_SM2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.SM2 */
#define IFX_SCR_UART_SCON_SM2_OFF (5u)

/** \brief Length for Ifx_SCR_UART_SCON_Bits.SM01 */
#define IFX_SCR_UART_SCON_SM01_LEN (2u)

/** \brief Mask for Ifx_SCR_UART_SCON_Bits.SM01 */
#define IFX_SCR_UART_SCON_SM01_MSK (0x3u)

/** \brief Offset for Ifx_SCR_UART_SCON_Bits.SM01 */
#define IFX_SCR_UART_SCON_SM01_OFF (6u)

/** \brief Length for Ifx_SCR_UART_SBUF_Bits.VAL */
#define IFX_SCR_UART_SBUF_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_UART_SBUF_Bits.VAL */
#define IFX_SCR_UART_SBUF_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_UART_SBUF_Bits.VAL */
#define IFX_SCR_UART_SBUF_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_LIN_BGL_Bits.FD_SEL */
#define IFX_SCR_LIN_BGL_FD_SEL_LEN (5u)

/** \brief Mask for Ifx_SCR_LIN_BGL_Bits.FD_SEL */
#define IFX_SCR_LIN_BGL_FD_SEL_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_LIN_BGL_Bits.FD_SEL */
#define IFX_SCR_LIN_BGL_FD_SEL_OFF (0u)

/** \brief Length for Ifx_SCR_LIN_BGL_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGL_BR_VALUE_LEN (3u)

/** \brief Mask for Ifx_SCR_LIN_BGL_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGL_BR_VALUE_MSK (0x7u)

/** \brief Offset for Ifx_SCR_LIN_BGL_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGL_BR_VALUE_OFF (5u)

/** \brief Length for Ifx_SCR_LIN_BCON_Bits.R */
#define IFX_SCR_LIN_BCON_R_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_BCON_Bits.R */
#define IFX_SCR_LIN_BCON_R_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_BCON_Bits.R */
#define IFX_SCR_LIN_BCON_R_OFF (0u)

/** \brief Length for Ifx_SCR_LIN_BCON_Bits.BRPRE */
#define IFX_SCR_LIN_BCON_BRPRE_LEN (3u)

/** \brief Mask for Ifx_SCR_LIN_BCON_Bits.BRPRE */
#define IFX_SCR_LIN_BCON_BRPRE_MSK (0x7u)

/** \brief Offset for Ifx_SCR_LIN_BCON_Bits.BRPRE */
#define IFX_SCR_LIN_BCON_BRPRE_OFF (1u)

/** \brief Length for Ifx_SCR_LIN_BCON_Bits.BRDIS */
#define IFX_SCR_LIN_BCON_BRDIS_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_BCON_Bits.BRDIS */
#define IFX_SCR_LIN_BCON_BRDIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_BCON_Bits.BRDIS */
#define IFX_SCR_LIN_BCON_BRDIS_OFF (4u)

/** \brief Length for Ifx_SCR_LIN_BCON_Bits.BGSEL */
#define IFX_SCR_LIN_BCON_BGSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_LIN_BCON_Bits.BGSEL */
#define IFX_SCR_LIN_BCON_BGSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_LIN_BCON_Bits.BGSEL */
#define IFX_SCR_LIN_BCON_BGSEL_OFF (6u)

/** \brief Length for Ifx_SCR_LIN_STAT_Bits.BRK */
#define IFX_SCR_LIN_STAT_BRK_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_STAT_Bits.BRK */
#define IFX_SCR_LIN_STAT_BRK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_STAT_Bits.BRK */
#define IFX_SCR_LIN_STAT_BRK_OFF (3u)

/** \brief Length for Ifx_SCR_LIN_STAT_Bits.EOFSYN */
#define IFX_SCR_LIN_STAT_EOFSYN_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_STAT_Bits.EOFSYN */
#define IFX_SCR_LIN_STAT_EOFSYN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_STAT_Bits.EOFSYN */
#define IFX_SCR_LIN_STAT_EOFSYN_OFF (4u)

/** \brief Length for Ifx_SCR_LIN_STAT_Bits.ERRSYN */
#define IFX_SCR_LIN_STAT_ERRSYN_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_STAT_Bits.ERRSYN */
#define IFX_SCR_LIN_STAT_ERRSYN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_STAT_Bits.ERRSYN */
#define IFX_SCR_LIN_STAT_ERRSYN_OFF (5u)

/** \brief Length for Ifx_SCR_LIN_STAT_Bits.SYNEN */
#define IFX_SCR_LIN_STAT_SYNEN_LEN (1u)

/** \brief Mask for Ifx_SCR_LIN_STAT_Bits.SYNEN */
#define IFX_SCR_LIN_STAT_SYNEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_LIN_STAT_Bits.SYNEN */
#define IFX_SCR_LIN_STAT_SYNEN_OFF (6u)

/** \brief Length for Ifx_SCR_LIN_BGH_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGH_BR_VALUE_LEN (8u)

/** \brief Mask for Ifx_SCR_LIN_BGH_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGH_BR_VALUE_MSK (0xffu)

/** \brief Offset for Ifx_SCR_LIN_BGH_Bits.BR_VALUE */
#define IFX_SCR_LIN_BGH_BR_VALUE_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU1_T2_CON_CP_RL2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU1_T2_CON_CP_RL2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.CP_RL2 */
#define IFX_SCR_T2CCU1_T2_CON_CP_RL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU1_T2_CON_C_T2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU1_T2_CON_C_T2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.C_T2 */
#define IFX_SCR_T2CCU1_T2_CON_C_T2_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU1_T2_CON_TR2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU1_T2_CON_TR2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.TR2 */
#define IFX_SCR_T2CCU1_T2_CON_TR2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU1_T2_CON_EXEN2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU1_T2_CON_EXEN2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.EXEN2 */
#define IFX_SCR_T2CCU1_T2_CON_EXEN2_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU1_T2_CON_EXF2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU1_T2_CON_EXF2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.EXF2 */
#define IFX_SCR_T2CCU1_T2_CON_EXF2_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU1_T2_CON_TF2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU1_T2_CON_TF2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON_Bits.TF2 */
#define IFX_SCR_T2CCU1_T2_CON_TF2_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU1_T2_MOD_DCEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU1_T2_MOD_DCEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.DCEN */
#define IFX_SCR_T2CCU1_T2_MOD_DCEN_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU1_T2_MOD_T2PRE_LEN (3u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU1_T2_MOD_T2PRE_MSK (0x7u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2PRE */
#define IFX_SCR_T2CCU1_T2_MOD_T2PRE_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU1_T2_MOD_PREN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU1_T2_MOD_PREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.PREN */
#define IFX_SCR_T2CCU1_T2_MOD_PREN_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU1_T2_MOD_EDGESEL_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU1_T2_MOD_EDGESEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.EDGESEL */
#define IFX_SCR_T2CCU1_T2_MOD_EDGESEL_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU1_T2_MOD_T2RHEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU1_T2_MOD_T2RHEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2RHEN */
#define IFX_SCR_T2CCU1_T2_MOD_T2RHEN_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU1_T2_MOD_T2REGS_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU1_T2_MOD_T2REGS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_MOD_Bits.T2REGS */
#define IFX_SCR_T2CCU1_T2_MOD_T2REGS_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2L_RC2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2L_RC2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_RC2L_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2L_RC2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2H_RC2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2H_RC2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_RC2H_Bits.RC2 */
#define IFX_SCR_T2CCU1_T2_RC2H_RC2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2L_THL2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2L_THL2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_T2L_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2L_THL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2H_THL2_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2H_THL2_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_T2H_Bits.THL2 */
#define IFX_SCR_T2CCU1_T2_T2H_THL2_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_EXF2EN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_EXF2EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_EXF2EN_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_TF2EN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_TF2EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON1_Bits.TF2EN */
#define IFX_SCR_T2CCU1_T2_CON1_TF2EN_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU1_T2_CON1_INSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU1_T2_CON1_INSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON1_Bits.INSEL */
#define IFX_SCR_T2CCU1_T2_CON1_INSEL_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU1_T2_CON1_EXTINSEL_LEN (4u)

/** \brief Mask for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU1_T2_CON1_EXTINSEL_MSK (0xfu)

/** \brief Offset for Ifx_SCR_T2CCU1_T2_CON1_Bits.EXTINSEL */
#define IFX_SCR_T2CCU1_T2_CON1_EXTINSEL_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU1_CCEN_CCM0_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU1_CCEN_CCM0_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCEN_Bits.CCM0 */
#define IFX_SCR_T2CCU1_CCEN_CCM0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU1_CCEN_CCM1_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU1_CCEN_CCM1_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCEN_Bits.CCM1 */
#define IFX_SCR_T2CCU1_CCEN_CCM1_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU1_CCEN_CCM2_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU1_CCEN_CCM2_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCEN_Bits.CCM2 */
#define IFX_SCR_T2CCU1_CCEN_CCM2_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU1_CCEN_CCM3_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU1_CCEN_CCM3_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCEN_Bits.CCM3 */
#define IFX_SCR_T2CCU1_CCEN_CCM3_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB0 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB1 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB2 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB3_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB3 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB3_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB4 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB4_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTB5 */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTB5_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTTOV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTTOV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CCTTOV */
#define IFX_SCR_T2CCU1_CCTBSEL_CCTTOV_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU1_CCTBSEL_CASC_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU1_CCTBSEL_CASC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTBSEL_Bits.CASC */
#define IFX_SCR_T2CCU1_CCTBSEL_CASC_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELL_CCTREL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELL_CCTREL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTRELL_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELL_CCTREL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELH_CCTREL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELH_CCTREL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTRELH_Bits.CCTREL */
#define IFX_SCR_T2CCU1_CCTRELH_CCTREL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTL_CCT_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTL_CCT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTL_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTL_CCT_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTH_CCT_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTH_CCT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTH_Bits.CCT */
#define IFX_SCR_T2CCU1_CCTH_CCT_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU1_CCTCON_CCTST_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU1_CCTCON_CCTST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTST */
#define IFX_SCR_T2CCU1_CCTCON_CCTST_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU1_CCTCON_TIMSYN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU1_CCTCON_TIMSYN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTCON_Bits.TIMSYN */
#define IFX_SCR_T2CCU1_CCTCON_TIMSYN_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVEN_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVEN */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVEN_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVF_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVF_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTOVF */
#define IFX_SCR_T2CCU1_CCTCON_CCTOVF_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU1_CCTCON_CCTPRE_LEN (4u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU1_CCTCON_CCTPRE_MSK (0xfu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTCON_Bits.CCTPRE */
#define IFX_SCR_T2CCU1_CCTCON_CCTPRE_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT0 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT1 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT2 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT3_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT3 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT3_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT4 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT4_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.COOUT5 */
#define IFX_SCR_T2CCU1_COSHDW_COOUT5_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU1_COSHDW_TXOV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU1_COSHDW_TXOV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.TXOV */
#define IFX_SCR_T2CCU1_COSHDW_TXOV_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU1_COSHDW_ENSHDW_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU1_COSHDW_ENSHDW_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COSHDW_Bits.ENSHDW */
#define IFX_SCR_T2CCU1_COSHDW_ENSHDW_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU1_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC02_CCXL_CCVALL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC02_CCXL_CCVALL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CC02_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC02_CCXL_CCVALL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC02_CCXH_CCVALH_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC02_CCXH_CCVALH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CC02_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC02_CCXH_CCVALH_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU1_COCON_COMOD_LEN (2u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU1_COCON_COMOD_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.COMOD */
#define IFX_SCR_T2CCU1_COCON_COMOD_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.POLA */
#define IFX_SCR_T2CCU1_COCON_POLA_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.POLA */
#define IFX_SCR_T2CCU1_COCON_POLA_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.POLA */
#define IFX_SCR_T2CCU1_COCON_POLA_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.POLB */
#define IFX_SCR_T2CCU1_COCON_POLB_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.POLB */
#define IFX_SCR_T2CCU1_COCON_POLB_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.POLB */
#define IFX_SCR_T2CCU1_COCON_POLB_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU1_COCON_CM4F_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU1_COCON_CM4F_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.CM4F */
#define IFX_SCR_T2CCU1_COCON_CM4F_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU1_COCON_CM5F_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU1_COCON_CM5F_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.CM5F */
#define IFX_SCR_T2CCU1_COCON_CM5F_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU1_COCON_CCM4_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU1_COCON_CCM4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.CCM4 */
#define IFX_SCR_T2CCU1_COCON_CCM4_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU1_COCON_CCM5_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU1_COCON_CCM5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_COCON_Bits.CCM5 */
#define IFX_SCR_T2CCU1_COCON_CCM5_OFF (7u)

/** \brief Length for Ifx_SCR_T2CCU1_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC35_CCXL_CCVALL_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC35_CCXL_CCVALL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CC35_CCXL_Bits.CCVALL */
#define IFX_SCR_T2CCU1_CC35_CCXL_CCVALL_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC35_CCXH_CCVALH_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC35_CCXH_CCVALH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CC35_CCXH_Bits.CCVALH */
#define IFX_SCR_T2CCU1_CC35_CCXH_CCVALH_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU1_CCTDTCL_DTM_LEN (8u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU1_CCTDTCL_DTM_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCL_Bits.DTM */
#define IFX_SCR_T2CCU1_CCTDTCL_DTM_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE0_OFF (0u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE1_OFF (1u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTE2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTE2_OFF (2u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU1_CCTDTCH_DTLEV_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU1_CCTDTCH_DTLEV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTLEV */
#define IFX_SCR_T2CCU1_CCTDTCH_DTLEV_OFF (3u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR0_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR0 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR0_OFF (4u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR1_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR1 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR1_OFF (5u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR2_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTR2 */
#define IFX_SCR_T2CCU1_CCTDTCH_DTR2_OFF (6u)

/** \brief Length for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU1_CCTDTCH_DTRES_LEN (1u)

/** \brief Mask for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU1_CCTDTCH_DTRES_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T2CCU1_CCTDTCH_Bits.DTRES */
#define IFX_SCR_T2CCU1_CCTDTCH_DTRES_OFF (7u)

/** \brief Length for Ifx_SCR_ADCOMP_CON_Bits.EN_REQ */
#define IFX_SCR_ADCOMP_CON_EN_REQ_LEN (1u)

/** \brief Mask for Ifx_SCR_ADCOMP_CON_Bits.EN_REQ */
#define IFX_SCR_ADCOMP_CON_EN_REQ_MSK (0x1u)

/** \brief Offset for Ifx_SCR_ADCOMP_CON_Bits.EN_REQ */
#define IFX_SCR_ADCOMP_CON_EN_REQ_OFF (0u)

/** \brief Length for Ifx_SCR_ADCOMP_CON_Bits.CHSEL */
#define IFX_SCR_ADCOMP_CON_CHSEL_LEN (4u)

/** \brief Mask for Ifx_SCR_ADCOMP_CON_Bits.CHSEL */
#define IFX_SCR_ADCOMP_CON_CHSEL_MSK (0xfu)

/** \brief Offset for Ifx_SCR_ADCOMP_CON_Bits.CHSEL */
#define IFX_SCR_ADCOMP_CON_CHSEL_OFF (1u)

/** \brief Length for Ifx_SCR_ADCOMP_CON_Bits.STSEL */
#define IFX_SCR_ADCOMP_CON_STSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_ADCOMP_CON_Bits.STSEL */
#define IFX_SCR_ADCOMP_CON_STSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_ADCOMP_CON_Bits.STSEL */
#define IFX_SCR_ADCOMP_CON_STSEL_OFF (5u)

/** \brief Length for Ifx_SCR_ADCOMP_CON_Bits.SOC */
#define IFX_SCR_ADCOMP_CON_SOC_LEN (1u)

/** \brief Mask for Ifx_SCR_ADCOMP_CON_Bits.SOC */
#define IFX_SCR_ADCOMP_CON_SOC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_ADCOMP_CON_Bits.SOC */
#define IFX_SCR_ADCOMP_CON_SOC_OFF (7u)

/** \brief Length for Ifx_SCR_ADCOMP_RESL_Bits.RES7_0 */
#define IFX_SCR_ADCOMP_RESL_RES7_0_LEN (8u)

/** \brief Mask for Ifx_SCR_ADCOMP_RESL_Bits.RES7_0 */
#define IFX_SCR_ADCOMP_RESL_RES7_0_MSK (0xffu)

/** \brief Offset for Ifx_SCR_ADCOMP_RESL_Bits.RES7_0 */
#define IFX_SCR_ADCOMP_RESL_RES7_0_OFF (0u)

/** \brief Length for Ifx_SCR_ADCOMP_RESHSTAT_Bits.RES10_8 */
#define IFX_SCR_ADCOMP_RESHSTAT_RES10_8_LEN (3u)

/** \brief Mask for Ifx_SCR_ADCOMP_RESHSTAT_Bits.RES10_8 */
#define IFX_SCR_ADCOMP_RESHSTAT_RES10_8_MSK (0x7u)

/** \brief Offset for Ifx_SCR_ADCOMP_RESHSTAT_Bits.RES10_8 */
#define IFX_SCR_ADCOMP_RESHSTAT_RES10_8_OFF (0u)

/** \brief Length for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EN_STAT */
#define IFX_SCR_ADCOMP_RESHSTAT_EN_STAT_LEN (1u)

/** \brief Mask for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EN_STAT */
#define IFX_SCR_ADCOMP_RESHSTAT_EN_STAT_MSK (0x1u)

/** \brief Offset for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EN_STAT */
#define IFX_SCR_ADCOMP_RESHSTAT_EN_STAT_OFF (3u)

/** \brief Length for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EOC */
#define IFX_SCR_ADCOMP_RESHSTAT_EOC_LEN (1u)

/** \brief Mask for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EOC */
#define IFX_SCR_ADCOMP_RESHSTAT_EOC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_ADCOMP_RESHSTAT_Bits.EOC */
#define IFX_SCR_ADCOMP_RESHSTAT_EOC_OFF (4u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.IT0 */
#define IFX_SCR_T01_TCON_IT0_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.IT0 */
#define IFX_SCR_T01_TCON_IT0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.IT0 */
#define IFX_SCR_T01_TCON_IT0_OFF (0u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.IE0 */
#define IFX_SCR_T01_TCON_IE0_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.IE0 */
#define IFX_SCR_T01_TCON_IE0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.IE0 */
#define IFX_SCR_T01_TCON_IE0_OFF (1u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.IT1 */
#define IFX_SCR_T01_TCON_IT1_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.IT1 */
#define IFX_SCR_T01_TCON_IT1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.IT1 */
#define IFX_SCR_T01_TCON_IT1_OFF (2u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.IE1 */
#define IFX_SCR_T01_TCON_IE1_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.IE1 */
#define IFX_SCR_T01_TCON_IE1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.IE1 */
#define IFX_SCR_T01_TCON_IE1_OFF (3u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.TR0 */
#define IFX_SCR_T01_TCON_TR0_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.TR0 */
#define IFX_SCR_T01_TCON_TR0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.TR0 */
#define IFX_SCR_T01_TCON_TR0_OFF (4u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.TF0 */
#define IFX_SCR_T01_TCON_TF0_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.TF0 */
#define IFX_SCR_T01_TCON_TF0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.TF0 */
#define IFX_SCR_T01_TCON_TF0_OFF (5u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.TR1 */
#define IFX_SCR_T01_TCON_TR1_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.TR1 */
#define IFX_SCR_T01_TCON_TR1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.TR1 */
#define IFX_SCR_T01_TCON_TR1_OFF (6u)

/** \brief Length for Ifx_SCR_T01_TCON_Bits.TF1 */
#define IFX_SCR_T01_TCON_TF1_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TCON_Bits.TF1 */
#define IFX_SCR_T01_TCON_TF1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TCON_Bits.TF1 */
#define IFX_SCR_T01_TCON_TF1_OFF (7u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.T0M */
#define IFX_SCR_T01_TMOD_T0M_LEN (2u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.T0M */
#define IFX_SCR_T01_TMOD_T0M_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.T0M */
#define IFX_SCR_T01_TMOD_T0M_OFF (0u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.T0S */
#define IFX_SCR_T01_TMOD_T0S_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.T0S */
#define IFX_SCR_T01_TMOD_T0S_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.T0S */
#define IFX_SCR_T01_TMOD_T0S_OFF (2u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.GATE0 */
#define IFX_SCR_T01_TMOD_GATE0_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.GATE0 */
#define IFX_SCR_T01_TMOD_GATE0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.GATE0 */
#define IFX_SCR_T01_TMOD_GATE0_OFF (3u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.T1M */
#define IFX_SCR_T01_TMOD_T1M_LEN (2u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.T1M */
#define IFX_SCR_T01_TMOD_T1M_MSK (0x3u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.T1M */
#define IFX_SCR_T01_TMOD_T1M_OFF (4u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.T1S */
#define IFX_SCR_T01_TMOD_T1S_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.T1S */
#define IFX_SCR_T01_TMOD_T1S_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.T1S */
#define IFX_SCR_T01_TMOD_T1S_OFF (6u)

/** \brief Length for Ifx_SCR_T01_TMOD_Bits.GATE1 */
#define IFX_SCR_T01_TMOD_GATE1_LEN (1u)

/** \brief Mask for Ifx_SCR_T01_TMOD_Bits.GATE1 */
#define IFX_SCR_T01_TMOD_GATE1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_T01_TMOD_Bits.GATE1 */
#define IFX_SCR_T01_TMOD_GATE1_OFF (7u)

/** \brief Length for Ifx_SCR_T01_TL0_Bits.VAL */
#define IFX_SCR_T01_TL0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_T01_TL0_Bits.VAL */
#define IFX_SCR_T01_TL0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T01_TL0_Bits.VAL */
#define IFX_SCR_T01_TL0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_T01_TL1_Bits.VAL */
#define IFX_SCR_T01_TL1_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_T01_TL1_Bits.VAL */
#define IFX_SCR_T01_TL1_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T01_TL1_Bits.VAL */
#define IFX_SCR_T01_TL1_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_T01_TH0_Bits.VAL */
#define IFX_SCR_T01_TH0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_T01_TH0_Bits.VAL */
#define IFX_SCR_T01_TH0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T01_TH0_Bits.VAL */
#define IFX_SCR_T01_TH0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_T01_TH1_Bits.VAL */
#define IFX_SCR_T01_TH1_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_T01_TH1_Bits.VAL */
#define IFX_SCR_T01_TH1_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_T01_TH1_Bits.VAL */
#define IFX_SCR_T01_TH1_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_PSW_Bits.P */
#define IFX_SCR_PSW_P_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.P */
#define IFX_SCR_PSW_P_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.P */
#define IFX_SCR_PSW_P_OFF (0u)

/** \brief Length for Ifx_SCR_PSW_Bits.F1 */
#define IFX_SCR_PSW_F1_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.F1 */
#define IFX_SCR_PSW_F1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.F1 */
#define IFX_SCR_PSW_F1_OFF (1u)

/** \brief Length for Ifx_SCR_PSW_Bits.OV */
#define IFX_SCR_PSW_OV_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.OV */
#define IFX_SCR_PSW_OV_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.OV */
#define IFX_SCR_PSW_OV_OFF (2u)

/** \brief Length for Ifx_SCR_PSW_Bits.RS */
#define IFX_SCR_PSW_RS_LEN (2u)

/** \brief Mask for Ifx_SCR_PSW_Bits.RS */
#define IFX_SCR_PSW_RS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_PSW_Bits.RS */
#define IFX_SCR_PSW_RS_OFF (3u)

/** \brief Length for Ifx_SCR_PSW_Bits.F0 */
#define IFX_SCR_PSW_F0_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.F0 */
#define IFX_SCR_PSW_F0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.F0 */
#define IFX_SCR_PSW_F0_OFF (5u)

/** \brief Length for Ifx_SCR_PSW_Bits.AC */
#define IFX_SCR_PSW_AC_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.AC */
#define IFX_SCR_PSW_AC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.AC */
#define IFX_SCR_PSW_AC_OFF (6u)

/** \brief Length for Ifx_SCR_PSW_Bits.CY */
#define IFX_SCR_PSW_CY_LEN (1u)

/** \brief Mask for Ifx_SCR_PSW_Bits.CY */
#define IFX_SCR_PSW_CY_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PSW_Bits.CY */
#define IFX_SCR_PSW_CY_OFF (7u)

/** \brief Length for Ifx_SCR_IEN1_Bits.EWCAN */
#define IFX_SCR_IEN1_EWCAN_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.EWCAN */
#define IFX_SCR_IEN1_EWCAN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.EWCAN */
#define IFX_SCR_IEN1_EWCAN_OFF (0u)

/** \brief Length for Ifx_SCR_IEN1_Bits.ESSC */
#define IFX_SCR_IEN1_ESSC_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.ESSC */
#define IFX_SCR_IEN1_ESSC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.ESSC */
#define IFX_SCR_IEN1_ESSC_OFF (1u)

/** \brief Length for Ifx_SCR_IEN1_Bits.EX2 */
#define IFX_SCR_IEN1_EX2_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.EX2 */
#define IFX_SCR_IEN1_EX2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.EX2 */
#define IFX_SCR_IEN1_EX2_OFF (2u)

/** \brief Length for Ifx_SCR_IEN1_Bits.EXM */
#define IFX_SCR_IEN1_EXM_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.EXM */
#define IFX_SCR_IEN1_EXM_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.EXM */
#define IFX_SCR_IEN1_EXM_OFF (3u)

/** \brief Length for Ifx_SCR_IEN1_Bits.ECCIP0 */
#define IFX_SCR_IEN1_ECCIP0_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.ECCIP0 */
#define IFX_SCR_IEN1_ECCIP0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.ECCIP0 */
#define IFX_SCR_IEN1_ECCIP0_OFF (4u)

/** \brief Length for Ifx_SCR_IEN1_Bits.ECCIP1 */
#define IFX_SCR_IEN1_ECCIP1_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.ECCIP1 */
#define IFX_SCR_IEN1_ECCIP1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.ECCIP1 */
#define IFX_SCR_IEN1_ECCIP1_OFF (5u)

/** \brief Length for Ifx_SCR_IEN1_Bits.ECCIP2 */
#define IFX_SCR_IEN1_ECCIP2_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.ECCIP2 */
#define IFX_SCR_IEN1_ECCIP2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.ECCIP2 */
#define IFX_SCR_IEN1_ECCIP2_OFF (6u)

/** \brief Length for Ifx_SCR_IEN1_Bits.ECCIP3 */
#define IFX_SCR_IEN1_ECCIP3_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN1_Bits.ECCIP3 */
#define IFX_SCR_IEN1_ECCIP3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN1_Bits.ECCIP3 */
#define IFX_SCR_IEN1_ECCIP3_OFF (7u)

/** \brief Length for Ifx_SCR_IPH_Bits.PX0H */
#define IFX_SCR_IPH_PX0H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PX0H */
#define IFX_SCR_IPH_PX0H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PX0H */
#define IFX_SCR_IPH_PX0H_OFF (0u)

/** \brief Length for Ifx_SCR_IPH_Bits.PT0H */
#define IFX_SCR_IPH_PT0H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PT0H */
#define IFX_SCR_IPH_PT0H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PT0H */
#define IFX_SCR_IPH_PT0H_OFF (1u)

/** \brief Length for Ifx_SCR_IPH_Bits.PX1H */
#define IFX_SCR_IPH_PX1H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PX1H */
#define IFX_SCR_IPH_PX1H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PX1H */
#define IFX_SCR_IPH_PX1H_OFF (2u)

/** \brief Length for Ifx_SCR_IPH_Bits.PT1H */
#define IFX_SCR_IPH_PT1H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PT1H */
#define IFX_SCR_IPH_PT1H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PT1H */
#define IFX_SCR_IPH_PT1H_OFF (3u)

/** \brief Length for Ifx_SCR_IPH_Bits.PSH */
#define IFX_SCR_IPH_PSH_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PSH */
#define IFX_SCR_IPH_PSH_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PSH */
#define IFX_SCR_IPH_PSH_OFF (4u)

/** \brief Length for Ifx_SCR_IPH_Bits.PT2H */
#define IFX_SCR_IPH_PT2H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH_Bits.PT2H */
#define IFX_SCR_IPH_PT2H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH_Bits.PT2H */
#define IFX_SCR_IPH_PT2H_OFF (5u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PWCANH */
#define IFX_SCR_IPH1_PWCANH_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PWCANH */
#define IFX_SCR_IPH1_PWCANH_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PWCANH */
#define IFX_SCR_IPH1_PWCANH_OFF (0u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PSSCH */
#define IFX_SCR_IPH1_PSSCH_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PSSCH */
#define IFX_SCR_IPH1_PSSCH_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PSSCH */
#define IFX_SCR_IPH1_PSSCH_OFF (1u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PX2H */
#define IFX_SCR_IPH1_PX2H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PX2H */
#define IFX_SCR_IPH1_PX2H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PX2H */
#define IFX_SCR_IPH1_PX2H_OFF (2u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PXMH */
#define IFX_SCR_IPH1_PXMH_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PXMH */
#define IFX_SCR_IPH1_PXMH_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PXMH */
#define IFX_SCR_IPH1_PXMH_OFF (3u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PCCIP0H */
#define IFX_SCR_IPH1_PCCIP0H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PCCIP0H */
#define IFX_SCR_IPH1_PCCIP0H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PCCIP0H */
#define IFX_SCR_IPH1_PCCIP0H_OFF (4u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PCCIP1H */
#define IFX_SCR_IPH1_PCCIP1H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PCCIP1H */
#define IFX_SCR_IPH1_PCCIP1H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PCCIP1H */
#define IFX_SCR_IPH1_PCCIP1H_OFF (5u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PCCIP2H */
#define IFX_SCR_IPH1_PCCIP2H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PCCIP2H */
#define IFX_SCR_IPH1_PCCIP2H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PCCIP2H */
#define IFX_SCR_IPH1_PCCIP2H_OFF (6u)

/** \brief Length for Ifx_SCR_IPH1_Bits.PCCIP3H */
#define IFX_SCR_IPH1_PCCIP3H_LEN (1u)

/** \brief Mask for Ifx_SCR_IPH1_Bits.PCCIP3H */
#define IFX_SCR_IPH1_PCCIP3H_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IPH1_Bits.PCCIP3H */
#define IFX_SCR_IPH1_PCCIP3H_OFF (7u)

/** \brief Length for Ifx_SCR_SP_Bits.SP */
#define IFX_SCR_SP_SP_LEN (8u)

/** \brief Mask for Ifx_SCR_SP_Bits.SP */
#define IFX_SCR_SP_SP_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SP_Bits.SP */
#define IFX_SCR_SP_SP_OFF (0u)

/** \brief Length for Ifx_SCR_DPL_Bits.DPL */
#define IFX_SCR_DPL_DPL_LEN (8u)

/** \brief Mask for Ifx_SCR_DPL_Bits.DPL */
#define IFX_SCR_DPL_DPL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_DPL_Bits.DPL */
#define IFX_SCR_DPL_DPL_OFF (0u)

/** \brief Length for Ifx_SCR_DPH_Bits.DPH */
#define IFX_SCR_DPH_DPH_LEN (8u)

/** \brief Mask for Ifx_SCR_DPH_Bits.DPH */
#define IFX_SCR_DPH_DPH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_DPH_Bits.DPH */
#define IFX_SCR_DPH_DPH_OFF (0u)

/** \brief Length for Ifx_SCR_EO_Bits.DPSEL */
#define IFX_SCR_EO_DPSEL_LEN (3u)

/** \brief Mask for Ifx_SCR_EO_Bits.DPSEL */
#define IFX_SCR_EO_DPSEL_MSK (0x7u)

/** \brief Offset for Ifx_SCR_EO_Bits.DPSEL */
#define IFX_SCR_EO_DPSEL_OFF (0u)

/** \brief Length for Ifx_SCR_EO_Bits.TRAP_EN */
#define IFX_SCR_EO_TRAP_EN_LEN (1u)

/** \brief Mask for Ifx_SCR_EO_Bits.TRAP_EN */
#define IFX_SCR_EO_TRAP_EN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_EO_Bits.TRAP_EN */
#define IFX_SCR_EO_TRAP_EN_OFF (4u)

/** \brief Length for Ifx_SCR_IEN0_Bits.EX0 */
#define IFX_SCR_IEN0_EX0_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.EX0 */
#define IFX_SCR_IEN0_EX0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.EX0 */
#define IFX_SCR_IEN0_EX0_OFF (0u)

/** \brief Length for Ifx_SCR_IEN0_Bits.ET0 */
#define IFX_SCR_IEN0_ET0_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.ET0 */
#define IFX_SCR_IEN0_ET0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.ET0 */
#define IFX_SCR_IEN0_ET0_OFF (1u)

/** \brief Length for Ifx_SCR_IEN0_Bits.EX1 */
#define IFX_SCR_IEN0_EX1_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.EX1 */
#define IFX_SCR_IEN0_EX1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.EX1 */
#define IFX_SCR_IEN0_EX1_OFF (2u)

/** \brief Length for Ifx_SCR_IEN0_Bits.ET1 */
#define IFX_SCR_IEN0_ET1_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.ET1 */
#define IFX_SCR_IEN0_ET1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.ET1 */
#define IFX_SCR_IEN0_ET1_OFF (3u)

/** \brief Length for Ifx_SCR_IEN0_Bits.ES */
#define IFX_SCR_IEN0_ES_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.ES */
#define IFX_SCR_IEN0_ES_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.ES */
#define IFX_SCR_IEN0_ES_OFF (4u)

/** \brief Length for Ifx_SCR_IEN0_Bits.ET2 */
#define IFX_SCR_IEN0_ET2_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.ET2 */
#define IFX_SCR_IEN0_ET2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.ET2 */
#define IFX_SCR_IEN0_ET2_OFF (5u)

/** \brief Length for Ifx_SCR_IEN0_Bits.EA */
#define IFX_SCR_IEN0_EA_LEN (1u)

/** \brief Mask for Ifx_SCR_IEN0_Bits.EA */
#define IFX_SCR_IEN0_EA_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IEN0_Bits.EA */
#define IFX_SCR_IEN0_EA_OFF (7u)

/** \brief Length for Ifx_SCR_PCON_Bits.IDLE */
#define IFX_SCR_PCON_IDLE_LEN (1u)

/** \brief Mask for Ifx_SCR_PCON_Bits.IDLE */
#define IFX_SCR_PCON_IDLE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PCON_Bits.IDLE */
#define IFX_SCR_PCON_IDLE_OFF (0u)

/** \brief Length for Ifx_SCR_PCON_Bits.GF0 */
#define IFX_SCR_PCON_GF0_LEN (1u)

/** \brief Mask for Ifx_SCR_PCON_Bits.GF0 */
#define IFX_SCR_PCON_GF0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PCON_Bits.GF0 */
#define IFX_SCR_PCON_GF0_OFF (2u)

/** \brief Length for Ifx_SCR_PCON_Bits.GF1 */
#define IFX_SCR_PCON_GF1_LEN (1u)

/** \brief Mask for Ifx_SCR_PCON_Bits.GF1 */
#define IFX_SCR_PCON_GF1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PCON_Bits.GF1 */
#define IFX_SCR_PCON_GF1_OFF (3u)

/** \brief Length for Ifx_SCR_PCON_Bits.SMOD */
#define IFX_SCR_PCON_SMOD_LEN (1u)

/** \brief Mask for Ifx_SCR_PCON_Bits.SMOD */
#define IFX_SCR_PCON_SMOD_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PCON_Bits.SMOD */
#define IFX_SCR_PCON_SMOD_OFF (7u)

/** \brief Length for Ifx_SCR_B_Bits.B */
#define IFX_SCR_B_B_LEN (8u)

/** \brief Mask for Ifx_SCR_B_Bits.B */
#define IFX_SCR_B_B_MSK (0xffu)

/** \brief Offset for Ifx_SCR_B_Bits.B */
#define IFX_SCR_B_B_OFF (0u)

/** \brief Length for Ifx_SCR_IP_Bits.PX0 */
#define IFX_SCR_IP_PX0_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PX0 */
#define IFX_SCR_IP_PX0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PX0 */
#define IFX_SCR_IP_PX0_OFF (0u)

/** \brief Length for Ifx_SCR_IP_Bits.PT0 */
#define IFX_SCR_IP_PT0_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PT0 */
#define IFX_SCR_IP_PT0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PT0 */
#define IFX_SCR_IP_PT0_OFF (1u)

/** \brief Length for Ifx_SCR_IP_Bits.PX1 */
#define IFX_SCR_IP_PX1_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PX1 */
#define IFX_SCR_IP_PX1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PX1 */
#define IFX_SCR_IP_PX1_OFF (2u)

/** \brief Length for Ifx_SCR_IP_Bits.PT1 */
#define IFX_SCR_IP_PT1_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PT1 */
#define IFX_SCR_IP_PT1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PT1 */
#define IFX_SCR_IP_PT1_OFF (3u)

/** \brief Length for Ifx_SCR_IP_Bits.PS */
#define IFX_SCR_IP_PS_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PS */
#define IFX_SCR_IP_PS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PS */
#define IFX_SCR_IP_PS_OFF (4u)

/** \brief Length for Ifx_SCR_IP_Bits.PT2 */
#define IFX_SCR_IP_PT2_LEN (1u)

/** \brief Mask for Ifx_SCR_IP_Bits.PT2 */
#define IFX_SCR_IP_PT2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP_Bits.PT2 */
#define IFX_SCR_IP_PT2_OFF (5u)

/** \brief Length for Ifx_SCR_IP1_Bits.PWCAN */
#define IFX_SCR_IP1_PWCAN_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PWCAN */
#define IFX_SCR_IP1_PWCAN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PWCAN */
#define IFX_SCR_IP1_PWCAN_OFF (0u)

/** \brief Length for Ifx_SCR_IP1_Bits.PSSC */
#define IFX_SCR_IP1_PSSC_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PSSC */
#define IFX_SCR_IP1_PSSC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PSSC */
#define IFX_SCR_IP1_PSSC_OFF (1u)

/** \brief Length for Ifx_SCR_IP1_Bits.PX2 */
#define IFX_SCR_IP1_PX2_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PX2 */
#define IFX_SCR_IP1_PX2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PX2 */
#define IFX_SCR_IP1_PX2_OFF (2u)

/** \brief Length for Ifx_SCR_IP1_Bits.PXM */
#define IFX_SCR_IP1_PXM_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PXM */
#define IFX_SCR_IP1_PXM_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PXM */
#define IFX_SCR_IP1_PXM_OFF (3u)

/** \brief Length for Ifx_SCR_IP1_Bits.PCCIP0 */
#define IFX_SCR_IP1_PCCIP0_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PCCIP0 */
#define IFX_SCR_IP1_PCCIP0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PCCIP0 */
#define IFX_SCR_IP1_PCCIP0_OFF (4u)

/** \brief Length for Ifx_SCR_IP1_Bits.PCCIP1 */
#define IFX_SCR_IP1_PCCIP1_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PCCIP1 */
#define IFX_SCR_IP1_PCCIP1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PCCIP1 */
#define IFX_SCR_IP1_PCCIP1_OFF (5u)

/** \brief Length for Ifx_SCR_IP1_Bits.PCCIP2 */
#define IFX_SCR_IP1_PCCIP2_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PCCIP2 */
#define IFX_SCR_IP1_PCCIP2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PCCIP2 */
#define IFX_SCR_IP1_PCCIP2_OFF (6u)

/** \brief Length for Ifx_SCR_IP1_Bits.PCCIP3 */
#define IFX_SCR_IP1_PCCIP3_LEN (1u)

/** \brief Mask for Ifx_SCR_IP1_Bits.PCCIP3 */
#define IFX_SCR_IP1_PCCIP3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IP1_Bits.PCCIP3 */
#define IFX_SCR_IP1_PCCIP3_OFF (7u)

/** \brief Length for Ifx_SCR_ACC_Bits.ACC */
#define IFX_SCR_ACC_ACC_LEN (8u)

/** \brief Mask for Ifx_SCR_ACC_Bits.ACC */
#define IFX_SCR_ACC_ACC_MSK (0xffu)

/** \brief Offset for Ifx_SCR_ACC_Bits.ACC */
#define IFX_SCR_ACC_ACC_OFF (0u)

/** \brief Length for Ifx_SCR_PASSWD_Bits.MODE */
#define IFX_SCR_PASSWD_MODE_LEN (2u)

/** \brief Mask for Ifx_SCR_PASSWD_Bits.MODE */
#define IFX_SCR_PASSWD_MODE_MSK (0x3u)

/** \brief Offset for Ifx_SCR_PASSWD_Bits.MODE */
#define IFX_SCR_PASSWD_MODE_OFF (0u)

/** \brief Length for Ifx_SCR_PASSWD_Bits.PROTECT_S */
#define IFX_SCR_PASSWD_PROTECT_S_LEN (1u)

/** \brief Mask for Ifx_SCR_PASSWD_Bits.PROTECT_S */
#define IFX_SCR_PASSWD_PROTECT_S_MSK (0x1u)

/** \brief Offset for Ifx_SCR_PASSWD_Bits.PROTECT_S */
#define IFX_SCR_PASSWD_PROTECT_S_OFF (2u)

/** \brief Length for Ifx_SCR_PASSWD_Bits.PASS */
#define IFX_SCR_PASSWD_PASS_LEN (5u)

/** \brief Mask for Ifx_SCR_PASSWD_Bits.PASS */
#define IFX_SCR_PASSWD_PASS_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_PASSWD_Bits.PASS */
#define IFX_SCR_PASSWD_PASS_OFF (3u)

/** \brief Length for Ifx_SCR_XADDRH_Bits.ADDRH */
#define IFX_SCR_XADDRH_ADDRH_LEN (8u)

/** \brief Mask for Ifx_SCR_XADDRH_Bits.ADDRH */
#define IFX_SCR_XADDRH_ADDRH_MSK (0xffu)

/** \brief Offset for Ifx_SCR_XADDRH_Bits.ADDRH */
#define IFX_SCR_XADDRH_ADDRH_OFF (0u)

/** \brief Length for Ifx_SCR_SYSCON0_Bits.RMAP */
#define IFX_SCR_SYSCON0_RMAP_LEN (1u)

/** \brief Mask for Ifx_SCR_SYSCON0_Bits.RMAP */
#define IFX_SCR_SYSCON0_RMAP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SYSCON0_Bits.RMAP */
#define IFX_SCR_SYSCON0_RMAP_OFF (0u)

/** \brief Length for Ifx_SCR_SYSCON0_Bits.AMSEL */
#define IFX_SCR_SYSCON0_AMSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_SYSCON0_Bits.AMSEL */
#define IFX_SCR_SYSCON0_AMSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SYSCON0_Bits.AMSEL */
#define IFX_SCR_SYSCON0_AMSEL_OFF (2u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.RTCC */
#define IFX_SCR_RTC_CON_RTCC_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.RTCC */
#define IFX_SCR_RTC_CON_RTCC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.RTCC */
#define IFX_SCR_RTC_CON_RTCC_OFF (0u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL */
#define IFX_SCR_RTC_CON_RTCCLKSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL */
#define IFX_SCR_RTC_CON_RTCCLKSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL */
#define IFX_SCR_RTC_CON_RTCCLKSEL_OFF (1u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL_P */
#define IFX_SCR_RTC_CON_RTCCLKSEL_P_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL_P */
#define IFX_SCR_RTC_CON_RTCCLKSEL_P_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.RTCCLKSEL_P */
#define IFX_SCR_RTC_CON_RTCCLKSEL_P_OFF (3u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.RTPBYP */
#define IFX_SCR_RTC_CON_RTPBYP_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.RTPBYP */
#define IFX_SCR_RTC_CON_RTPBYP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.RTPBYP */
#define IFX_SCR_RTC_CON_RTPBYP_OFF (4u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.RTCCT */
#define IFX_SCR_RTC_CON_RTCCT_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.RTCCT */
#define IFX_SCR_RTC_CON_RTCCT_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.RTCCT */
#define IFX_SCR_RTC_CON_RTCCT_OFF (5u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.ECRTC */
#define IFX_SCR_RTC_CON_ECRTC_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.ECRTC */
#define IFX_SCR_RTC_CON_ECRTC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.ECRTC */
#define IFX_SCR_RTC_CON_ECRTC_OFF (6u)

/** \brief Length for Ifx_SCR_RTC_CON_Bits.CFRTC */
#define IFX_SCR_RTC_CON_CFRTC_LEN (1u)

/** \brief Mask for Ifx_SCR_RTC_CON_Bits.CFRTC */
#define IFX_SCR_RTC_CON_CFRTC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_RTC_CON_Bits.CFRTC */
#define IFX_SCR_RTC_CON_CFRTC_OFF (7u)

/** \brief Length for Ifx_SCR_RTC_CNT_Bits.CNT_VAL */
#define IFX_SCR_RTC_CNT_CNT_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_RTC_CNT_Bits.CNT_VAL */
#define IFX_SCR_RTC_CNT_CNT_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_RTC_CNT_Bits.CNT_VAL */
#define IFX_SCR_RTC_CNT_CNT_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_RTC_CR_Bits.CC_VAL */
#define IFX_SCR_RTC_CR_CC_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_RTC_CR_Bits.CC_VAL */
#define IFX_SCR_RTC_CR_CC_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_RTC_CR_Bits.CC_VAL */
#define IFX_SCR_RTC_CR_CC_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WDTIN */
#define IFX_SCR_WDT_CON_WDTIN_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WDTIN */
#define IFX_SCR_WDT_CON_WDTIN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WDTIN */
#define IFX_SCR_WDT_CON_WDTIN_OFF (0u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WDTRS */
#define IFX_SCR_WDT_CON_WDTRS_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WDTRS */
#define IFX_SCR_WDT_CON_WDTRS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WDTRS */
#define IFX_SCR_WDT_CON_WDTRS_OFF (1u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WDTEN */
#define IFX_SCR_WDT_CON_WDTEN_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WDTEN */
#define IFX_SCR_WDT_CON_WDTEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WDTEN */
#define IFX_SCR_WDT_CON_WDTEN_OFF (2u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WDTCLK */
#define IFX_SCR_WDT_CON_WDTCLK_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WDTCLK */
#define IFX_SCR_WDT_CON_WDTCLK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WDTCLK */
#define IFX_SCR_WDT_CON_WDTCLK_OFF (3u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WDTPR */
#define IFX_SCR_WDT_CON_WDTPR_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WDTPR */
#define IFX_SCR_WDT_CON_WDTPR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WDTPR */
#define IFX_SCR_WDT_CON_WDTPR_OFF (4u)

/** \brief Length for Ifx_SCR_WDT_CON_Bits.WINBEN */
#define IFX_SCR_WDT_CON_WINBEN_LEN (1u)

/** \brief Mask for Ifx_SCR_WDT_CON_Bits.WINBEN */
#define IFX_SCR_WDT_CON_WINBEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_WDT_CON_Bits.WINBEN */
#define IFX_SCR_WDT_CON_WINBEN_OFF (5u)

/** \brief Length for Ifx_SCR_WDT_REL_Bits.WDTREL */
#define IFX_SCR_WDT_REL_WDTREL_LEN (8u)

/** \brief Mask for Ifx_SCR_WDT_REL_Bits.WDTREL */
#define IFX_SCR_WDT_REL_WDTREL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WDT_REL_Bits.WDTREL */
#define IFX_SCR_WDT_REL_WDTREL_OFF (0u)

/** \brief Length for Ifx_SCR_WDT_WINB_Bits.WDTWINB */
#define IFX_SCR_WDT_WINB_WDTWINB_LEN (8u)

/** \brief Mask for Ifx_SCR_WDT_WINB_Bits.WDTWINB */
#define IFX_SCR_WDT_WINB_WDTWINB_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WDT_WINB_Bits.WDTWINB */
#define IFX_SCR_WDT_WINB_WDTWINB_OFF (0u)

/** \brief Length for Ifx_SCR_WDT_L_Bits.WDT */
#define IFX_SCR_WDT_L_WDT_LEN (8u)

/** \brief Mask for Ifx_SCR_WDT_L_Bits.WDT */
#define IFX_SCR_WDT_L_WDT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WDT_L_Bits.WDT */
#define IFX_SCR_WDT_L_WDT_OFF (0u)

/** \brief Length for Ifx_SCR_WDT_H_Bits.WDT */
#define IFX_SCR_WDT_H_WDT_LEN (8u)

/** \brief Mask for Ifx_SCR_WDT_H_Bits.WDT */
#define IFX_SCR_WDT_H_WDT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_WDT_H_Bits.WDT */
#define IFX_SCR_WDT_H_WDT_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_RSTCON_Bits.RAMECCRSTEN */
#define IFX_SCR_SCU_RSTCON_RAMECCRSTEN_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTCON_Bits.RAMECCRSTEN */
#define IFX_SCR_SCU_RSTCON_RAMECCRSTEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTCON_Bits.RAMECCRSTEN */
#define IFX_SCR_SCU_RSTCON_RAMECCRSTEN_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_RSTCON_Bits.WDTRSTEN */
#define IFX_SCR_SCU_RSTCON_WDTRSTEN_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTCON_Bits.WDTRSTEN */
#define IFX_SCR_SCU_RSTCON_WDTRSTEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTCON_Bits.WDTRSTEN */
#define IFX_SCR_SCU_RSTCON_WDTRSTEN_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_RSTCON_Bits.PINRSTEN */
#define IFX_SCR_SCU_RSTCON_PINRSTEN_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTCON_Bits.PINRSTEN */
#define IFX_SCR_SCU_RSTCON_PINRSTEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTCON_Bits.PINRSTEN */
#define IFX_SCR_SCU_RSTCON_PINRSTEN_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_RSTCON_Bits.SWRSTREQ */
#define IFX_SCR_SCU_RSTCON_SWRSTREQ_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTCON_Bits.SWRSTREQ */
#define IFX_SCR_SCU_RSTCON_SWRSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTCON_Bits.SWRSTREQ */
#define IFX_SCR_SCU_RSTCON_SWRSTREQ_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_RSTSTAT_Bits.RAMECCRST */
#define IFX_SCR_SCU_RSTSTAT_RAMECCRST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTSTAT_Bits.RAMECCRST */
#define IFX_SCR_SCU_RSTSTAT_RAMECCRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTSTAT_Bits.RAMECCRST */
#define IFX_SCR_SCU_RSTSTAT_RAMECCRST_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_RSTSTAT_Bits.WDTRST */
#define IFX_SCR_SCU_RSTSTAT_WDTRST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTSTAT_Bits.WDTRST */
#define IFX_SCR_SCU_RSTSTAT_WDTRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTSTAT_Bits.WDTRST */
#define IFX_SCR_SCU_RSTSTAT_WDTRST_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_RSTSTAT_Bits.PINRST */
#define IFX_SCR_SCU_RSTSTAT_PINRST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTSTAT_Bits.PINRST */
#define IFX_SCR_SCU_RSTSTAT_PINRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTSTAT_Bits.PINRST */
#define IFX_SCR_SCU_RSTSTAT_PINRST_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_RSTSTAT_Bits.SWRST */
#define IFX_SCR_SCU_RSTSTAT_SWRST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_RSTSTAT_Bits.SWRST */
#define IFX_SCR_SCU_RSTSTAT_SWRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_RSTSTAT_Bits.SWRST */
#define IFX_SCR_SCU_RSTSTAT_SWRST_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_MRSTSTAT_Bits.SMURST */
#define IFX_SCR_SCU_MRSTSTAT_SMURST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_MRSTSTAT_Bits.SMURST */
#define IFX_SCR_SCU_MRSTSTAT_SMURST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_MRSTSTAT_Bits.SMURST */
#define IFX_SCR_SCU_MRSTSTAT_SMURST_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_MRSTSTAT_Bits.APPRST */
#define IFX_SCR_SCU_MRSTSTAT_APPRST_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_MRSTSTAT_Bits.APPRST */
#define IFX_SCR_SCU_MRSTSTAT_APPRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_MRSTSTAT_Bits.APPRST */
#define IFX_SCR_SCU_MRSTSTAT_APPRST_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.STBYSTAT */
#define IFX_SCR_SCU_STBY_STBYSTAT_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.STBYSTAT */
#define IFX_SCR_SCU_STBY_STBYSTAT_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.STBYSTAT */
#define IFX_SCR_SCU_STBY_STBYSTAT_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.STBY0WKP */
#define IFX_SCR_SCU_STBY_STBY0WKP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.STBY0WKP */
#define IFX_SCR_SCU_STBY_STBY0WKP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.STBY0WKP */
#define IFX_SCR_SCU_STBY_STBY0WKP_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.PMSRTCWKP */
#define IFX_SCR_SCU_STBY_PMSRTCWKP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.PMSRTCWKP */
#define IFX_SCR_SCU_STBY_PMSRTCWKP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.PMSRTCWKP */
#define IFX_SCR_SCU_STBY_PMSRTCWKP_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.PMS0WKP */
#define IFX_SCR_SCU_STBY_PMS0WKP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.PMS0WKP */
#define IFX_SCR_SCU_STBY_PMS0WKP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.PMS0WKP */
#define IFX_SCR_SCU_STBY_PMS0WKP_OFF (3u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.PMSWKPCLR */
#define IFX_SCR_SCU_STBY_PMSWKPCLR_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.PMSWKPCLR */
#define IFX_SCR_SCU_STBY_PMSWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.PMSWKPCLR */
#define IFX_SCR_SCU_STBY_PMSWKPCLR_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_STBY_Bits.STBY0REQ */
#define IFX_SCR_SCU_STBY_STBY0REQ_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_STBY_Bits.STBY0REQ */
#define IFX_SCR_SCU_STBY_STBY0REQ_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_STBY_Bits.STBY0REQ */
#define IFX_SCR_SCU_STBY_STBY0REQ_OFF (5u)

/** \brief Length for Ifx_SCR_SCU_CLK_Bits.DIV_REQ */
#define IFX_SCR_SCU_CLK_DIV_REQ_LEN (4u)

/** \brief Mask for Ifx_SCR_SCU_CLK_Bits.DIV_REQ */
#define IFX_SCR_SCU_CLK_DIV_REQ_MSK (0xfu)

/** \brief Offset for Ifx_SCR_SCU_CLK_Bits.DIV_REQ */
#define IFX_SCR_SCU_CLK_DIV_REQ_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_CLK_Bits.DIV_STAT */
#define IFX_SCR_SCU_CLK_DIV_STAT_LEN (4u)

/** \brief Mask for Ifx_SCR_SCU_CLK_Bits.DIV_STAT */
#define IFX_SCR_SCU_CLK_DIV_STAT_MSK (0xfu)

/** \brief Offset for Ifx_SCR_SCU_CLK_Bits.DIV_STAT */
#define IFX_SCR_SCU_CLK_DIV_STAT_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_WKPCON_Bits.RTCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RTCWKPSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_WKPCON_Bits.RTCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RTCWKPSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_WKPCON_Bits.RTCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RTCWKPSEL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_WKPCON_Bits.WCANINTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WCANINTWKPSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_WKPCON_Bits.WCANINTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WCANINTWKPSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_WKPCON_Bits.WCANINTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WCANINTWKPSEL_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_WKPCON_Bits.WDTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WDTWKPSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_WKPCON_Bits.WDTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WDTWKPSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_WKPCON_Bits.WDTWKPSEL */
#define IFX_SCR_SCU_WKPCON_WDTWKPSEL_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_WKPCON_Bits.RAMECCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RAMECCWKPSEL_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_WKPCON_Bits.RAMECCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RAMECCWKPSEL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_WKPCON_Bits.RAMECCWKPSEL */
#define IFX_SCR_SCU_WKPCON_RAMECCWKPSEL_OFF (3u)

/** \brief Length for Ifx_SCR_SCU_WKPCON_Bits.SWWKPREQ */
#define IFX_SCR_SCU_WKPCON_SWWKPREQ_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_WKPCON_Bits.SWWKPREQ */
#define IFX_SCR_SCU_WKPCON_SWWKPREQ_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_WKPCON_Bits.SWWKPREQ */
#define IFX_SCR_SCU_WKPCON_SWWKPREQ_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_SCRINTEXCHG_Bits.SCRINT */
#define IFX_SCR_SCU_SCRINTEXCHG_SCRINT_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_SCRINTEXCHG_Bits.SCRINT */
#define IFX_SCR_SCU_SCRINTEXCHG_SCRINT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_SCRINTEXCHG_Bits.SCRINT */
#define IFX_SCR_SCU_SCRINTEXCHG_SCRINT_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_TCINTEXCHG_Bits.TCINT */
#define IFX_SCR_SCU_TCINTEXCHG_TCINT_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_TCINTEXCHG_Bits.TCINT */
#define IFX_SCR_SCU_TCINTEXCHG_TCINT_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_TCINTEXCHG_Bits.TCINT */
#define IFX_SCR_SCU_TCINTEXCHG_TCINT_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.SSC_DIS */
#define IFX_SCR_SCU_PMCON0_SSC_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.SSC_DIS */
#define IFX_SCR_SCU_PMCON0_SSC_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.SSC_DIS */
#define IFX_SCR_SCU_PMCON0_SSC_DIS_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.RTC_DIS */
#define IFX_SCR_SCU_PMCON0_RTC_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.RTC_DIS */
#define IFX_SCR_SCU_PMCON0_RTC_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.RTC_DIS */
#define IFX_SCR_SCU_PMCON0_RTC_DIS_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.WCAN_DIS */
#define IFX_SCR_SCU_PMCON0_WCAN_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.WCAN_DIS */
#define IFX_SCR_SCU_PMCON0_WCAN_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.WCAN_DIS */
#define IFX_SCR_SCU_PMCON0_WCAN_DIS_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.WDT_DIS */
#define IFX_SCR_SCU_PMCON0_WDT_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.WDT_DIS */
#define IFX_SCR_SCU_PMCON0_WDT_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.WDT_DIS */
#define IFX_SCR_SCU_PMCON0_WDT_DIS_OFF (3u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.LIN_DIS */
#define IFX_SCR_SCU_PMCON0_LIN_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.LIN_DIS */
#define IFX_SCR_SCU_PMCON0_LIN_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.LIN_DIS */
#define IFX_SCR_SCU_PMCON0_LIN_DIS_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.T2CCU0_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU0_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.T2CCU0_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU0_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.T2CCU0_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU0_DIS_OFF (5u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.T2CCU1_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU1_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.T2CCU1_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU1_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.T2CCU1_DIS */
#define IFX_SCR_SCU_PMCON0_T2CCU1_DIS_OFF (6u)

/** \brief Length for Ifx_SCR_SCU_PMCON0_Bits.OCDS_DIS */
#define IFX_SCR_SCU_PMCON0_OCDS_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON0_Bits.OCDS_DIS */
#define IFX_SCR_SCU_PMCON0_OCDS_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON0_Bits.OCDS_DIS */
#define IFX_SCR_SCU_PMCON0_OCDS_DIS_OFF (7u)

/** \brief Length for Ifx_SCR_SCU_PMCON1_Bits.I2C_DIS */
#define IFX_SCR_SCU_PMCON1_I2C_DIS_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMCON1_Bits.I2C_DIS */
#define IFX_SCR_SCU_PMCON1_I2C_DIS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMCON1_Bits.I2C_DIS */
#define IFX_SCR_SCU_PMCON1_I2C_DIS_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL0_Bits.URRIS */
#define IFX_SCR_SCU_MODPISEL0_URRIS_LEN (4u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL0_Bits.URRIS */
#define IFX_SCR_SCU_MODPISEL0_URRIS_MSK (0xfu)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL0_Bits.URRIS */
#define IFX_SCR_SCU_MODPISEL0_URRIS_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL0_Bits.T0IS */
#define IFX_SCR_SCU_MODPISEL0_T0IS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL0_Bits.T0IS */
#define IFX_SCR_SCU_MODPISEL0_T0IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL0_Bits.T0IS */
#define IFX_SCR_SCU_MODPISEL0_T0IS_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL0_Bits.T1IS */
#define IFX_SCR_SCU_MODPISEL0_T1IS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL0_Bits.T1IS */
#define IFX_SCR_SCU_MODPISEL0_T1IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL0_Bits.T1IS */
#define IFX_SCR_SCU_MODPISEL0_T1IS_OFF (6u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL1_Bits.PINRSTIS */
#define IFX_SCR_SCU_MODPISEL1_PINRSTIS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL1_Bits.PINRSTIS */
#define IFX_SCR_SCU_MODPISEL1_PINRSTIS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL1_Bits.PINRSTIS */
#define IFX_SCR_SCU_MODPISEL1_PINRSTIS_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL1_Bits.MIS */
#define IFX_SCR_SCU_MODPISEL1_MIS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL1_Bits.MIS */
#define IFX_SCR_SCU_MODPISEL1_MIS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL1_Bits.MIS */
#define IFX_SCR_SCU_MODPISEL1_MIS_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL1_Bits.SIS */
#define IFX_SCR_SCU_MODPISEL1_SIS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL1_Bits.SIS */
#define IFX_SCR_SCU_MODPISEL1_SIS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL1_Bits.SIS */
#define IFX_SCR_SCU_MODPISEL1_SIS_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_MODPISEL1_Bits.CIS */
#define IFX_SCR_SCU_MODPISEL1_CIS_LEN (2u)

/** \brief Mask for Ifx_SCR_SCU_MODPISEL1_Bits.CIS */
#define IFX_SCR_SCU_MODPISEL1_CIS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_SCU_MODPISEL1_Bits.CIS */
#define IFX_SCR_SCU_MODPISEL1_CIS_OFF (6u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM39_32_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM39_32_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM39_32_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM39_32_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM39_32_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM39_32_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM47_40_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM47_40_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM47_40_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM47_40_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM47_40_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM47_40_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM55_48_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM55_48_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM55_48_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM55_48_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM55_48_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM55_48_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM63_56_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM63_56_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM63_56_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM63_56_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM63_56_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM63_56_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_OFFSET7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET7_0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_OFFSET7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET7_0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_OFFSET7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET7_0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_OFFSET15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET15_8_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_OFFSET15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET15_8_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_OFFSET15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_OFFSET15_8_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM7_0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM7_0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM7_0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM15_8_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM15_8_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM15_8_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM23_16_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM23_16_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM23_16_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_TIM31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM31_24_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_TIM31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM31_24_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_TIM31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_TIM31_24_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_CMP1_7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_7_0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_CMP1_7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_7_0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_CMP1_7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_7_0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_CMP1_15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_15_8_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_CMP1_15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_15_8_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_CMP1_15_8_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_15_8_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_CMP1_23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_23_16_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_CMP1_23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_23_16_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_CMP1_23_16_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_23_16_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_CMP1_31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_31_24_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_CMP1_31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_31_24_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_CMP1_31_24_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_CMP1_31_24_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_MSIZE1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSIZE1_VAL_LEN (5u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_MSIZE1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSIZE1_VAL_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_MSIZE1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSIZE1_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSRTC_MSTART1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSTART1_VAL_LEN (5u)

/** \brief Mask for Ifx_SCR_SCU_PMSRTC_MSTART1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSTART1_VAL_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_SCU_PMSRTC_MSTART1_Bits.VAL */
#define IFX_SCR_SCU_PMSRTC_MSTART1_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSDTS_CON_Bits.EN_START */
#define IFX_SCR_SCU_PMSDTS_CON_EN_START_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMSDTS_CON_Bits.EN_START */
#define IFX_SCR_SCU_PMSDTS_CON_EN_START_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMSDTS_CON_Bits.EN_START */
#define IFX_SCR_SCU_PMSDTS_CON_EN_START_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSDTS_RES7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES7_0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSDTS_RES7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES7_0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSDTS_RES7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES7_0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES11_8_VAL_LEN (4u)

/** \brief Mask for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES11_8_VAL_MSK (0xfu)

/** \brief Offset for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.VAL */
#define IFX_SCR_SCU_PMSDTS_RES11_8_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.RES_READY */
#define IFX_SCR_SCU_PMSDTS_RES11_8_RES_READY_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.RES_READY */
#define IFX_SCR_SCU_PMSDTS_RES11_8_RES_READY_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMSDTS_RES11_8_Bits.RES_READY */
#define IFX_SCR_SCU_PMSDTS_RES11_8_RES_READY_OFF (4u)

/** \brief Length for Ifx_SCR_SCU_PMSHPOSC_FTRIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM7_0_VAL_LEN (8u)

/** \brief Mask for Ifx_SCR_SCU_PMSHPOSC_FTRIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM7_0_VAL_MSK (0xffu)

/** \brief Offset for Ifx_SCR_SCU_PMSHPOSC_FTRIM7_0_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM7_0_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSHPOSC_FTRIM8_8_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM8_8_VAL_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_PMSHPOSC_FTRIM8_8_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM8_8_VAL_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_PMSHPOSC_FTRIM8_8_Bits.VAL */
#define IFX_SCR_SCU_PMSHPOSC_FTRIM8_8_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_PMSHPBG_BGTRIM_Bits.VAL */
#define IFX_SCR_SCU_PMSHPBG_BGTRIM_VAL_LEN (7u)

/** \brief Mask for Ifx_SCR_SCU_PMSHPBG_BGTRIM_Bits.VAL */
#define IFX_SCR_SCU_PMSHPBG_BGTRIM_VAL_MSK (0x7fu)

/** \brief Offset for Ifx_SCR_SCU_PMSHPBG_BGTRIM_Bits.VAL */
#define IFX_SCR_SCU_PMSHPBG_BGTRIM_VAL_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_DBG_MODSUSP_Bits.WDTSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_WDTSUSP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_DBG_MODSUSP_Bits.WDTSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_WDTSUSP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_DBG_MODSUSP_Bits.WDTSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_WDTSUSP_OFF (0u)

/** \brief Length for Ifx_SCR_SCU_DBG_MODSUSP_Bits.RTCSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_RTCSUSP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_DBG_MODSUSP_Bits.RTCSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_RTCSUSP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_DBG_MODSUSP_Bits.RTCSUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_RTCSUSP_OFF (1u)

/** \brief Length for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU0SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU0SUSP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU0SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU0SUSP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU0SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU0SUSP_OFF (2u)

/** \brief Length for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU1SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU1SUSP_LEN (1u)

/** \brief Mask for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU1SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU1SUSP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_SCU_DBG_MODSUSP_Bits.T2CCU1SUSP */
#define IFX_SCR_SCU_DBG_MODSUSP_T2CCU1SUSP_OFF (3u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT2 */
#define IFX_SCR_IR_CON0_EXINT2_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT2 */
#define IFX_SCR_IR_CON0_EXINT2_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT2 */
#define IFX_SCR_IR_CON0_EXINT2_OFF (2u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT3 */
#define IFX_SCR_IR_CON0_EXINT3_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT3 */
#define IFX_SCR_IR_CON0_EXINT3_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT3 */
#define IFX_SCR_IR_CON0_EXINT3_OFF (3u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT4 */
#define IFX_SCR_IR_CON0_EXINT4_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT4 */
#define IFX_SCR_IR_CON0_EXINT4_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT4 */
#define IFX_SCR_IR_CON0_EXINT4_OFF (4u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT5 */
#define IFX_SCR_IR_CON0_EXINT5_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT5 */
#define IFX_SCR_IR_CON0_EXINT5_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT5 */
#define IFX_SCR_IR_CON0_EXINT5_OFF (5u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT6 */
#define IFX_SCR_IR_CON0_EXINT6_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT6 */
#define IFX_SCR_IR_CON0_EXINT6_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT6 */
#define IFX_SCR_IR_CON0_EXINT6_OFF (6u)

/** \brief Length for Ifx_SCR_IR_CON0_Bits.EXINT7 */
#define IFX_SCR_IR_CON0_EXINT7_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON0_Bits.EXINT7 */
#define IFX_SCR_IR_CON0_EXINT7_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON0_Bits.EXINT7 */
#define IFX_SCR_IR_CON0_EXINT7_OFF (7u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.EIR */
#define IFX_SCR_IR_CON1_EIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.EIR */
#define IFX_SCR_IR_CON1_EIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.EIR */
#define IFX_SCR_IR_CON1_EIR_OFF (0u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.TIR */
#define IFX_SCR_IR_CON1_TIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.TIR */
#define IFX_SCR_IR_CON1_TIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.TIR */
#define IFX_SCR_IR_CON1_TIR_OFF (1u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.RIR */
#define IFX_SCR_IR_CON1_RIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.RIR */
#define IFX_SCR_IR_CON1_RIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.RIR */
#define IFX_SCR_IR_CON1_RIR_OFF (2u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.RFEIR */
#define IFX_SCR_IR_CON1_RFEIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.RFEIR */
#define IFX_SCR_IR_CON1_RFEIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.RFEIR */
#define IFX_SCR_IR_CON1_RFEIR_OFF (3u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.RFFIR */
#define IFX_SCR_IR_CON1_RFFIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.RFFIR */
#define IFX_SCR_IR_CON1_RFFIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.RFFIR */
#define IFX_SCR_IR_CON1_RFFIR_OFF (4u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.ADCIR */
#define IFX_SCR_IR_CON1_ADCIR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.ADCIR */
#define IFX_SCR_IR_CON1_ADCIR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.ADCIR */
#define IFX_SCR_IR_CON1_ADCIR_OFF (5u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.CMP0IR */
#define IFX_SCR_IR_CON1_CMP0IR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.CMP0IR */
#define IFX_SCR_IR_CON1_CMP0IR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.CMP0IR */
#define IFX_SCR_IR_CON1_CMP0IR_OFF (6u)

/** \brief Length for Ifx_SCR_IR_CON1_Bits.CMP1IR */
#define IFX_SCR_IR_CON1_CMP1IR_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON1_Bits.CMP1IR */
#define IFX_SCR_IR_CON1_CMP1IR_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON1_Bits.CMP1IR */
#define IFX_SCR_IR_CON1_CMP1IR_OFF (7u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT8 */
#define IFX_SCR_IR_CON2_EXINT8_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT8 */
#define IFX_SCR_IR_CON2_EXINT8_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT8 */
#define IFX_SCR_IR_CON2_EXINT8_OFF (0u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT9 */
#define IFX_SCR_IR_CON2_EXINT9_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT9 */
#define IFX_SCR_IR_CON2_EXINT9_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT9 */
#define IFX_SCR_IR_CON2_EXINT9_OFF (1u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT10 */
#define IFX_SCR_IR_CON2_EXINT10_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT10 */
#define IFX_SCR_IR_CON2_EXINT10_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT10 */
#define IFX_SCR_IR_CON2_EXINT10_OFF (2u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT11 */
#define IFX_SCR_IR_CON2_EXINT11_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT11 */
#define IFX_SCR_IR_CON2_EXINT11_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT11 */
#define IFX_SCR_IR_CON2_EXINT11_OFF (3u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT12 */
#define IFX_SCR_IR_CON2_EXINT12_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT12 */
#define IFX_SCR_IR_CON2_EXINT12_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT12 */
#define IFX_SCR_IR_CON2_EXINT12_OFF (4u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT13 */
#define IFX_SCR_IR_CON2_EXINT13_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT13 */
#define IFX_SCR_IR_CON2_EXINT13_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT13 */
#define IFX_SCR_IR_CON2_EXINT13_OFF (5u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT14 */
#define IFX_SCR_IR_CON2_EXINT14_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT14 */
#define IFX_SCR_IR_CON2_EXINT14_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT14 */
#define IFX_SCR_IR_CON2_EXINT14_OFF (6u)

/** \brief Length for Ifx_SCR_IR_CON2_Bits.EXINT15 */
#define IFX_SCR_IR_CON2_EXINT15_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_CON2_Bits.EXINT15 */
#define IFX_SCR_IR_CON2_EXINT15_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_CON2_Bits.EXINT15 */
#define IFX_SCR_IR_CON2_EXINT15_OFF (7u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIWDT */
#define IFX_SCR_IR_NMICON_NMIWDT_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIWDT */
#define IFX_SCR_IR_NMICON_NMIWDT_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIWDT */
#define IFX_SCR_IR_NMICON_NMIWDT_OFF (0u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIRAMECC */
#define IFX_SCR_IR_NMICON_NMIRAMECC_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIRAMECC */
#define IFX_SCR_IR_NMICON_NMIRAMECC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIRAMECC */
#define IFX_SCR_IR_NMICON_NMIRAMECC_OFF (1u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIEXTNMI */
#define IFX_SCR_IR_NMICON_NMIEXTNMI_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIEXTNMI */
#define IFX_SCR_IR_NMICON_NMIEXTNMI_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIEXTNMI */
#define IFX_SCR_IR_NMICON_NMIEXTNMI_OFF (2u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIOCDS */
#define IFX_SCR_IR_NMICON_NMIOCDS_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIOCDS */
#define IFX_SCR_IR_NMICON_NMIOCDS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIOCDS */
#define IFX_SCR_IR_NMICON_NMIOCDS_OFF (3u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIMAINC */
#define IFX_SCR_IR_NMICON_NMIMAINC_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIMAINC */
#define IFX_SCR_IR_NMICON_NMIMAINC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIMAINC */
#define IFX_SCR_IR_NMICON_NMIMAINC_OFF (4u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.NMIWKP */
#define IFX_SCR_IR_NMICON_NMIWKP_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.NMIWKP */
#define IFX_SCR_IR_NMICON_NMIWKP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.NMIWKP */
#define IFX_SCR_IR_NMICON_NMIWKP_OFF (5u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.SCRINTTC0 */
#define IFX_SCR_IR_NMICON_SCRINTTC0_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.SCRINTTC0 */
#define IFX_SCR_IR_NMICON_SCRINTTC0_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.SCRINTTC0 */
#define IFX_SCR_IR_NMICON_SCRINTTC0_OFF (6u)

/** \brief Length for Ifx_SCR_IR_NMICON_Bits.SCRINTTC1 */
#define IFX_SCR_IR_NMICON_SCRINTTC1_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMICON_Bits.SCRINTTC1 */
#define IFX_SCR_IR_NMICON_SCRINTTC1_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMICON_Bits.SCRINTTC1 */
#define IFX_SCR_IR_NMICON_SCRINTTC1_OFF (7u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIWDT */
#define IFX_SCR_IR_NMISTAT_FNMIWDT_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIWDT */
#define IFX_SCR_IR_NMISTAT_FNMIWDT_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIWDT */
#define IFX_SCR_IR_NMISTAT_FNMIWDT_OFF (0u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIRAMECC */
#define IFX_SCR_IR_NMISTAT_FNMIRAMECC_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIRAMECC */
#define IFX_SCR_IR_NMISTAT_FNMIRAMECC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIRAMECC */
#define IFX_SCR_IR_NMISTAT_FNMIRAMECC_OFF (1u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIEXTNMI */
#define IFX_SCR_IR_NMISTAT_FNMIEXTNMI_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIEXTNMI */
#define IFX_SCR_IR_NMISTAT_FNMIEXTNMI_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIEXTNMI */
#define IFX_SCR_IR_NMISTAT_FNMIEXTNMI_OFF (2u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIOCDS */
#define IFX_SCR_IR_NMISTAT_FNMIOCDS_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIOCDS */
#define IFX_SCR_IR_NMISTAT_FNMIOCDS_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIOCDS */
#define IFX_SCR_IR_NMISTAT_FNMIOCDS_OFF (3u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIMAINC */
#define IFX_SCR_IR_NMISTAT_FNMIMAINC_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIMAINC */
#define IFX_SCR_IR_NMISTAT_FNMIMAINC_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIMAINC */
#define IFX_SCR_IR_NMISTAT_FNMIMAINC_OFF (4u)

/** \brief Length for Ifx_SCR_IR_NMISTAT_Bits.FNMIWKP */
#define IFX_SCR_IR_NMISTAT_FNMIWKP_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_NMISTAT_Bits.FNMIWKP */
#define IFX_SCR_IR_NMISTAT_FNMIWKP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_NMISTAT_Bits.FNMIWKP */
#define IFX_SCR_IR_NMISTAT_FNMIWKP_OFF (6u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.EIREN */
#define IFX_SCR_IR_MODIEN_EIREN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.EIREN */
#define IFX_SCR_IR_MODIEN_EIREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.EIREN */
#define IFX_SCR_IR_MODIEN_EIREN_OFF (0u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.TIREN */
#define IFX_SCR_IR_MODIEN_TIREN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.TIREN */
#define IFX_SCR_IR_MODIEN_TIREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.TIREN */
#define IFX_SCR_IR_MODIEN_TIREN_OFF (1u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.RIREN */
#define IFX_SCR_IR_MODIEN_RIREN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.RIREN */
#define IFX_SCR_IR_MODIEN_RIREN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.RIREN */
#define IFX_SCR_IR_MODIEN_RIREN_OFF (2u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.RFEIEN */
#define IFX_SCR_IR_MODIEN_RFEIEN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.RFEIEN */
#define IFX_SCR_IR_MODIEN_RFEIEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.RFEIEN */
#define IFX_SCR_IR_MODIEN_RFEIEN_OFF (3u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.RFFIEN */
#define IFX_SCR_IR_MODIEN_RFFIEN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.RFFIEN */
#define IFX_SCR_IR_MODIEN_RFFIEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.RFFIEN */
#define IFX_SCR_IR_MODIEN_RFFIEN_OFF (4u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.ADCIEN */
#define IFX_SCR_IR_MODIEN_ADCIEN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.ADCIEN */
#define IFX_SCR_IR_MODIEN_ADCIEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.ADCIEN */
#define IFX_SCR_IR_MODIEN_ADCIEN_OFF (5u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.CMP0IEN */
#define IFX_SCR_IR_MODIEN_CMP0IEN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.CMP0IEN */
#define IFX_SCR_IR_MODIEN_CMP0IEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.CMP0IEN */
#define IFX_SCR_IR_MODIEN_CMP0IEN_OFF (6u)

/** \brief Length for Ifx_SCR_IR_MODIEN_Bits.CMP1IEN */
#define IFX_SCR_IR_MODIEN_CMP1IEN_LEN (1u)

/** \brief Mask for Ifx_SCR_IR_MODIEN_Bits.CMP1IEN */
#define IFX_SCR_IR_MODIEN_CMP1IEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_IR_MODIEN_Bits.CMP1IEN */
#define IFX_SCR_IR_MODIEN_CMP1IEN_OFF (7u)

/** \brief Length for Ifx_SCR_IR_EXICON0_Bits.EXINT0 */
#define IFX_SCR_IR_EXICON0_EXINT0_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON0_Bits.EXINT0 */
#define IFX_SCR_IR_EXICON0_EXINT0_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON0_Bits.EXINT0 */
#define IFX_SCR_IR_EXICON0_EXINT0_OFF (0u)

/** \brief Length for Ifx_SCR_IR_EXICON0_Bits.EXINT1 */
#define IFX_SCR_IR_EXICON0_EXINT1_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON0_Bits.EXINT1 */
#define IFX_SCR_IR_EXICON0_EXINT1_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON0_Bits.EXINT1 */
#define IFX_SCR_IR_EXICON0_EXINT1_OFF (2u)

/** \brief Length for Ifx_SCR_IR_EXICON0_Bits.EXINT2 */
#define IFX_SCR_IR_EXICON0_EXINT2_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON0_Bits.EXINT2 */
#define IFX_SCR_IR_EXICON0_EXINT2_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON0_Bits.EXINT2 */
#define IFX_SCR_IR_EXICON0_EXINT2_OFF (4u)

/** \brief Length for Ifx_SCR_IR_EXICON0_Bits.EXINT3 */
#define IFX_SCR_IR_EXICON0_EXINT3_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON0_Bits.EXINT3 */
#define IFX_SCR_IR_EXICON0_EXINT3_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON0_Bits.EXINT3 */
#define IFX_SCR_IR_EXICON0_EXINT3_OFF (6u)

/** \brief Length for Ifx_SCR_IR_EXICON1_Bits.EXINT4 */
#define IFX_SCR_IR_EXICON1_EXINT4_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON1_Bits.EXINT4 */
#define IFX_SCR_IR_EXICON1_EXINT4_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON1_Bits.EXINT4 */
#define IFX_SCR_IR_EXICON1_EXINT4_OFF (0u)

/** \brief Length for Ifx_SCR_IR_EXICON1_Bits.EXINT5 */
#define IFX_SCR_IR_EXICON1_EXINT5_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON1_Bits.EXINT5 */
#define IFX_SCR_IR_EXICON1_EXINT5_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON1_Bits.EXINT5 */
#define IFX_SCR_IR_EXICON1_EXINT5_OFF (2u)

/** \brief Length for Ifx_SCR_IR_EXICON1_Bits.EXINT6 */
#define IFX_SCR_IR_EXICON1_EXINT6_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON1_Bits.EXINT6 */
#define IFX_SCR_IR_EXICON1_EXINT6_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON1_Bits.EXINT6 */
#define IFX_SCR_IR_EXICON1_EXINT6_OFF (4u)

/** \brief Length for Ifx_SCR_IR_EXICON1_Bits.EXINT7 */
#define IFX_SCR_IR_EXICON1_EXINT7_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON1_Bits.EXINT7 */
#define IFX_SCR_IR_EXICON1_EXINT7_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON1_Bits.EXINT7 */
#define IFX_SCR_IR_EXICON1_EXINT7_OFF (6u)

/** \brief Length for Ifx_SCR_IR_EXICON2_Bits.EXINT8 */
#define IFX_SCR_IR_EXICON2_EXINT8_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON2_Bits.EXINT8 */
#define IFX_SCR_IR_EXICON2_EXINT8_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON2_Bits.EXINT8 */
#define IFX_SCR_IR_EXICON2_EXINT8_OFF (0u)

/** \brief Length for Ifx_SCR_IR_EXICON2_Bits.EXINT9 */
#define IFX_SCR_IR_EXICON2_EXINT9_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON2_Bits.EXINT9 */
#define IFX_SCR_IR_EXICON2_EXINT9_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON2_Bits.EXINT9 */
#define IFX_SCR_IR_EXICON2_EXINT9_OFF (2u)

/** \brief Length for Ifx_SCR_IR_EXICON2_Bits.EXINT10 */
#define IFX_SCR_IR_EXICON2_EXINT10_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON2_Bits.EXINT10 */
#define IFX_SCR_IR_EXICON2_EXINT10_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON2_Bits.EXINT10 */
#define IFX_SCR_IR_EXICON2_EXINT10_OFF (4u)

/** \brief Length for Ifx_SCR_IR_EXICON2_Bits.EXINT11 */
#define IFX_SCR_IR_EXICON2_EXINT11_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON2_Bits.EXINT11 */
#define IFX_SCR_IR_EXICON2_EXINT11_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON2_Bits.EXINT11 */
#define IFX_SCR_IR_EXICON2_EXINT11_OFF (6u)

/** \brief Length for Ifx_SCR_IR_EXICON3_Bits.EXINT12 */
#define IFX_SCR_IR_EXICON3_EXINT12_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON3_Bits.EXINT12 */
#define IFX_SCR_IR_EXICON3_EXINT12_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON3_Bits.EXINT12 */
#define IFX_SCR_IR_EXICON3_EXINT12_OFF (0u)

/** \brief Length for Ifx_SCR_IR_EXICON3_Bits.EXINT13 */
#define IFX_SCR_IR_EXICON3_EXINT13_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON3_Bits.EXINT13 */
#define IFX_SCR_IR_EXICON3_EXINT13_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON3_Bits.EXINT13 */
#define IFX_SCR_IR_EXICON3_EXINT13_OFF (2u)

/** \brief Length for Ifx_SCR_IR_EXICON3_Bits.EXINT14 */
#define IFX_SCR_IR_EXICON3_EXINT14_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON3_Bits.EXINT14 */
#define IFX_SCR_IR_EXICON3_EXINT14_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON3_Bits.EXINT14 */
#define IFX_SCR_IR_EXICON3_EXINT14_OFF (4u)

/** \brief Length for Ifx_SCR_IR_EXICON3_Bits.EXINT15 */
#define IFX_SCR_IR_EXICON3_EXINT15_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_EXICON3_Bits.EXINT15 */
#define IFX_SCR_IR_EXICON3_EXINT15_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_EXICON3_Bits.EXINT15 */
#define IFX_SCR_IR_EXICON3_EXINT15_OFF (6u)

/** \brief Length for Ifx_SCR_IR_PISEL0_Bits.EXINT0IS */
#define IFX_SCR_IR_PISEL0_EXINT0IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL0_Bits.EXINT0IS */
#define IFX_SCR_IR_PISEL0_EXINT0IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL0_Bits.EXINT0IS */
#define IFX_SCR_IR_PISEL0_EXINT0IS_OFF (2u)

/** \brief Length for Ifx_SCR_IR_PISEL0_Bits.EXINT1IS */
#define IFX_SCR_IR_PISEL0_EXINT1IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL0_Bits.EXINT1IS */
#define IFX_SCR_IR_PISEL0_EXINT1IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL0_Bits.EXINT1IS */
#define IFX_SCR_IR_PISEL0_EXINT1IS_OFF (4u)

/** \brief Length for Ifx_SCR_IR_PISEL0_Bits.EXINT2IS */
#define IFX_SCR_IR_PISEL0_EXINT2IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL0_Bits.EXINT2IS */
#define IFX_SCR_IR_PISEL0_EXINT2IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL0_Bits.EXINT2IS */
#define IFX_SCR_IR_PISEL0_EXINT2IS_OFF (6u)

/** \brief Length for Ifx_SCR_IR_PISEL1_Bits.EXINT3_T2CCU0CH0_IS */
#define IFX_SCR_IR_PISEL1_EXINT3_T2CCU0CH0_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL1_Bits.EXINT3_T2CCU0CH0_IS */
#define IFX_SCR_IR_PISEL1_EXINT3_T2CCU0CH0_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL1_Bits.EXINT3_T2CCU0CH0_IS */
#define IFX_SCR_IR_PISEL1_EXINT3_T2CCU0CH0_IS_OFF (0u)

/** \brief Length for Ifx_SCR_IR_PISEL1_Bits.EXINT4_T2CCU0CH1_IS */
#define IFX_SCR_IR_PISEL1_EXINT4_T2CCU0CH1_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL1_Bits.EXINT4_T2CCU0CH1_IS */
#define IFX_SCR_IR_PISEL1_EXINT4_T2CCU0CH1_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL1_Bits.EXINT4_T2CCU0CH1_IS */
#define IFX_SCR_IR_PISEL1_EXINT4_T2CCU0CH1_IS_OFF (2u)

/** \brief Length for Ifx_SCR_IR_PISEL1_Bits.EXINT5_T2CCU0CH2_IS */
#define IFX_SCR_IR_PISEL1_EXINT5_T2CCU0CH2_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL1_Bits.EXINT5_T2CCU0CH2_IS */
#define IFX_SCR_IR_PISEL1_EXINT5_T2CCU0CH2_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL1_Bits.EXINT5_T2CCU0CH2_IS */
#define IFX_SCR_IR_PISEL1_EXINT5_T2CCU0CH2_IS_OFF (4u)

/** \brief Length for Ifx_SCR_IR_PISEL1_Bits.EXINT6_T2CCU0CH3_IS */
#define IFX_SCR_IR_PISEL1_EXINT6_T2CCU0CH3_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL1_Bits.EXINT6_T2CCU0CH3_IS */
#define IFX_SCR_IR_PISEL1_EXINT6_T2CCU0CH3_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL1_Bits.EXINT6_T2CCU0CH3_IS */
#define IFX_SCR_IR_PISEL1_EXINT6_T2CCU0CH3_IS_OFF (6u)

/** \brief Length for Ifx_SCR_IR_PISEL2_Bits.EXINT8_T2CCU1CH0_IS */
#define IFX_SCR_IR_PISEL2_EXINT8_T2CCU1CH0_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL2_Bits.EXINT8_T2CCU1CH0_IS */
#define IFX_SCR_IR_PISEL2_EXINT8_T2CCU1CH0_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL2_Bits.EXINT8_T2CCU1CH0_IS */
#define IFX_SCR_IR_PISEL2_EXINT8_T2CCU1CH0_IS_OFF (0u)

/** \brief Length for Ifx_SCR_IR_PISEL2_Bits.EXINT9_T2CCU1CH1_IS */
#define IFX_SCR_IR_PISEL2_EXINT9_T2CCU1CH1_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL2_Bits.EXINT9_T2CCU1CH1_IS */
#define IFX_SCR_IR_PISEL2_EXINT9_T2CCU1CH1_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL2_Bits.EXINT9_T2CCU1CH1_IS */
#define IFX_SCR_IR_PISEL2_EXINT9_T2CCU1CH1_IS_OFF (2u)

/** \brief Length for Ifx_SCR_IR_PISEL2_Bits.EXINT10_T2CCU1CH2_IS */
#define IFX_SCR_IR_PISEL2_EXINT10_T2CCU1CH2_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL2_Bits.EXINT10_T2CCU1CH2_IS */
#define IFX_SCR_IR_PISEL2_EXINT10_T2CCU1CH2_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL2_Bits.EXINT10_T2CCU1CH2_IS */
#define IFX_SCR_IR_PISEL2_EXINT10_T2CCU1CH2_IS_OFF (4u)

/** \brief Length for Ifx_SCR_IR_PISEL2_Bits.EXINT11_T2CCU1CH3_IS */
#define IFX_SCR_IR_PISEL2_EXINT11_T2CCU1CH3_IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL2_Bits.EXINT11_T2CCU1CH3_IS */
#define IFX_SCR_IR_PISEL2_EXINT11_T2CCU1CH3_IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL2_Bits.EXINT11_T2CCU1CH3_IS */
#define IFX_SCR_IR_PISEL2_EXINT11_T2CCU1CH3_IS_OFF (6u)

/** \brief Length for Ifx_SCR_IR_PISEL3_Bits.EXINT12IS */
#define IFX_SCR_IR_PISEL3_EXINT12IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL3_Bits.EXINT12IS */
#define IFX_SCR_IR_PISEL3_EXINT12IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL3_Bits.EXINT12IS */
#define IFX_SCR_IR_PISEL3_EXINT12IS_OFF (0u)

/** \brief Length for Ifx_SCR_IR_PISEL3_Bits.EXINT13IS */
#define IFX_SCR_IR_PISEL3_EXINT13IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL3_Bits.EXINT13IS */
#define IFX_SCR_IR_PISEL3_EXINT13IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL3_Bits.EXINT13IS */
#define IFX_SCR_IR_PISEL3_EXINT13IS_OFF (2u)

/** \brief Length for Ifx_SCR_IR_PISEL3_Bits.EXINT14IS */
#define IFX_SCR_IR_PISEL3_EXINT14IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL3_Bits.EXINT14IS */
#define IFX_SCR_IR_PISEL3_EXINT14IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL3_Bits.EXINT14IS */
#define IFX_SCR_IR_PISEL3_EXINT14IS_OFF (4u)

/** \brief Length for Ifx_SCR_IR_PISEL3_Bits.EXINT15IS */
#define IFX_SCR_IR_PISEL3_EXINT15IS_LEN (2u)

/** \brief Mask for Ifx_SCR_IR_PISEL3_Bits.EXINT15IS */
#define IFX_SCR_IR_PISEL3_EXINT15IS_MSK (0x3u)

/** \brief Offset for Ifx_SCR_IR_PISEL3_Bits.EXINT15IS */
#define IFX_SCR_IR_PISEL3_EXINT15IS_OFF (6u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.AAK */
#define IFX_SCR_I2C_CNTR_AAK_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.AAK */
#define IFX_SCR_I2C_CNTR_AAK_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.AAK */
#define IFX_SCR_I2C_CNTR_AAK_OFF (2u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.IFLG */
#define IFX_SCR_I2C_CNTR_IFLG_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.IFLG */
#define IFX_SCR_I2C_CNTR_IFLG_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.IFLG */
#define IFX_SCR_I2C_CNTR_IFLG_OFF (3u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.STP */
#define IFX_SCR_I2C_CNTR_STP_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.STP */
#define IFX_SCR_I2C_CNTR_STP_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.STP */
#define IFX_SCR_I2C_CNTR_STP_OFF (4u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.STA */
#define IFX_SCR_I2C_CNTR_STA_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.STA */
#define IFX_SCR_I2C_CNTR_STA_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.STA */
#define IFX_SCR_I2C_CNTR_STA_OFF (5u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.ENAB */
#define IFX_SCR_I2C_CNTR_ENAB_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.ENAB */
#define IFX_SCR_I2C_CNTR_ENAB_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.ENAB */
#define IFX_SCR_I2C_CNTR_ENAB_OFF (6u)

/** \brief Length for Ifx_SCR_I2C_CNTR_Bits.IEN */
#define IFX_SCR_I2C_CNTR_IEN_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_CNTR_Bits.IEN */
#define IFX_SCR_I2C_CNTR_IEN_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_CNTR_Bits.IEN */
#define IFX_SCR_I2C_CNTR_IEN_OFF (7u)

/** \brief Length for Ifx_SCR_I2C_DATA_Bits.DATA */
#define IFX_SCR_I2C_DATA_DATA_LEN (8u)

/** \brief Mask for Ifx_SCR_I2C_DATA_Bits.DATA */
#define IFX_SCR_I2C_DATA_DATA_MSK (0xffu)

/** \brief Offset for Ifx_SCR_I2C_DATA_Bits.DATA */
#define IFX_SCR_I2C_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_SCR_I2C_STAT_Bits.STAT */
#define IFX_SCR_I2C_STAT_STAT_LEN (5u)

/** \brief Mask for Ifx_SCR_I2C_STAT_Bits.STAT */
#define IFX_SCR_I2C_STAT_STAT_MSK (0x1fu)

/** \brief Offset for Ifx_SCR_I2C_STAT_Bits.STAT */
#define IFX_SCR_I2C_STAT_STAT_OFF (3u)

/** \brief Length for Ifx_SCR_I2C_BRCR_Bits.PREDIV */
#define IFX_SCR_I2C_BRCR_PREDIV_LEN (3u)

/** \brief Mask for Ifx_SCR_I2C_BRCR_Bits.PREDIV */
#define IFX_SCR_I2C_BRCR_PREDIV_MSK (0x7u)

/** \brief Offset for Ifx_SCR_I2C_BRCR_Bits.PREDIV */
#define IFX_SCR_I2C_BRCR_PREDIV_OFF (0u)

/** \brief Length for Ifx_SCR_I2C_BRCR_Bits.BRP */
#define IFX_SCR_I2C_BRCR_BRP_LEN (4u)

/** \brief Mask for Ifx_SCR_I2C_BRCR_Bits.BRP */
#define IFX_SCR_I2C_BRCR_BRP_MSK (0xfu)

/** \brief Offset for Ifx_SCR_I2C_BRCR_Bits.BRP */
#define IFX_SCR_I2C_BRCR_BRP_OFF (3u)

/** \brief Length for Ifx_SCR_I2C_SRST_Bits.SRST */
#define IFX_SCR_I2C_SRST_SRST_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_SRST_Bits.SRST */
#define IFX_SCR_I2C_SRST_SRST_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_SRST_Bits.SRST */
#define IFX_SCR_I2C_SRST_SRST_OFF (0u)

/** \brief Length for Ifx_SCR_I2C_SRST_Bits.SCLSEL_P */
#define IFX_SCR_I2C_SRST_SCLSEL_P_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_SRST_Bits.SCLSEL_P */
#define IFX_SCR_I2C_SRST_SCLSEL_P_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_SRST_Bits.SCLSEL_P */
#define IFX_SCR_I2C_SRST_SCLSEL_P_OFF (2u)

/** \brief Length for Ifx_SCR_I2C_SRST_Bits.SCLSEL */
#define IFX_SCR_I2C_SRST_SCLSEL_LEN (2u)

/** \brief Mask for Ifx_SCR_I2C_SRST_Bits.SCLSEL */
#define IFX_SCR_I2C_SRST_SCLSEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_I2C_SRST_Bits.SCLSEL */
#define IFX_SCR_I2C_SRST_SCLSEL_OFF (3u)

/** \brief Length for Ifx_SCR_I2C_SRST_Bits.SDASEL_P */
#define IFX_SCR_I2C_SRST_SDASEL_P_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_SRST_Bits.SDASEL_P */
#define IFX_SCR_I2C_SRST_SDASEL_P_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_SRST_Bits.SDASEL_P */
#define IFX_SCR_I2C_SRST_SDASEL_P_OFF (5u)

/** \brief Length for Ifx_SCR_I2C_SRST_Bits.SDASEL */
#define IFX_SCR_I2C_SRST_SDASEL_LEN (2u)

/** \brief Mask for Ifx_SCR_I2C_SRST_Bits.SDASEL */
#define IFX_SCR_I2C_SRST_SDASEL_MSK (0x3u)

/** \brief Offset for Ifx_SCR_I2C_SRST_Bits.SDASEL */
#define IFX_SCR_I2C_SRST_SDASEL_OFF (6u)

/** \brief Length for Ifx_SCR_I2C_ADDR_Bits.GCE */
#define IFX_SCR_I2C_ADDR_GCE_LEN (1u)

/** \brief Mask for Ifx_SCR_I2C_ADDR_Bits.GCE */
#define IFX_SCR_I2C_ADDR_GCE_MSK (0x1u)

/** \brief Offset for Ifx_SCR_I2C_ADDR_Bits.GCE */
#define IFX_SCR_I2C_ADDR_GCE_OFF (0u)

/** \brief Length for Ifx_SCR_I2C_ADDR_Bits.SLA */
#define IFX_SCR_I2C_ADDR_SLA_LEN (7u)

/** \brief Mask for Ifx_SCR_I2C_ADDR_Bits.SLA */
#define IFX_SCR_I2C_ADDR_SLA_MSK (0x7fu)

/** \brief Offset for Ifx_SCR_I2C_ADDR_Bits.SLA */
#define IFX_SCR_I2C_ADDR_SLA_OFF (1u)

/** \brief Length for Ifx_SCR_I2C_ADDRX_Bits.SLAX */
#define IFX_SCR_I2C_ADDRX_SLAX_LEN (8u)

/** \brief Mask for Ifx_SCR_I2C_ADDRX_Bits.SLAX */
#define IFX_SCR_I2C_ADDRX_SLAX_MSK (0xffu)

/** \brief Offset for Ifx_SCR_I2C_ADDRX_Bits.SLAX */
#define IFX_SCR_I2C_ADDRX_SLAX_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSCR_BF_H */
