Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 20 15:18:02 2022
| Host         : Gregory running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file InputMod_wrapper_control_sets_placed.rpt
| Design       : InputMod_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            3 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            | Enable Signal |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  InputMod_i/clk_wiz_0/inst/clk_out1 |               | InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              2 |
|  InputMod_i/clk_wiz_0/inst/clk_out1 |               |                                                                                                |                4 |             20 |
+-------------------------------------+---------------+------------------------------------------------------------------------------------------------+------------------+----------------+


