$date
	Tue Jan 16 11:02:20 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module johnsonCounter_testbench $end
$scope module myJohnsonCounter $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 4 # count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
0"
0!
$end
#1
b0 #
1!
#2
0!
1"
#3
b1 #
1!
#4
0!
#5
b11 #
1!
#6
0!
#7
b111 #
1!
#8
0!
#9
b1111 #
1!
#10
0!
#11
b1110 #
1!
#12
0!
#13
b1100 #
1!
#14
0!
#15
b1000 #
1!
#16
0!
#17
b0 #
1!
#18
0!
#19
b1 #
1!
#20
0!
#21
b11 #
1!
#22
0!
#23
b111 #
1!
#24
0!
#25
b1111 #
1!
#26
0!
#27
b1110 #
1!
#28
0!
#29
b1100 #
1!
#30
0!
#31
b1000 #
1!
#32
0!
#33
b0 #
1!
#34
0!
#35
b1 #
1!
