

================================================================
== Vivado HLS Report for 'fc2'
================================================================
* Date:           Sat Jun 20 14:08:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31406|  31406|  31406|  31406|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  30480|  30480|       254|          -|          -|   120|    no    |
        | + fc_layer2_label41  |    252|    252|         3|          -|          -|    84|    no    |
        |- fc_layer2_label11   |    924|    924|        11|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	6  / (exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 17 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 18 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%output_V = alloca [84 x i16], align 2" [lenet_hls/full_connected.cpp:150]   --->   Operation 19 'alloca' 'output_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [84 x i16]* %output_V, i64 0, i64 0" [lenet_hls/full_connected.cpp:150]   --->   Operation 20 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [lenet_hls/full_connected.cpp:150]   --->   Operation 21 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader213" [lenet_hls/full_connected.cpp:153]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_4, %2 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ %next_mul, %2 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -8" [lenet_hls/full_connected.cpp:153]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 27 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j, 1" [lenet_hls/full_connected.cpp:153]   --->   Operation 28 'add' 'j_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [lenet_hls/full_connected.cpp:153]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str226) nounwind" [lenet_hls/full_connected.cpp:153]   --->   Operation 30 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str226)" [lenet_hls/full_connected.cpp:153]   --->   Operation 31 'specregionbegin' 'tmp_84' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/full_connected.cpp:154]   --->   Operation 32 'read' 'tmp_V_17' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = sext i16 %tmp_V_17 to i27" [lenet_hls/full_connected.cpp:156]   --->   Operation 33 'sext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:155]   --->   Operation 34 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:159]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_6, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i, -44" [lenet_hls/full_connected.cpp:155]   --->   Operation 37 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 38 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, 1" [lenet_hls/full_connected.cpp:155]   --->   Operation 39 'add' 'i_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [lenet_hls/full_connected.cpp:155]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_97 = zext i7 %i to i64" [lenet_hls/full_connected.cpp:156]   --->   Operation 41 'zext' 'tmp_97' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i7 %i to i14" [lenet_hls/full_connected.cpp:156]   --->   Operation 42 'zext' 'tmp_97_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.81ns)   --->   "%tmp_8 = add i14 %tmp_97_cast, %phi_mul" [lenet_hls/full_connected.cpp:156]   --->   Operation 43 'add' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i14 %tmp_8 to i64" [lenet_hls/full_connected.cpp:156]   --->   Operation 44 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%fc2_layer_weights_V_s = getelementptr [10080 x i11]* @fc2_layer_weights_V, i64 0, i64 %tmp_8_cast" [lenet_hls/full_connected.cpp:156]   --->   Operation 45 'getelementptr' 'fc2_layer_weights_V_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%fc2_layer_weights_V_1 = load i11* %fc2_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 46 'load' 'fc2_layer_weights_V_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_97" [lenet_hls/full_connected.cpp:156]   --->   Operation 47 'getelementptr' 'output_V_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 48 'load' 'p_Val2_16' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str226, i32 %tmp_84)" [lenet_hls/full_connected.cpp:158]   --->   Operation 49 'specregionend' 'empty_64' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader213" [lenet_hls/full_connected.cpp:153]   --->   Operation 50 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%fc2_layer_weights_V_1 = load i11* %fc2_layer_weights_V_s, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 51 'load' 'fc2_layer_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 52 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>

State 5 <SV = 4> <Delay = 9.63>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str327) nounwind" [lenet_hls/full_connected.cpp:155]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%r_V = sext i11 %fc2_layer_weights_V_1 to i27" [lenet_hls/full_connected.cpp:156]   --->   Operation 54 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_4 = mul i27 %tmp_s, %r_V" [lenet_hls/full_connected.cpp:156]   --->   Operation 55 'mul' 'r_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_16, i11 0)" [lenet_hls/full_connected.cpp:156]   --->   Operation 56 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i27 %r_V_4, %lhs_V_1" [lenet_hls/full_connected.cpp:156]   --->   Operation 57 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %ret_V, i32 11, i32 26)" [lenet_hls/full_connected.cpp:156]   --->   Operation 58 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i16 %tmp_99, i16* %output_V_addr_5, align 2" [lenet_hls/full_connected.cpp:156]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/full_connected.cpp:155]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i_7, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -44" [lenet_hls/full_connected.cpp:159]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 63 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i1, 1" [lenet_hls/full_connected.cpp:159]   --->   Operation 64 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [lenet_hls/full_connected.cpp:159]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_85 = zext i7 %i1 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 66 'zext' 'tmp_85' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [84 x i16]* %output_V, i64 0, i64 %tmp_85" [lenet_hls/full_connected.cpp:160]   --->   Operation 67 'getelementptr' 'output_V_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_4, align 2" [lenet_hls/full_connected.cpp:160]   --->   Operation 68 'load' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%fc2_layer_bias_V_add = getelementptr [84 x i8]* @fc2_layer_bias_V, i64 0, i64 %tmp_85" [lenet_hls/full_connected.cpp:160]   --->   Operation 69 'getelementptr' 'fc2_layer_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %fc2_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:160]   --->   Operation 70 'load' 'p_Val2_11' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/full_connected.cpp:163]   --->   Operation 71 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.76>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%p_Val2_s = load i16* %output_V_addr_4, align 2" [lenet_hls/full_connected.cpp:160]   --->   Operation 72 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 73 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%p_Val2_11 = load i8* %fc2_layer_bias_V_add, align 1" [lenet_hls/full_connected.cpp:160]   --->   Operation 74 'load' 'p_Val2_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 84> <ROM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_11 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 75 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %p_Val2_11 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 76 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.07ns)   --->   "%tmp_V_18 = add nsw i17 %rhs_V, %lhs_V" [lenet_hls/full_connected.cpp:160]   --->   Operation 77 'add' 'tmp_V_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_V_22_cast = add i16 %tmp_1, %p_Val2_s" [lenet_hls/full_connected.cpp:160]   --->   Operation 78 'add' 'tmp_V_22_cast' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.43ns)   --->   "%tmp_86 = icmp eq i17 %tmp_V_18, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 79 'icmp' 'tmp_86' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_18, i32 16)" [lenet_hls/full_connected.cpp:160]   --->   Operation 80 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.28>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%tmp_V_cast = sub i16 0, %tmp_V_22_cast" [lenet_hls/full_connected.cpp:160]   --->   Operation 81 'sub' 'tmp_V_cast' <Predicate = (p_Result_29 & !tmp_86)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.80ns)   --->   "%tmp_V_19 = select i1 %p_Result_29, i16 %tmp_V_cast, i16 %tmp_V_22_cast" [lenet_hls/full_connected.cpp:160]   --->   Operation 82 'select' 'tmp_V_19' <Predicate = (!tmp_86)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_23_cast = zext i16 %tmp_V_19 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 83 'zext' 'tmp_V_23_cast' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_23_cast, i32 16, i32 0) nounwind" [lenet_hls/full_connected.cpp:160]   --->   Operation 84 'partselect' 'p_Result_s' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [lenet_hls/full_connected.cpp:160]   --->   Operation 85 'bitconcatenate' 'p_Result_30' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_30, i1 true) nounwind" [lenet_hls/full_connected.cpp:160]   --->   Operation 86 'cttz' 'l' <Predicate = (!tmp_86)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i32 %l to i8" [lenet_hls/full_connected.cpp:160]   --->   Operation 87 'trunc' 'tmp_133' <Predicate = (!tmp_86)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 8.55>
ST_9 : Operation 88 [1/1] (2.55ns)   --->   "%tmp_87 = sub nsw i32 17, %l" [lenet_hls/full_connected.cpp:160]   --->   Operation 88 'sub' 'tmp_87' <Predicate = (!tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_87 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 89 'trunc' 'tmp' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 90 'add' 'lsb_index' <Predicate = (!tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_110 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 91 'partselect' 'tmp_110' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_110, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 92 'icmp' 'icmp' <Predicate = (!tmp_86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_87 to i5" [lenet_hls/full_connected.cpp:160]   --->   Operation 93 'trunc' 'tmp_121' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.78ns)   --->   "%tmp_123 = sub i5 10, %tmp_121" [lenet_hls/full_connected.cpp:160]   --->   Operation 94 'sub' 'tmp_123' <Predicate = (!tmp_86)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_126 = zext i5 %tmp_123 to i17" [lenet_hls/full_connected.cpp:160]   --->   Operation 95 'zext' 'tmp_126' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%tmp_127 = lshr i17 -1, %tmp_126" [lenet_hls/full_connected.cpp:160]   --->   Operation 96 'lshr' 'tmp_127' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_88)   --->   "%p_Result_24 = and i17 %tmp_V_23_cast, %tmp_127" [lenet_hls/full_connected.cpp:160]   --->   Operation 97 'and' 'p_Result_24' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_88 = icmp ne i17 %p_Result_24, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 98 'icmp' 'tmp_88' <Predicate = (!tmp_86)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%a = and i1 %icmp, %tmp_88" [lenet_hls/full_connected.cpp:160]   --->   Operation 99 'and' 'a' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 100 'bitselect' 'tmp_131' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%rev = xor i1 %tmp_131, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 101 'xor' 'rev' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (2.10ns)   --->   "%tmp_89 = add i17 -24, %tmp" [lenet_hls/full_connected.cpp:160]   --->   Operation 102 'add' 'tmp_89' <Predicate = (!tmp_86)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_23_cast, i17 %tmp_89)" [lenet_hls/full_connected.cpp:160]   --->   Operation 103 'bitselect' 'p_Result_25' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_90 = and i1 %p_Result_25, %rev" [lenet_hls/full_connected.cpp:160]   --->   Operation 104 'and' 'tmp_90' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_91 = or i1 %tmp_90, %a" [lenet_hls/full_connected.cpp:160]   --->   Operation 105 'or' 'tmp_91' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_92 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_91)" [lenet_hls/full_connected.cpp:160]   --->   Operation 106 'bitconcatenate' 'tmp_92' <Predicate = (!tmp_86)> <Delay = 0.97>
ST_9 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_93 = icmp sgt i32 %lsb_index, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 107 'icmp' 'tmp_93' <Predicate = (!tmp_86)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.97>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m = zext i16 %tmp_V_19 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 108 'zext' 'm' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_cast = zext i16 %tmp_V_19 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 109 'zext' 'm_cast' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%tmp_94 = add nsw i32 -25, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 110 'add' 'tmp_94' <Predicate = (tmp_93 & !tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_95 = lshr i32 %m_cast, %tmp_94" [lenet_hls/full_connected.cpp:160]   --->   Operation 111 'lshr' 'tmp_95' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_111_cast = zext i32 %tmp_95 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 112 'zext' 'tmp_111_cast' <Predicate = (tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_96 = sub i32 25, %tmp_87" [lenet_hls/full_connected.cpp:160]   --->   Operation 113 'sub' 'tmp_96' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_98 = zext i32 %tmp_96 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 114 'zext' 'tmp_98' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_100 = shl i64 %m, %tmp_98" [lenet_hls/full_connected.cpp:160]   --->   Operation 115 'shl' 'tmp_100' <Predicate = (!tmp_93 & !tmp_86)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_10 = select i1 %tmp_93, i64 %tmp_111_cast, i64 %tmp_100" [lenet_hls/full_connected.cpp:160]   --->   Operation 116 'select' 'm_10' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%tmp_101 = zext i32 %tmp_92 to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 117 'zext' 'tmp_101' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_11 = add i64 %tmp_101, %m_10" [lenet_hls/full_connected.cpp:160]   --->   Operation 118 'add' 'm_11' <Predicate = (!tmp_86)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_11, i32 1, i32 63)" [lenet_hls/full_connected.cpp:160]   --->   Operation 119 'partselect' 'm_s' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_11, i32 25)" [lenet_hls/full_connected.cpp:160]   --->   Operation 120 'bitselect' 'tmp_132' <Predicate = (!tmp_86)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 5.61>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%m_14 = zext i63 %m_s to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 121 'zext' 'm_14' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.24ns)   --->   "%tmp_144_cast_cast_ca = select i1 %tmp_132, i8 127, i8 126" [lenet_hls/full_connected.cpp:160]   --->   Operation 122 'select' 'tmp_144_cast_cast_ca' <Predicate = (!tmp_86)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_102 = sub i8 6, %tmp_133" [lenet_hls/full_connected.cpp:160]   --->   Operation 123 'sub' 'tmp_102' <Predicate = (!tmp_86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc = add i8 %tmp_102, %tmp_144_cast_cast_ca" [lenet_hls/full_connected.cpp:160]   --->   Operation 124 'add' 'p_Repl2_7_trunc' <Predicate = (!tmp_86)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_103 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_29, i8 %p_Repl2_7_trunc)" [lenet_hls/full_connected.cpp:160]   --->   Operation 125 'bitconcatenate' 'tmp_103' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_31 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_14, i9 %tmp_103, i32 23, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 126 'partset' 'p_Result_31' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %p_Result_31 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 127 'trunc' 'tmp_134' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_104 = bitcast i32 %tmp_134 to float" [lenet_hls/full_connected.cpp:160]   --->   Operation 128 'bitcast' 'tmp_104' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.69ns)   --->   "%a_assign = select i1 %tmp_86, float 0.000000e+00, float %tmp_104" [lenet_hls/full_connected.cpp:160]   --->   Operation 129 'select' 'a_assign' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 8> <Delay = 7.48>
ST_12 : Operation 130 [1/1] (6.78ns)   --->   "%tmp_i = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160]   --->   Operation 130 'fcmp' 'tmp_i' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.69ns)   --->   "%a_assign_2 = select i1 %tmp_i, float %a_assign, float 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/full_connected.cpp:160]   --->   Operation 131 'select' 'a_assign_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 9> <Delay = 8.33>
ST_13 : Operation 132 [1/1] (5.54ns)   --->   "%d_assign = fpext float %a_assign_2 to double" [lenet_hls/full_connected.cpp:160]   --->   Operation 132 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [lenet_hls/full_connected.cpp:160]   --->   Operation 133 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %ireg_V to i63" [lenet_hls/full_connected.cpp:160]   --->   Operation 134 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [lenet_hls/full_connected.cpp:160]   --->   Operation 135 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [lenet_hls/full_connected.cpp:160]   --->   Operation 136 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i64 %ireg_V to i52" [lenet_hls/full_connected.cpp:160]   --->   Operation 137 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (2.78ns)   --->   "%tmp_107 = icmp eq i63 %tmp_135, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 138 'icmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 8.71>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_105 = zext i11 %exp_tmp_V to i12" [lenet_hls/full_connected.cpp:160]   --->   Operation 139 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_106 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_137)" [lenet_hls/full_connected.cpp:160]   --->   Operation 140 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_33 = zext i53 %tmp_106 to i54" [lenet_hls/full_connected.cpp:160]   --->   Operation 141 'zext' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, %p_Result_33" [lenet_hls/full_connected.cpp:160]   --->   Operation 142 'sub' 'man_V_3' <Predicate = (p_Result_32)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_32, i54 %man_V_3, i54 %p_Result_33" [lenet_hls/full_connected.cpp:160]   --->   Operation 143 'select' 'man_V_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_105" [lenet_hls/full_connected.cpp:160]   --->   Operation 144 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (1.99ns)   --->   "%tmp_108 = icmp sgt i12 %F2, 11" [lenet_hls/full_connected.cpp:160]   --->   Operation 145 'icmp' 'tmp_108' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (1.54ns)   --->   "%tmp_109 = add i12 -11, %F2" [lenet_hls/full_connected.cpp:160]   --->   Operation 146 'add' 'tmp_109' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (1.54ns)   --->   "%tmp_111 = sub i12 11, %F2" [lenet_hls/full_connected.cpp:160]   --->   Operation 147 'sub' 'tmp_111' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_108, i12 %tmp_109, i12 %tmp_111" [lenet_hls/full_connected.cpp:160]   --->   Operation 148 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (1.99ns)   --->   "%tmp_112 = icmp eq i12 %F2, 11" [lenet_hls/full_connected.cpp:160]   --->   Operation 149 'icmp' 'tmp_112' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i54 %man_V_4 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 150 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.99ns)   --->   "%tmp_113 = icmp ult i12 %sh_amt, 54" [lenet_hls/full_connected.cpp:160]   --->   Operation 151 'icmp' 'tmp_113' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [lenet_hls/full_connected.cpp:160]   --->   Operation 152 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (1.55ns)   --->   "%icmp3 = icmp eq i8 %tmp_139, 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 153 'icmp' 'icmp3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%ireg_V_to_int = bitcast float %a_assign_2 to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 154 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [lenet_hls/full_connected.cpp:160]   --->   Operation 155 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_116 = select i1 %tmp_141, i16 -1, i16 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 156 'select' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_107, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 157 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_112, %sel_tmp1" [lenet_hls/full_connected.cpp:160]   --->   Operation 158 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_107, %tmp_112" [lenet_hls/full_connected.cpp:160]   --->   Operation 159 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 160 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_108, %sel_tmp6" [lenet_hls/full_connected.cpp:160]   --->   Operation 161 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_113, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 162 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [lenet_hls/full_connected.cpp:160]   --->   Operation 163 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_113" [lenet_hls/full_connected.cpp:160]   --->   Operation 164 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_108" [lenet_hls/full_connected.cpp:160]   --->   Operation 165 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp5 = xor i1 %sel_tmp21_demorgan, true" [lenet_hls/full_connected.cpp:160]   --->   Operation 166 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %icmp3, %sel_tmp5" [lenet_hls/full_connected.cpp:160]   --->   Operation 167 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp" [lenet_hls/full_connected.cpp:160]   --->   Operation 168 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp9, i16 %tmp_116, i16 %tmp_138" [lenet_hls/full_connected.cpp:160]   --->   Operation 169 'select' 'newSel4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [lenet_hls/full_connected.cpp:160]   --->   Operation 170 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [lenet_hls/full_connected.cpp:160]   --->   Operation 171 'or' 'or_cond4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 5.41>
ST_15 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast1 = sext i12 %sh_amt to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 172 'sext' 'sh_amt_cast1' <Predicate = (sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [lenet_hls/full_connected.cpp:160]   --->   Operation 173 'sext' 'sh_amt_cast' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_114 = zext i32 %sh_amt_cast to i54" [lenet_hls/full_connected.cpp:160]   --->   Operation 174 'zext' 'tmp_114' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_115 = ashr i54 %man_V_4, %tmp_114" [lenet_hls/full_connected.cpp:160]   --->   Operation 175 'ashr' 'tmp_115' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_140 = trunc i54 %tmp_115 to i16" [lenet_hls/full_connected.cpp:160]   --->   Operation 176 'trunc' 'tmp_140' <Predicate = (!sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_117 = shl i16 %tmp_138, %sh_amt_cast1" [lenet_hls/full_connected.cpp:160]   --->   Operation 177 'shl' 'tmp_117' <Predicate = (sel_tmp3 & or_cond & or_cond4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp3, i16 %tmp_117, i16 %tmp_140" [lenet_hls/full_connected.cpp:160]   --->   Operation 178 'select' 'newSel' <Predicate = (or_cond & or_cond4)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%newSel5 = select i1 %or_cond, i16 %newSel, i16 %newSel4" [lenet_hls/full_connected.cpp:160]   --->   Operation 179 'select' 'newSel5' <Predicate = (or_cond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_cond4, i16 %newSel5, i16 0" [lenet_hls/full_connected.cpp:160]   --->   Operation 180 'select' 'tmp_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 12> <Delay = 3.63>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str428) nounwind" [lenet_hls/full_connected.cpp:159]   --->   Operation 181 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)" [lenet_hls/full_connected.cpp:160]   --->   Operation 182 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/full_connected.cpp:159]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc2_layer_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000000000000000]
empty_61              (specinterface    ) [ 00000000000000000]
output_V              (alloca           ) [ 00111111111111111]
output_V_addr         (getelementptr    ) [ 00000000000000000]
StgValue_21           (store            ) [ 00000000000000000]
StgValue_22           (br               ) [ 01111100000000000]
j                     (phi              ) [ 00100000000000000]
phi_mul               (phi              ) [ 00111100000000000]
next_mul              (add              ) [ 01111100000000000]
exitcond1             (icmp             ) [ 00111100000000000]
empty_62              (speclooptripcount) [ 00000000000000000]
j_4                   (add              ) [ 01111100000000000]
StgValue_29           (br               ) [ 00000000000000000]
StgValue_30           (specloopname     ) [ 00000000000000000]
tmp_84                (specregionbegin  ) [ 00011100000000000]
tmp_V_17              (read             ) [ 00000000000000000]
tmp_s                 (sext             ) [ 00011100000000000]
StgValue_34           (br               ) [ 00111100000000000]
StgValue_35           (br               ) [ 00111111111111111]
i                     (phi              ) [ 00010000000000000]
exitcond2             (icmp             ) [ 00111100000000000]
empty_63              (speclooptripcount) [ 00000000000000000]
i_6                   (add              ) [ 00111100000000000]
StgValue_40           (br               ) [ 00000000000000000]
tmp_97                (zext             ) [ 00000000000000000]
tmp_97_cast           (zext             ) [ 00000000000000000]
tmp_8                 (add              ) [ 00000000000000000]
tmp_8_cast            (zext             ) [ 00000000000000000]
fc2_layer_weights_V_s (getelementptr    ) [ 00001000000000000]
output_V_addr_5       (getelementptr    ) [ 00001100000000000]
empty_64              (specregionend    ) [ 00000000000000000]
StgValue_50           (br               ) [ 01111100000000000]
fc2_layer_weights_V_1 (load             ) [ 00000100000000000]
p_Val2_16             (load             ) [ 00000100000000000]
StgValue_53           (specloopname     ) [ 00000000000000000]
r_V                   (sext             ) [ 00000000000000000]
r_V_4                 (mul              ) [ 00000000000000000]
lhs_V_1               (bitconcatenate   ) [ 00000000000000000]
ret_V                 (add              ) [ 00000000000000000]
tmp_99                (partselect       ) [ 00000000000000000]
StgValue_59           (store            ) [ 00000000000000000]
StgValue_60           (br               ) [ 00111100000000000]
i1                    (phi              ) [ 00000010000000000]
exitcond              (icmp             ) [ 00000011111111111]
empty_65              (speclooptripcount) [ 00000000000000000]
i_7                   (add              ) [ 00100011111111111]
StgValue_65           (br               ) [ 00000000000000000]
tmp_85                (zext             ) [ 00000000000000000]
output_V_addr_4       (getelementptr    ) [ 00000001000000000]
fc2_layer_bias_V_add  (getelementptr    ) [ 00000001000000000]
StgValue_71           (ret              ) [ 00000000000000000]
p_Val2_s              (load             ) [ 00000000000000000]
lhs_V                 (sext             ) [ 00000000000000000]
p_Val2_11             (load             ) [ 00000000000000000]
rhs_V                 (sext             ) [ 00000000000000000]
tmp_1                 (sext             ) [ 00000000000000000]
tmp_V_18              (add              ) [ 00000000000000000]
tmp_V_22_cast         (add              ) [ 00000000100000000]
tmp_86                (icmp             ) [ 00000000111100000]
p_Result_29           (bitselect        ) [ 00000000111100000]
tmp_V_cast            (sub              ) [ 00000000000000000]
tmp_V_19              (select           ) [ 00000000011000000]
tmp_V_23_cast         (zext             ) [ 00000000010000000]
p_Result_s            (partselect       ) [ 00000000000000000]
p_Result_30           (bitconcatenate   ) [ 00000000000000000]
l                     (cttz             ) [ 00000000010000000]
tmp_133               (trunc            ) [ 00000000011100000]
tmp_87                (sub              ) [ 00000000001000000]
tmp                   (trunc            ) [ 00000000000000000]
lsb_index             (add              ) [ 00000000000000000]
tmp_110               (partselect       ) [ 00000000000000000]
icmp                  (icmp             ) [ 00000000000000000]
tmp_121               (trunc            ) [ 00000000000000000]
tmp_123               (sub              ) [ 00000000000000000]
tmp_126               (zext             ) [ 00000000000000000]
tmp_127               (lshr             ) [ 00000000000000000]
p_Result_24           (and              ) [ 00000000000000000]
tmp_88                (icmp             ) [ 00000000000000000]
a                     (and              ) [ 00000000000000000]
tmp_131               (bitselect        ) [ 00000000000000000]
rev                   (xor              ) [ 00000000000000000]
tmp_89                (add              ) [ 00000000000000000]
p_Result_25           (bitselect        ) [ 00000000000000000]
tmp_90                (and              ) [ 00000000000000000]
tmp_91                (or               ) [ 00000000000000000]
tmp_92                (bitconcatenate   ) [ 00000000001000000]
tmp_93                (icmp             ) [ 00000000001000000]
m                     (zext             ) [ 00000000000000000]
m_cast                (zext             ) [ 00000000000000000]
tmp_94                (add              ) [ 00000000000000000]
tmp_95                (lshr             ) [ 00000000000000000]
tmp_111_cast          (zext             ) [ 00000000000000000]
tmp_96                (sub              ) [ 00000000000000000]
tmp_98                (zext             ) [ 00000000000000000]
tmp_100               (shl              ) [ 00000000000000000]
m_10                  (select           ) [ 00000000000000000]
tmp_101               (zext             ) [ 00000000000000000]
m_11                  (add              ) [ 00000000000000000]
m_s                   (partselect       ) [ 00000000000100000]
tmp_132               (bitselect        ) [ 00000000000100000]
m_14                  (zext             ) [ 00000000000000000]
tmp_144_cast_cast_ca  (select           ) [ 00000000000000000]
tmp_102               (sub              ) [ 00000000000000000]
p_Repl2_7_trunc       (add              ) [ 00000000000000000]
tmp_103               (bitconcatenate   ) [ 00000000000000000]
p_Result_31           (partset          ) [ 00000000000000000]
tmp_134               (trunc            ) [ 00000000000000000]
tmp_104               (bitcast          ) [ 00000000000000000]
a_assign              (select           ) [ 00000000000010000]
tmp_i                 (fcmp             ) [ 00000000000000000]
a_assign_2            (select           ) [ 00000000000001100]
d_assign              (fpext            ) [ 00000000000000000]
ireg_V                (bitcast          ) [ 00000000000000000]
tmp_135               (trunc            ) [ 00000000000000000]
p_Result_32           (bitselect        ) [ 00000000000000100]
exp_tmp_V             (partselect       ) [ 00000000000000100]
tmp_137               (trunc            ) [ 00000000000000100]
tmp_107               (icmp             ) [ 00000000000000100]
tmp_105               (zext             ) [ 00000000000000000]
tmp_106               (bitconcatenate   ) [ 00000000000000000]
p_Result_33           (zext             ) [ 00000000000000000]
man_V_3               (sub              ) [ 00000000000000000]
man_V_4               (select           ) [ 00000000000000010]
F2                    (sub              ) [ 00000000000000000]
tmp_108               (icmp             ) [ 00000000000000000]
tmp_109               (add              ) [ 00000000000000000]
tmp_111               (sub              ) [ 00000000000000000]
sh_amt                (select           ) [ 00000000000000010]
tmp_112               (icmp             ) [ 00000000000000000]
tmp_138               (trunc            ) [ 00000000000000010]
tmp_113               (icmp             ) [ 00000000000000000]
tmp_139               (partselect       ) [ 00000000000000000]
icmp3                 (icmp             ) [ 00000000000000000]
ireg_V_to_int         (bitcast          ) [ 00000000000000000]
tmp_141               (bitselect        ) [ 00000000000000000]
tmp_116               (select           ) [ 00000000000000000]
sel_tmp1              (xor              ) [ 00000000000000000]
sel_tmp2              (and              ) [ 00000000000000000]
sel_tmp6_demorgan     (or               ) [ 00000000000000000]
sel_tmp6              (xor              ) [ 00000000000000000]
sel_tmp7              (and              ) [ 00000000000000000]
sel_tmp8              (xor              ) [ 00000000000000000]
sel_tmp9              (and              ) [ 00000000000000000]
sel_tmp               (and              ) [ 00000000000000000]
sel_tmp21_demorgan    (or               ) [ 00000000000000000]
sel_tmp5              (xor              ) [ 00000000000000000]
sel_tmp3              (and              ) [ 00000000000000010]
or_cond               (or               ) [ 00000000000000010]
newSel4               (select           ) [ 00000000000000010]
or_cond3              (or               ) [ 00000000000000000]
or_cond4              (or               ) [ 00000000000000010]
sh_amt_cast1          (sext             ) [ 00000000000000000]
sh_amt_cast           (sext             ) [ 00000000000000000]
tmp_114               (zext             ) [ 00000000000000000]
tmp_115               (ashr             ) [ 00000000000000000]
tmp_140               (trunc            ) [ 00000000000000000]
tmp_117               (shl              ) [ 00000000000000000]
newSel                (select           ) [ 00000000000000000]
newSel5               (select           ) [ 00000000000000000]
tmp_V                 (select           ) [ 00000000000000001]
StgValue_181          (specloopname     ) [ 00000000000000000]
StgValue_182          (write            ) [ 00000000000000000]
StgValue_183          (br               ) [ 00100011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc2_layer_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_layer_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc2_layer_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i16.i11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="output_V_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_17_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_17/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_182_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="1"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_182/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="output_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_21/1 p_Val2_16/3 StgValue_59/5 p_Val2_s/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fc2_layer_weights_V_s_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc2_layer_weights_V_s/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc2_layer_weights_V_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="output_V_addr_5_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_V_addr_4_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_4/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="fc2_layer_bias_V_add_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc2_layer_bias_V_add/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_11/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="j_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="phi_mul_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="1"/>
<pin id="267" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="phi_mul_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="1"/>
<pin id="279" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="d_assign_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_i/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="next_mul_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="j_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_97_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_97_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="14" slack="1"/>
<pin id="353" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_8_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="r_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lhs_V_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="27" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="1"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_99_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="27" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exitcond_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_85_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lhs_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="rhs_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_V_18_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_18/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_V_22_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_22_cast/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_86_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_29_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="17" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_V_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="1"/>
<pin id="440" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_cast/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_V_19_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="16" slack="1"/>
<pin id="446" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_19/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_V_23_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_23_cast/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="17" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_30_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="17" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="l_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_133_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_87_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lsb_index_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_110_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_110/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_121_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_123_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_123/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_126_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_127_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_127/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_24_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="0" index="1" bw="17" slack="0"/>
<pin id="536" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_24/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_88_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="a_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_131_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_131/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="rev_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_89_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="17" slack="0"/>
<pin id="567" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_25_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="1"/>
<pin id="573" dir="0" index="2" bw="17" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_90_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_90/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_91_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_91/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_92_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_93_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_93/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="m_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="2"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="m_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_94_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_95_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_95/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_111_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111_cast/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_96_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_96/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_98_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_100_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_100/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="m_10_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="64" slack="0"/>
<pin id="643" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_101_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="m_11_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_11/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="m_s_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="63" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="0" index="3" bw="7" slack="0"/>
<pin id="660" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_132_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_132/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="m_14_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="63" slack="1"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_14/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_144_cast_cast_ca_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_144_cast_cast_ca/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_102_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="3"/>
<pin id="686" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_102/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_Repl2_7_trunc_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_7_trunc/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_103_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="4"/>
<pin id="697" dir="0" index="2" bw="8" slack="0"/>
<pin id="698" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Result_31_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="63" slack="0"/>
<pin id="704" dir="0" index="2" bw="9" slack="0"/>
<pin id="705" dir="0" index="3" bw="6" slack="0"/>
<pin id="706" dir="0" index="4" bw="6" slack="0"/>
<pin id="707" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_31/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_134_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_134/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_104_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_104/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="a_assign_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="4"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="a_assign_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_2/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="ireg_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_135_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_Result_32_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="64" slack="0"/>
<pin id="746" dir="0" index="2" bw="7" slack="0"/>
<pin id="747" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="exp_tmp_V_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/13 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_137_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_137/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_107_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="63" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_107/13 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_105_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="1"/>
<pin id="773" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_106_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="53" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="0" index="2" bw="52" slack="1"/>
<pin id="778" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_Result_33_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="53" slack="0"/>
<pin id="783" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_33/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="man_V_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="53" slack="0"/>
<pin id="788" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_3/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="man_V_4_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="54" slack="0"/>
<pin id="794" dir="0" index="2" bw="53" slack="0"/>
<pin id="795" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_4/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="F2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="0"/>
<pin id="800" dir="0" index="1" bw="11" slack="0"/>
<pin id="801" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/14 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_108_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="12" slack="0"/>
<pin id="806" dir="0" index="1" bw="5" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_109_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="0"/>
<pin id="812" dir="0" index="1" bw="12" slack="0"/>
<pin id="813" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_109/14 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_111_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="0"/>
<pin id="818" dir="0" index="1" bw="12" slack="0"/>
<pin id="819" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_111/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sh_amt_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="0" index="2" bw="12" slack="0"/>
<pin id="826" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/14 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_112_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="0"/>
<pin id="832" dir="0" index="1" bw="5" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_112/14 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_138_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="54" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_113_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="0"/>
<pin id="842" dir="0" index="1" bw="7" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_113/14 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_139_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="12" slack="0"/>
<pin id="849" dir="0" index="2" bw="4" slack="0"/>
<pin id="850" dir="0" index="3" bw="5" slack="0"/>
<pin id="851" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139/14 "/>
</bind>
</comp>

<comp id="856" class="1004" name="icmp3_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="ireg_V_to_int_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="2"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_to_int/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_141_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_141/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_116_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_116/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sel_tmp1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/14 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sel_tmp2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/14 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sel_tmp6_demorgan_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/14 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sel_tmp6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sel_tmp7_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/14 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sel_tmp8_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sel_tmp9_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sel_tmp_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/14 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sel_tmp21_demorgan_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sel_tmp5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/14 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sel_tmp3_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="or_cond_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/14 "/>
</bind>
</comp>

<comp id="951" class="1004" name="newSel4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="0" index="2" bw="16" slack="0"/>
<pin id="955" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/14 "/>
</bind>
</comp>

<comp id="959" class="1004" name="or_cond3_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/14 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_cond4_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/14 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sh_amt_cast1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="12" slack="1"/>
<pin id="973" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast1/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sh_amt_cast_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/15 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_114_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="12" slack="0"/>
<pin id="979" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/15 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_115_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="54" slack="1"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_115/15 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_140_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="54" slack="0"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_140/15 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_117_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="0" index="1" bw="12" slack="0"/>
<pin id="993" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_117/15 "/>
</bind>
</comp>

<comp id="995" class="1004" name="newSel_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="0" index="1" bw="16" slack="0"/>
<pin id="998" dir="0" index="2" bw="16" slack="0"/>
<pin id="999" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/15 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="newSel5_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="0" index="1" bw="16" slack="0"/>
<pin id="1005" dir="0" index="2" bw="16" slack="1"/>
<pin id="1006" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/15 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_V_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="16" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/15 "/>
</bind>
</comp>

<comp id="1015" class="1007" name="grp_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="3"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="0" index="2" bw="27" slack="0"/>
<pin id="1019" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/5 ret_V/5 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="next_mul_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="0"/>
<pin id="1025" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1031" class="1005" name="j_4_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="0"/>
<pin id="1033" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_s_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="27" slack="3"/>
<pin id="1038" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1044" class="1005" name="i_6_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="7" slack="0"/>
<pin id="1046" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="fc2_layer_weights_V_s_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="14" slack="1"/>
<pin id="1051" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc2_layer_weights_V_s "/>
</bind>
</comp>

<comp id="1054" class="1005" name="output_V_addr_5_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="7" slack="1"/>
<pin id="1056" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_5 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="fc2_layer_weights_V_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="11" slack="1"/>
<pin id="1061" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fc2_layer_weights_V_1 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="p_Val2_16_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="i_7_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="7" slack="0"/>
<pin id="1074" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="output_V_addr_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="7" slack="1"/>
<pin id="1079" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="fc2_layer_bias_V_add_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="7" slack="1"/>
<pin id="1084" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc2_layer_bias_V_add "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_V_22_cast_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_22_cast "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_86_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="p_Result_29_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_V_19_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="2"/>
<pin id="1106" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_19 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_V_23_cast_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="17" slack="1"/>
<pin id="1112" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_23_cast "/>
</bind>
</comp>

<comp id="1116" class="1005" name="l_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_133_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="3"/>
<pin id="1123" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_87_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_92_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_93_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="m_s_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="63" slack="1"/>
<pin id="1144" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_132_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="1"/>
<pin id="1149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="a_assign_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="1158" class="1005" name="a_assign_2_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_2 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="p_Result_32_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="exp_tmp_V_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="11" slack="1"/>
<pin id="1171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_137_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="52" slack="1"/>
<pin id="1176" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_107_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="man_V_4_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="54" slack="1"/>
<pin id="1187" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_4 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="sh_amt_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="12" slack="1"/>
<pin id="1192" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_138_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="1"/>
<pin id="1198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sel_tmp3_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="or_cond_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1211" class="1005" name="newSel4_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="1"/>
<pin id="1213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newSel4 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="or_cond4_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond4 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_V_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="1"/>
<pin id="1223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="180" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="182" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="306"><net_src comp="148" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="269" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="258" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="258" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="186" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="281" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="281" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="281" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="349"><net_src comp="281" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="265" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="369"><net_src comp="78" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="80" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="82" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="84" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="86" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="380"><net_src comp="371" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="385"><net_src comp="292" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="292" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="292" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="402"><net_src comp="207" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="248" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="248" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="403" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="407" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="207" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="88" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="411" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="12" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="96" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="452" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="462" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="100" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="104" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="482" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="108" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="110" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="497" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="112" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="482" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="114" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="116" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="507" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="118" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="491" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="110" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="120" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="487" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="122" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="558" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="544" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="124" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="112" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="491" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="12" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="613"><net_src comp="126" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="606" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="128" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="603" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="620" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="633" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="639" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="130" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="108" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="132" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="670"><net_src comp="134" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="649" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="128" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="681"><net_src comp="136" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="138" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="140" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="676" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="142" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="688" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="708"><net_src comp="144" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="673" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="694" pin="3"/><net_sink comp="701" pin=2"/></net>

<net id="711"><net_src comp="146" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="712"><net_src comp="110" pin="0"/><net_sink comp="701" pin=4"/></net>

<net id="716"><net_src comp="701" pin="5"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="148" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="717" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="302" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="148" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="738"><net_src comp="299" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="134" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="735" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="132" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="757"><net_src comp="150" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="735" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="152" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="154" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="735" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="739" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="156" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="779"><net_src comp="158" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="160" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="781" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="162" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="771" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="164" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="166" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="798" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="164" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="798" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="804" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="810" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="816" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="798" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="164" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="791" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="822" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="168" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="170" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="822" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="172" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="84" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="860"><net_src comp="846" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="174" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="870"><net_src comp="118" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="110" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="865" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="176" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="46" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="885"><net_src comp="100" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="830" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="830" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="100" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="804" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="897" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="840" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="100" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="903" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="903" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="840" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="892" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="804" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="100" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="856" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="933" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="921" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="956"><net_src comp="915" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="873" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="836" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="963"><net_src comp="915" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="886" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="945" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="981" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="971" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1001"><net_src comp="986" pin="1"/><net_sink comp="995" pin=2"/></net>

<net id="1007"><net_src comp="995" pin="3"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1008" pin=1"/></net>

<net id="1014"><net_src comp="46" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1020"><net_src comp="361" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1021"><net_src comp="364" pin="3"/><net_sink comp="1015" pin=2"/></net>

<net id="1022"><net_src comp="1015" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="1026"><net_src comp="307" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1034"><net_src comp="319" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1039"><net_src comp="325" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1047"><net_src comp="335" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1052"><net_src comp="214" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1057"><net_src comp="227" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1062"><net_src comp="221" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1067"><net_src comp="207" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1075"><net_src comp="387" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1080"><net_src comp="234" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1085"><net_src comp="241" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1090"><net_src comp="417" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1096"><net_src comp="423" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1101"><net_src comp="429" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1107"><net_src comp="442" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1113"><net_src comp="448" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1119"><net_src comp="470" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1124"><net_src comp="478" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1129"><net_src comp="482" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1135"><net_src comp="589" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1140"><net_src comp="597" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1145"><net_src comp="655" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1150"><net_src comp="665" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1155"><net_src comp="721" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1161"><net_src comp="728" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1167"><net_src comp="743" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1172"><net_src comp="751" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1177"><net_src comp="761" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="1182"><net_src comp="765" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1188"><net_src comp="791" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1193"><net_src comp="822" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1199"><net_src comp="836" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1204"><net_src comp="939" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1209"><net_src comp="945" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1214"><net_src comp="951" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="1219"><net_src comp="965" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1224"><net_src comp="1008" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="192" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {16 }
 - Input state : 
	Port: fc2 : in_V_V | {2 }
	Port: fc2 : fc2_layer_weights_V | {3 4 }
	Port: fc2 : fc2_layer_bias_V | {6 7 }
  - Chain level:
	State 1
		output_V_addr : 1
		StgValue_21 : 2
	State 2
		next_mul : 1
		exitcond1 : 1
		j_4 : 1
		StgValue_29 : 2
	State 3
		exitcond2 : 1
		i_6 : 1
		StgValue_40 : 2
		tmp_97 : 1
		tmp_97_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		fc2_layer_weights_V_s : 4
		fc2_layer_weights_V_1 : 5
		output_V_addr_5 : 2
		p_Val2_16 : 3
	State 4
	State 5
		r_V_4 : 1
		ret_V : 2
		tmp_99 : 3
		StgValue_59 : 4
	State 6
		exitcond : 1
		i_7 : 1
		StgValue_65 : 2
		tmp_85 : 1
		output_V_addr_4 : 2
		p_Val2_s : 3
		fc2_layer_bias_V_add : 2
		p_Val2_11 : 3
	State 7
		lhs_V : 1
		rhs_V : 1
		tmp_1 : 1
		tmp_V_18 : 2
		tmp_V_22_cast : 2
		tmp_86 : 3
		p_Result_29 : 3
	State 8
		tmp_V_19 : 1
		tmp_V_23_cast : 2
		p_Result_s : 3
		p_Result_30 : 4
		l : 5
		tmp_133 : 6
	State 9
		tmp : 1
		lsb_index : 1
		tmp_110 : 2
		icmp : 3
		tmp_121 : 1
		tmp_123 : 2
		tmp_126 : 3
		tmp_127 : 4
		p_Result_24 : 5
		tmp_88 : 5
		a : 6
		tmp_131 : 2
		rev : 3
		tmp_89 : 2
		p_Result_25 : 3
		tmp_90 : 3
		tmp_91 : 6
		tmp_92 : 6
		tmp_93 : 2
	State 10
		tmp_95 : 1
		tmp_111_cast : 2
		tmp_98 : 1
		tmp_100 : 2
		m_10 : 3
		m_11 : 4
		m_s : 5
		tmp_132 : 5
	State 11
		p_Repl2_7_trunc : 1
		tmp_103 : 2
		p_Result_31 : 3
		tmp_134 : 4
		tmp_104 : 5
		a_assign : 6
	State 12
		a_assign_2 : 1
	State 13
		ireg_V : 1
		tmp_135 : 2
		p_Result_32 : 2
		exp_tmp_V : 2
		tmp_137 : 2
		tmp_107 : 3
	State 14
		p_Result_33 : 1
		man_V_3 : 2
		man_V_4 : 3
		F2 : 1
		tmp_108 : 2
		tmp_109 : 2
		tmp_111 : 2
		sh_amt : 3
		tmp_112 : 2
		tmp_138 : 4
		tmp_113 : 4
		tmp_139 : 4
		icmp3 : 5
		tmp_141 : 1
		tmp_116 : 2
		sel_tmp2 : 3
		sel_tmp6_demorgan : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		sel_tmp9 : 3
		sel_tmp : 3
		sel_tmp21_demorgan : 3
		sel_tmp5 : 3
		sel_tmp3 : 3
		or_cond : 3
		newSel4 : 3
		or_cond3 : 3
		or_cond4 : 3
	State 15
		tmp_114 : 1
		tmp_115 : 2
		tmp_140 : 3
		tmp_117 : 1
		newSel : 4
		newSel5 : 5
		tmp_V : 6
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_307       |    0    |    0    |    19   |
|          |          j_4_fu_319         |    0    |    0    |    15   |
|          |          i_6_fu_335         |    0    |    0    |    15   |
|          |         tmp_8_fu_350        |    0    |    0    |    19   |
|          |          i_7_fu_387         |    0    |    0    |    15   |
|          |       tmp_V_18_fu_411       |    0    |    0    |    23   |
|    add   |     tmp_V_22_cast_fu_417    |    0    |    0    |    23   |
|          |       lsb_index_fu_491      |    0    |    0    |    39   |
|          |        tmp_89_fu_564        |    0    |    0    |    24   |
|          |        tmp_94_fu_609        |    0    |    0    |    39   |
|          |         m_11_fu_649         |    0    |    0    |    71   |
|          |    p_Repl2_7_trunc_fu_688   |    0    |    0    |    8    |
|          |        tmp_109_fu_810       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |         tmp_i_fu_302        |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_V_19_fu_442       |    0    |    0    |    16   |
|          |         m_10_fu_639         |    0    |    0    |    64   |
|          | tmp_144_cast_cast_ca_fu_676 |    0    |    0    |    8    |
|          |       a_assign_fu_721       |    0    |    0    |    32   |
|          |      a_assign_2_fu_728      |    0    |    0    |    32   |
|  select  |        man_V_4_fu_791       |    0    |    0    |    54   |
|          |        sh_amt_fu_822        |    0    |    0    |    12   |
|          |        tmp_116_fu_873       |    0    |    0    |    2    |
|          |        newSel4_fu_951       |    0    |    0    |    16   |
|          |        newSel_fu_995        |    0    |    0    |    16   |
|          |       newSel5_fu_1002       |    0    |    0    |    16   |
|          |        tmp_V_fu_1008        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |       d_assign_fu_299       |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_V_cast_fu_437      |    0    |    0    |    23   |
|          |        tmp_87_fu_482        |    0    |    0    |    39   |
|          |        tmp_123_fu_517       |    0    |    0    |    15   |
|    sub   |        tmp_96_fu_624        |    0    |    0    |    39   |
|          |        tmp_102_fu_683       |    0    |    0    |    8    |
|          |        man_V_3_fu_785       |    0    |    0    |    60   |
|          |          F2_fu_798          |    0    |    0    |    12   |
|          |        tmp_111_fu_816       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_313      |    0    |    0    |    11   |
|          |       exitcond2_fu_329      |    0    |    0    |    11   |
|          |       exitcond_fu_381       |    0    |    0    |    11   |
|          |        tmp_86_fu_423        |    0    |    0    |    18   |
|          |         icmp_fu_507         |    0    |    0    |    18   |
|   icmp   |        tmp_88_fu_538        |    0    |    0    |    13   |
|          |        tmp_93_fu_597        |    0    |    0    |    18   |
|          |        tmp_107_fu_765       |    0    |    0    |    29   |
|          |        tmp_108_fu_804       |    0    |    0    |    13   |
|          |        tmp_112_fu_830       |    0    |    0    |    13   |
|          |        tmp_113_fu_840       |    0    |    0    |    13   |
|          |         icmp3_fu_856        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |        tmp_115_fu_981       |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_100_fu_633       |    0    |    0    |   101   |
|          |        tmp_117_fu_990       |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_127_fu_527       |    0    |    0    |    12   |
|          |        tmp_95_fu_614        |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|   cttz   |           l_fu_470          |    0    |    40   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_24_fu_533     |    0    |    0    |    17   |
|          |           a_fu_544          |    0    |    0    |    2    |
|          |        tmp_90_fu_577        |    0    |    0    |    2    |
|    and   |       sel_tmp2_fu_886       |    0    |    0    |    2    |
|          |       sel_tmp7_fu_903       |    0    |    0    |    2    |
|          |       sel_tmp9_fu_915       |    0    |    0    |    2    |
|          |        sel_tmp_fu_921       |    0    |    0    |    2    |
|          |       sel_tmp3_fu_939       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_91_fu_583        |    0    |    0    |    2    |
|          |   sel_tmp6_demorgan_fu_892  |    0    |    0    |    2    |
|    or    |  sel_tmp21_demorgan_fu_927  |    0    |    0    |    2    |
|          |        or_cond_fu_945       |    0    |    0    |    2    |
|          |       or_cond3_fu_959       |    0    |    0    |    2    |
|          |       or_cond4_fu_965       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          rev_fu_558         |    0    |    0    |    2    |
|          |       sel_tmp1_fu_881       |    0    |    0    |    2    |
|    xor   |       sel_tmp6_fu_897       |    0    |    0    |    2    |
|          |       sel_tmp8_fu_909       |    0    |    0    |    2    |
|          |       sel_tmp5_fu_933       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1015         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     tmp_V_17_read_fu_186    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_182_write_fu_192  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_325        |    0    |    0    |    0    |
|          |          r_V_fu_361         |    0    |    0    |    0    |
|          |         lhs_V_fu_399        |    0    |    0    |    0    |
|   sext   |         rhs_V_fu_403        |    0    |    0    |    0    |
|          |         tmp_1_fu_407        |    0    |    0    |    0    |
|          |     sh_amt_cast1_fu_971     |    0    |    0    |    0    |
|          |      sh_amt_cast_fu_974     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_97_fu_341        |    0    |    0    |    0    |
|          |      tmp_97_cast_fu_346     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_356      |    0    |    0    |    0    |
|          |        tmp_85_fu_393        |    0    |    0    |    0    |
|          |     tmp_V_23_cast_fu_448    |    0    |    0    |    0    |
|          |        tmp_126_fu_523       |    0    |    0    |    0    |
|          |           m_fu_603          |    0    |    0    |    0    |
|   zext   |        m_cast_fu_606        |    0    |    0    |    0    |
|          |     tmp_111_cast_fu_620     |    0    |    0    |    0    |
|          |        tmp_98_fu_629        |    0    |    0    |    0    |
|          |        tmp_101_fu_646       |    0    |    0    |    0    |
|          |         m_14_fu_673         |    0    |    0    |    0    |
|          |        tmp_105_fu_771       |    0    |    0    |    0    |
|          |      p_Result_33_fu_781     |    0    |    0    |    0    |
|          |        tmp_114_fu_977       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        lhs_V_1_fu_364       |    0    |    0    |    0    |
|          |      p_Result_30_fu_462     |    0    |    0    |    0    |
|bitconcatenate|        tmp_92_fu_589        |    0    |    0    |    0    |
|          |        tmp_103_fu_694       |    0    |    0    |    0    |
|          |        tmp_106_fu_774       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_99_fu_371        |    0    |    0    |    0    |
|          |      p_Result_s_fu_452      |    0    |    0    |    0    |
|partselect|        tmp_110_fu_497       |    0    |    0    |    0    |
|          |          m_s_fu_655         |    0    |    0    |    0    |
|          |       exp_tmp_V_fu_751      |    0    |    0    |    0    |
|          |        tmp_139_fu_846       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_29_fu_429     |    0    |    0    |    0    |
|          |        tmp_131_fu_550       |    0    |    0    |    0    |
| bitselect|      p_Result_25_fu_570     |    0    |    0    |    0    |
|          |        tmp_132_fu_665       |    0    |    0    |    0    |
|          |      p_Result_32_fu_743     |    0    |    0    |    0    |
|          |        tmp_141_fu_865       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_133_fu_478       |    0    |    0    |    0    |
|          |          tmp_fu_487         |    0    |    0    |    0    |
|          |        tmp_121_fu_513       |    0    |    0    |    0    |
|   trunc  |        tmp_134_fu_713       |    0    |    0    |    0    |
|          |        tmp_135_fu_739       |    0    |    0    |    0    |
|          |        tmp_137_fu_761       |    0    |    0    |    0    |
|          |        tmp_138_fu_836       |    0    |    0    |    0    |
|          |        tmp_140_fu_986       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  partset |      p_Result_31_fu_701     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |   206   |   1870  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|output_V|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      a_assign_2_reg_1158     |   32   |
|       a_assign_reg_1152      |   32   |
|      exp_tmp_V_reg_1169      |   11   |
| fc2_layer_bias_V_add_reg_1082|    7   |
|fc2_layer_weights_V_1_reg_1059|   11   |
|fc2_layer_weights_V_s_reg_1049|   14   |
|          i1_reg_288          |    7   |
|         i_6_reg_1044         |    7   |
|         i_7_reg_1072         |    7   |
|           i_reg_277          |    7   |
|         j_4_reg_1031         |    7   |
|           j_reg_254          |    7   |
|          l_reg_1116          |   32   |
|         m_s_reg_1142         |   63   |
|       man_V_4_reg_1185       |   54   |
|       newSel4_reg_1211       |   16   |
|       next_mul_reg_1023      |   14   |
|       or_cond4_reg_1216      |    1   |
|       or_cond_reg_1206       |    1   |
|   output_V_addr_4_reg_1077   |    7   |
|   output_V_addr_5_reg_1054   |    7   |
|     p_Result_29_reg_1098     |    1   |
|     p_Result_32_reg_1164     |    1   |
|      p_Val2_16_reg_1064      |   16   |
|        phi_mul_reg_265       |   14   |
|       sel_tmp3_reg_1201      |    1   |
|        sh_amt_reg_1190       |   12   |
|       tmp_107_reg_1179       |    1   |
|       tmp_132_reg_1147       |    1   |
|       tmp_133_reg_1121       |    8   |
|       tmp_137_reg_1174       |   52   |
|       tmp_138_reg_1196       |   16   |
|        tmp_86_reg_1093       |    1   |
|        tmp_87_reg_1126       |   32   |
|        tmp_92_reg_1132       |   32   |
|        tmp_93_reg_1137       |    1   |
|       tmp_V_19_reg_1104      |   16   |
|    tmp_V_22_cast_reg_1087    |   16   |
|    tmp_V_23_cast_reg_1110    |   17   |
|        tmp_V_reg_1221        |   16   |
|        tmp_s_reg_1036        |   27   |
+------------------------------+--------+
|             Total            |   625  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_207 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_221 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul_reg_265  |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   137  || 8.98225 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   206  |  1870  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |    -   |   625  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    8   |   831  |  1933  |
+-----------+--------+--------+--------+--------+--------+
