.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Vref */
.set Vref__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Vref__0__MASK, 0x20
.set Vref__0__PC, CYREG_PRT0_PC5
.set Vref__0__PORT, 0
.set Vref__0__SHIFT, 5
.set Vref__AG, CYREG_PRT0_AG
.set Vref__AMUX, CYREG_PRT0_AMUX
.set Vref__BIE, CYREG_PRT0_BIE
.set Vref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vref__BYP, CYREG_PRT0_BYP
.set Vref__CTL, CYREG_PRT0_CTL
.set Vref__DM0, CYREG_PRT0_DM0
.set Vref__DM1, CYREG_PRT0_DM1
.set Vref__DM2, CYREG_PRT0_DM2
.set Vref__DR, CYREG_PRT0_DR
.set Vref__INP_DIS, CYREG_PRT0_INP_DIS
.set Vref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vref__LCD_EN, CYREG_PRT0_LCD_EN
.set Vref__MASK, 0x20
.set Vref__PORT, 0
.set Vref__PRT, CYREG_PRT0_PRT
.set Vref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vref__PS, CYREG_PRT0_PS
.set Vref__SHIFT, 5
.set Vref__SLW, CYREG_PRT0_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* EZI2C_1_I2C_Prim */
.set EZI2C_1_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2C_1_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2C_1_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set EZI2C_1_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set EZI2C_1_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2C_1_I2C_Prim__D, CYREG_I2C_D
.set EZI2C_1_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2C_1_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2C_1_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2C_1_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2C_1_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2C_1_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set EZI2C_1_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set EZI2C_1_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set EZI2C_1_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set EZI2C_1_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* EZI2C_1_isr */
.set EZI2C_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2C_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2C_1_isr__INTC_MASK, 0x8000
.set EZI2C_1_isr__INTC_NUMBER, 15
.set EZI2C_1_isr__INTC_PRIOR_NUM, 7
.set EZI2C_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set EZI2C_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2C_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_pins */
.set I2C_pins__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set I2C_pins__0__MASK, 0x10
.set I2C_pins__0__PC, CYREG_PRT12_PC4
.set I2C_pins__0__PORT, 12
.set I2C_pins__0__SHIFT, 4
.set I2C_pins__1__INTTYPE, CYREG_PICU12_INTTYPE5
.set I2C_pins__1__MASK, 0x20
.set I2C_pins__1__PC, CYREG_PRT12_PC5
.set I2C_pins__1__PORT, 12
.set I2C_pins__1__SHIFT, 5
.set I2C_pins__AG, CYREG_PRT12_AG
.set I2C_pins__BIE, CYREG_PRT12_BIE
.set I2C_pins__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_pins__BYP, CYREG_PRT12_BYP
.set I2C_pins__DM0, CYREG_PRT12_DM0
.set I2C_pins__DM1, CYREG_PRT12_DM1
.set I2C_pins__DM2, CYREG_PRT12_DM2
.set I2C_pins__DR, CYREG_PRT12_DR
.set I2C_pins__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_pins__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_pins__MASK, 0x30
.set I2C_pins__PORT, 12
.set I2C_pins__PRT, CYREG_PRT12_PRT
.set I2C_pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_pins__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_pins__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_pins__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_pins__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_pins__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_pins__PS, CYREG_PRT12_PS
.set I2C_pins__scl__INTTYPE, CYREG_PICU12_INTTYPE4
.set I2C_pins__scl__MASK, 0x10
.set I2C_pins__scl__PC, CYREG_PRT12_PC4
.set I2C_pins__scl__PORT, 12
.set I2C_pins__scl__SHIFT, 4
.set I2C_pins__sda__INTTYPE, CYREG_PICU12_INTTYPE5
.set I2C_pins__sda__MASK, 0x20
.set I2C_pins__sda__PC, CYREG_PRT12_PC5
.set I2C_pins__sda__PORT, 12
.set I2C_pins__sda__SHIFT, 5
.set I2C_pins__SHIFT, 4
.set I2C_pins__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_pins__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_pins__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_pins__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_pins__SLW, CYREG_PRT12_SLW

/* Ignition */
.set Ignition__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Ignition__0__MASK, 0x10
.set Ignition__0__PC, CYREG_PRT0_PC4
.set Ignition__0__PORT, 0
.set Ignition__0__SHIFT, 4
.set Ignition__AG, CYREG_PRT0_AG
.set Ignition__AMUX, CYREG_PRT0_AMUX
.set Ignition__BIE, CYREG_PRT0_BIE
.set Ignition__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Ignition__BYP, CYREG_PRT0_BYP
.set Ignition__CTL, CYREG_PRT0_CTL
.set Ignition__DM0, CYREG_PRT0_DM0
.set Ignition__DM1, CYREG_PRT0_DM1
.set Ignition__DM2, CYREG_PRT0_DM2
.set Ignition__DR, CYREG_PRT0_DR
.set Ignition__INP_DIS, CYREG_PRT0_INP_DIS
.set Ignition__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Ignition__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Ignition__LCD_EN, CYREG_PRT0_LCD_EN
.set Ignition__MASK, 0x10
.set Ignition__PORT, 0
.set Ignition__PRT, CYREG_PRT0_PRT
.set Ignition__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Ignition__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Ignition__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Ignition__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Ignition__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Ignition__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Ignition__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Ignition__PS, CYREG_PRT0_PS
.set Ignition__SHIFT, 4
.set Ignition__SLW, CYREG_PRT0_SLW

/* Back_Left */
.set Back_Left__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Back_Left__0__MASK, 0x01
.set Back_Left__0__PC, CYREG_PRT3_PC0
.set Back_Left__0__PORT, 3
.set Back_Left__0__SHIFT, 0
.set Back_Left__AG, CYREG_PRT3_AG
.set Back_Left__AMUX, CYREG_PRT3_AMUX
.set Back_Left__BIE, CYREG_PRT3_BIE
.set Back_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Back_Left__BYP, CYREG_PRT3_BYP
.set Back_Left__CTL, CYREG_PRT3_CTL
.set Back_Left__DM0, CYREG_PRT3_DM0
.set Back_Left__DM1, CYREG_PRT3_DM1
.set Back_Left__DM2, CYREG_PRT3_DM2
.set Back_Left__DR, CYREG_PRT3_DR
.set Back_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set Back_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Back_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Back_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set Back_Left__MASK, 0x01
.set Back_Left__PORT, 3
.set Back_Left__PRT, CYREG_PRT3_PRT
.set Back_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Back_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Back_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Back_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Back_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Back_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Back_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Back_Left__PS, CYREG_PRT3_PS
.set Back_Left__SHIFT, 0
.set Back_Left__SLW, CYREG_PRT3_SLW

/* Fuel_Pump */
.set Fuel_Pump__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Fuel_Pump__0__MASK, 0x04
.set Fuel_Pump__0__PC, CYREG_PRT0_PC2
.set Fuel_Pump__0__PORT, 0
.set Fuel_Pump__0__SHIFT, 2
.set Fuel_Pump__AG, CYREG_PRT0_AG
.set Fuel_Pump__AMUX, CYREG_PRT0_AMUX
.set Fuel_Pump__BIE, CYREG_PRT0_BIE
.set Fuel_Pump__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Fuel_Pump__BYP, CYREG_PRT0_BYP
.set Fuel_Pump__CTL, CYREG_PRT0_CTL
.set Fuel_Pump__DM0, CYREG_PRT0_DM0
.set Fuel_Pump__DM1, CYREG_PRT0_DM1
.set Fuel_Pump__DM2, CYREG_PRT0_DM2
.set Fuel_Pump__DR, CYREG_PRT0_DR
.set Fuel_Pump__INP_DIS, CYREG_PRT0_INP_DIS
.set Fuel_Pump__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Fuel_Pump__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Fuel_Pump__LCD_EN, CYREG_PRT0_LCD_EN
.set Fuel_Pump__MASK, 0x04
.set Fuel_Pump__PORT, 0
.set Fuel_Pump__PRT, CYREG_PRT0_PRT
.set Fuel_Pump__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Fuel_Pump__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Fuel_Pump__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Fuel_Pump__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Fuel_Pump__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Fuel_Pump__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Fuel_Pump__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Fuel_Pump__PS, CYREG_PRT0_PS
.set Fuel_Pump__SHIFT, 2
.set Fuel_Pump__SLW, CYREG_PRT0_SLW

/* Back_Right */
.set Back_Right__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Back_Right__0__MASK, 0x02
.set Back_Right__0__PC, CYREG_PRT3_PC1
.set Back_Right__0__PORT, 3
.set Back_Right__0__SHIFT, 1
.set Back_Right__AG, CYREG_PRT3_AG
.set Back_Right__AMUX, CYREG_PRT3_AMUX
.set Back_Right__BIE, CYREG_PRT3_BIE
.set Back_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Back_Right__BYP, CYREG_PRT3_BYP
.set Back_Right__CTL, CYREG_PRT3_CTL
.set Back_Right__DM0, CYREG_PRT3_DM0
.set Back_Right__DM1, CYREG_PRT3_DM1
.set Back_Right__DM2, CYREG_PRT3_DM2
.set Back_Right__DR, CYREG_PRT3_DR
.set Back_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set Back_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Back_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Back_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set Back_Right__MASK, 0x02
.set Back_Right__PORT, 3
.set Back_Right__PRT, CYREG_PRT3_PRT
.set Back_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Back_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Back_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Back_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Back_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Back_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Back_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Back_Right__PS, CYREG_PRT3_PS
.set Back_Right__SHIFT, 1
.set Back_Right__SLW, CYREG_PRT3_SLW

/* Front_Left */
.set Front_Left__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Front_Left__0__MASK, 0x04
.set Front_Left__0__PC, CYREG_PRT3_PC2
.set Front_Left__0__PORT, 3
.set Front_Left__0__SHIFT, 2
.set Front_Left__AG, CYREG_PRT3_AG
.set Front_Left__AMUX, CYREG_PRT3_AMUX
.set Front_Left__BIE, CYREG_PRT3_BIE
.set Front_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Left__BYP, CYREG_PRT3_BYP
.set Front_Left__CTL, CYREG_PRT3_CTL
.set Front_Left__DM0, CYREG_PRT3_DM0
.set Front_Left__DM1, CYREG_PRT3_DM1
.set Front_Left__DM2, CYREG_PRT3_DM2
.set Front_Left__DR, CYREG_PRT3_DR
.set Front_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Left__MASK, 0x04
.set Front_Left__PORT, 3
.set Front_Left__PRT, CYREG_PRT3_PRT
.set Front_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Left__PS, CYREG_PRT3_PS
.set Front_Left__SHIFT, 2
.set Front_Left__SLW, CYREG_PRT3_SLW

/* Front_Right */
.set Front_Right__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Front_Right__0__MASK, 0x08
.set Front_Right__0__PC, CYREG_PRT3_PC3
.set Front_Right__0__PORT, 3
.set Front_Right__0__SHIFT, 3
.set Front_Right__AG, CYREG_PRT3_AG
.set Front_Right__AMUX, CYREG_PRT3_AMUX
.set Front_Right__BIE, CYREG_PRT3_BIE
.set Front_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Right__BYP, CYREG_PRT3_BYP
.set Front_Right__CTL, CYREG_PRT3_CTL
.set Front_Right__DM0, CYREG_PRT3_DM0
.set Front_Right__DM1, CYREG_PRT3_DM1
.set Front_Right__DM2, CYREG_PRT3_DM2
.set Front_Right__DR, CYREG_PRT3_DR
.set Front_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Right__MASK, 0x08
.set Front_Right__PORT, 3
.set Front_Right__PRT, CYREG_PRT3_PRT
.set Front_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Right__PS, CYREG_PRT3_PS
.set Front_Right__SHIFT, 3
.set Front_Right__SLW, CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IntClock */
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x00
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x01

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_2_bSAR_SEQ */
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB11_MSK
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB11_ST

/* ADC_SAR_Seq_2_FinalBuf */
.set ADC_SAR_Seq_2_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER, 2
.set ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_2_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_2_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL, 2
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_2_IntClock */
.set ADC_SAR_Seq_2_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_Seq_2_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_Seq_2_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_2_IntClock__INDEX, 0x01
.set ADC_SAR_Seq_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_2_IntClock__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_2_IntClock__PM_STBY_MSK, 0x02

/* ADC_SAR_Seq_2_IRQ */
.set ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_Seq_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_Seq_2_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_Seq_2_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
.set ADC_SAR_Seq_2_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER, 3
.set ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_2_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_2_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_2_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL, 3
.set ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL, 0

/* Fuel_Injector */
.set Fuel_Injector__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Fuel_Injector__0__MASK, 0x08
.set Fuel_Injector__0__PC, CYREG_PRT0_PC3
.set Fuel_Injector__0__PORT, 0
.set Fuel_Injector__0__SHIFT, 3
.set Fuel_Injector__AG, CYREG_PRT0_AG
.set Fuel_Injector__AMUX, CYREG_PRT0_AMUX
.set Fuel_Injector__BIE, CYREG_PRT0_BIE
.set Fuel_Injector__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Fuel_Injector__BYP, CYREG_PRT0_BYP
.set Fuel_Injector__CTL, CYREG_PRT0_CTL
.set Fuel_Injector__DM0, CYREG_PRT0_DM0
.set Fuel_Injector__DM1, CYREG_PRT0_DM1
.set Fuel_Injector__DM2, CYREG_PRT0_DM2
.set Fuel_Injector__DR, CYREG_PRT0_DR
.set Fuel_Injector__INP_DIS, CYREG_PRT0_INP_DIS
.set Fuel_Injector__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Fuel_Injector__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Fuel_Injector__LCD_EN, CYREG_PRT0_LCD_EN
.set Fuel_Injector__MASK, 0x08
.set Fuel_Injector__PORT, 0
.set Fuel_Injector__PRT, CYREG_PRT0_PRT
.set Fuel_Injector__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Fuel_Injector__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Fuel_Injector__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Fuel_Injector__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Fuel_Injector__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Fuel_Injector__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Fuel_Injector__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Fuel_Injector__PS, CYREG_PRT0_PS
.set Fuel_Injector__SHIFT, 3
.set Fuel_Injector__SLW, CYREG_PRT0_SLW

/* Overall_Production */
.set Overall_Production__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Overall_Production__0__MASK, 0x02
.set Overall_Production__0__PC, CYREG_PRT0_PC1
.set Overall_Production__0__PORT, 0
.set Overall_Production__0__SHIFT, 1
.set Overall_Production__AG, CYREG_PRT0_AG
.set Overall_Production__AMUX, CYREG_PRT0_AMUX
.set Overall_Production__BIE, CYREG_PRT0_BIE
.set Overall_Production__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Overall_Production__BYP, CYREG_PRT0_BYP
.set Overall_Production__CTL, CYREG_PRT0_CTL
.set Overall_Production__DM0, CYREG_PRT0_DM0
.set Overall_Production__DM1, CYREG_PRT0_DM1
.set Overall_Production__DM2, CYREG_PRT0_DM2
.set Overall_Production__DR, CYREG_PRT0_DR
.set Overall_Production__INP_DIS, CYREG_PRT0_INP_DIS
.set Overall_Production__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Overall_Production__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Overall_Production__LCD_EN, CYREG_PRT0_LCD_EN
.set Overall_Production__MASK, 0x02
.set Overall_Production__PORT, 0
.set Overall_Production__PRT, CYREG_PRT0_PRT
.set Overall_Production__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Overall_Production__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Overall_Production__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Overall_Production__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Overall_Production__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Overall_Production__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Overall_Production__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Overall_Production__PS, CYREG_PRT0_PS
.set Overall_Production__SHIFT, 1
.set Overall_Production__SLW, CYREG_PRT0_SLW

/* Overall_Consumption */
.set Overall_Consumption__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Overall_Consumption__0__MASK, 0x01
.set Overall_Consumption__0__PC, CYREG_PRT0_PC0
.set Overall_Consumption__0__PORT, 0
.set Overall_Consumption__0__SHIFT, 0
.set Overall_Consumption__AG, CYREG_PRT0_AG
.set Overall_Consumption__AMUX, CYREG_PRT0_AMUX
.set Overall_Consumption__BIE, CYREG_PRT0_BIE
.set Overall_Consumption__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Overall_Consumption__BYP, CYREG_PRT0_BYP
.set Overall_Consumption__CTL, CYREG_PRT0_CTL
.set Overall_Consumption__DM0, CYREG_PRT0_DM0
.set Overall_Consumption__DM1, CYREG_PRT0_DM1
.set Overall_Consumption__DM2, CYREG_PRT0_DM2
.set Overall_Consumption__DR, CYREG_PRT0_DR
.set Overall_Consumption__INP_DIS, CYREG_PRT0_INP_DIS
.set Overall_Consumption__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Overall_Consumption__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Overall_Consumption__LCD_EN, CYREG_PRT0_LCD_EN
.set Overall_Consumption__MASK, 0x01
.set Overall_Consumption__PORT, 0
.set Overall_Consumption__PRT, CYREG_PRT0_PRT
.set Overall_Consumption__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Overall_Consumption__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Overall_Consumption__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Overall_Consumption__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Overall_Consumption__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Overall_Consumption__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Overall_Consumption__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Overall_Consumption__PS, CYREG_PRT0_PS
.set Overall_Consumption__SHIFT, 0
.set Overall_Consumption__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 4930
.set CYDEV_VDDD_MV, 4930
.set CYDEV_VDDIO0_MV, 4930
.set CYDEV_VDDIO1_MV, 4930
.set CYDEV_VDDIO2_MV, 4930
.set CYDEV_VDDIO3_MV, 4930
.set CYDEV_VIO0_MV, 4930
.set CYDEV_VIO1_MV, 4930
.set CYDEV_VIO2_MV, 4930
.set CYDEV_VIO3_MV, 4930
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
