# VLSI-design-openlane
**1.4X1 multiplexer**

![4x1mux](https://github.com/devansh934/VLSI-design-openlane/assets/150314489/129babc7-39da-4535-8b5a-688e5f77a4ab)

**2.AndGate**

![andgate](https://github.com/devansh934/VLSI-design-openlane/assets/150314489/30f8f0d6-f0f1-4d47-9685-ff49ae2dc9a7)

**3.ORgate**

![orgate](https://github.com/devansh934/VLSI-design-openlane/assets/150314489/ebbbccfe-d7ab-4bdd-a9f1-e101504ffbb8)

**4.Digitalinverter**

![digitalinverter](https://github.com/devansh934/VLSI-design-openlane/assets/150314489/97af94c5-449e-47c6-89ed-743fcd2eef43)

**5.Xnorgate**

<img width="258" alt="xnorgate" src="https://github.com/devansh934/VLSI-design-openlane/assets/150314489/3e58065f-92cc-42ea-83ec-d2fbd729a3a9">

**6.dflipflop**

<img width="266" alt="dflipflop" src="https://github.com/devansh934/VLSI-design-openlane/assets/150314489/c0fde3a3-fa72-4904-9a3c-329eab0f2d4a">

**7.Full adder**

<img width="260" alt="fulladder" src="https://github.com/devansh934/VLSI-design-openlane/assets/150314489/0419d844-bcf1-46b5-bdf8-9ce919022ee4">
