<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>FCCMP</h2> 
  <p>Floating-point Conditional quiet Compare (scalar). This instruction compares the two SIMD&amp;FP source register values and writes the result to the <em>PSTATE</em>.{N, Z, C, V} flags. If the condition does not pass then the <em>PSTATE</em>.{N, Z, C, V} flags are set to the flag bit specifier.</p> 
  <p>This instruction raises an Invalid Operation floating-point exception if either or both of the operands is a signaling NaN.</p> 
  <p>A floating-point exception can be generated by this instruction. Depending on the settings in <em>FPCR</em>, the exception results in either a flag being set in <em>FPSR</em>, or a synchronous exception being generated. For more information, see <em>Floating-point exception traps</em>.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="2">ftype</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td colspan="4">cond</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td>0</td> 
      <td colspan="4">nzcv</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="2"></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="4"></td> 
      <td colspan="2"></td> 
      <td colspan="5"></td> 
      <td>op</td> 
      <td colspan="4"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4>Half-precision<span> (ftype == 11)</span><span><br></br>(FEAT_FP16) </span></h4> 
   <a id="FCCMP_H_floatccmp"></a> 
   <p>FCCMP <a title="First 16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Hn&gt;</a>, <a title="Second 16-bit SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Hm&gt;</a>, #<a title="Flag bit specifier, an immediate [0-15], giving the alternative state for 4-bit NZCV condition flags (field &quot;nzcv&quot;)" class="document-topic">&lt;nzcv&gt;</a>, <a title="Standard condition (field &quot;cond&quot;)" class="document-topic">&lt;cond&gt;</a></p> 
  </div> 
  <div> 
   <h4>Single-precision<span> (ftype == 00)</span></h4> 
   <a id="FCCMP_S_floatccmp"></a> 
   <p>FCCMP <a title="First 32-bit SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Sn&gt;</a>, <a title="Second 32-bit SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Sm&gt;</a>, #<a title="Flag bit specifier, an immediate [0-15], giving the alternative state for 4-bit NZCV condition flags (field &quot;nzcv&quot;)" class="document-topic">&lt;nzcv&gt;</a>, <a title="Standard condition (field &quot;cond&quot;)" class="document-topic">&lt;cond&gt;</a></p> 
  </div> 
  <div> 
   <h4>Double-precision<span> (ftype == 01)</span></h4> 
   <a id="FCCMP_D_floatccmp"></a> 
   <p>FCCMP <a title="First 64-bit SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Dn&gt;</a>, <a title="Second 64-bit SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Dm&gt;</a>, #<a title="Flag bit specifier, an immediate [0-15], giving the alternative state for 4-bit NZCV condition flags (field &quot;nzcv&quot;)" class="document-topic">&lt;nzcv&gt;</a>, <a title="Standard condition (field &quot;cond&quot;)" class="document-topic">&lt;cond&gt;</a></p> 
  </div> 
  <pre>integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);

integer datasize;
case ftype of
    when '00' datasize = 32;
    when '01' datasize = 64;
    when '10' UNDEFINED;
    when '11'
        if <a title="function: boolean HaveFP16Ext()" class="document-topic">HaveFP16Ext</a>() then
            datasize = 16;
        else
            UNDEFINED;

boolean signal_all_nans = (op == '1');
bits(4) condition = cond;
bits(4) flags = nzcv;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Dn&gt;</td> 
      <td><a id="sa_dn"></a> <p>Is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Dm&gt;</td> 
      <td><a id="sa_dm"></a> <p>Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Hn&gt;</td> 
      <td><a id="sa_hn"></a> <p>Is the 16-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Hm&gt;</td> 
      <td><a id="sa_hm"></a> <p>Is the 16-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Sn&gt;</td> 
      <td><a id="sa_sn"></a> <p>Is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Sm&gt;</td> 
      <td><a id="sa_sm"></a> <p>Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;nzcv&gt;</td> 
      <td><a id="sa_nzcv"></a> <p>Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;cond&gt;</td> 
      <td><a id="sa_cond"></a> <p>Is one of the standard conditions, encoded in the "cond" field in the standard way.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPEnabled64()" class="document-topic">CheckFPEnabled64</a>();

bits(datasize) operand1 = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[n, datasize];
bits(datasize) operand2;

operand2 = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[m, datasize];

if <a title="function: boolean ConditionHolds(bits(4) cond)" class="document-topic">ConditionHolds</a>(condition) then
    flags = <a title="function: bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)" class="document-topic">FPCompare</a>(operand1, operand2, signal_all_nans, FPCR[]);
PSTATE.&lt;N,Z,C,V&gt; = flags;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>The IEEE 754 standard specifies that the result of a comparison is precisely one of &lt;, ==, &gt; or unordered. If either or both of the operands is a NaN, they are unordered, and all three of (Operand1 &lt; Operand2), (Operand1 == Operand2) and (Operand1 &gt; Operand2) are false. An unordered comparison sets the <em>PSTATE</em> condition flags to N=0, Z=0, C=1, and V=1.</p> 
  <p>If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the NZCV condition flags written by this instruction might be significantly delayed.</p>  
 </body>
</html>