#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  7 20:50:07 2018
# Process ID: 6924
# Current directory: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11464 C:\Users\YihengJ\Documents\GitHub\FPGA-Project\Sonic\Sonic.xpr
# Log file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/vivado.log
# Journal file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/YihengJ/Documents/Project/XilinkProject/Sonic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 758.918 ; gain = 92.945
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 856.801 ; gain = 73.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_trig' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-256] done synthesizing module 'Sonic_trig' (1#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_echo' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
	Parameter state0 bound to: 2'b00 
	Parameter state1 bound to: 2'b01 
	Parameter state2 bound to: 2'b10 
	Parameter N bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sonic_echo' (2#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:22]
INFO: [Synth 8-256] done synthesizing module 'PWM' (3#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:23]
	Parameter d bound to: 16'b0000010000001111 
WARNING: [Synth 8-3848] Net type_out in module/entity Control does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:27]
INFO: [Synth 8-256] done synthesizing module 'Control' (4#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'text1' does not match port width (16) of module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-689] width (4) of port connection 'text2' does not match port width (16) of module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-350] instance 'prog11' of module 'Control' requires 4 connections, but only 2 given [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-3848] Net post1 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:8]
WARNING: [Synth 8-3848] Net post2 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:9]
WARNING: [Synth 8-3848] Net seg1 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:10]
WARNING: [Synth 8-3848] Net seg2 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:11]
WARNING: [Synth 8-3848] Net type in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:21]
INFO: [Synth 8-256] done synthesizing module 'Top' (5#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[3]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[2]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[1]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[0]
WARNING: [Synth 8-3331] design Control has unconnected port text1[15]
WARNING: [Synth 8-3331] design Control has unconnected port text1[14]
WARNING: [Synth 8-3331] design Control has unconnected port text1[13]
WARNING: [Synth 8-3331] design Control has unconnected port text1[12]
WARNING: [Synth 8-3331] design Control has unconnected port text1[11]
WARNING: [Synth 8-3331] design Control has unconnected port text1[10]
WARNING: [Synth 8-3331] design Control has unconnected port text1[9]
WARNING: [Synth 8-3331] design Control has unconnected port text1[8]
WARNING: [Synth 8-3331] design Control has unconnected port text1[7]
WARNING: [Synth 8-3331] design Control has unconnected port text1[6]
WARNING: [Synth 8-3331] design Control has unconnected port text1[5]
WARNING: [Synth 8-3331] design Control has unconnected port text1[4]
WARNING: [Synth 8-3331] design Control has unconnected port text1[3]
WARNING: [Synth 8-3331] design Control has unconnected port text1[2]
WARNING: [Synth 8-3331] design Control has unconnected port text1[1]
WARNING: [Synth 8-3331] design Control has unconnected port text1[0]
WARNING: [Synth 8-3331] design Control has unconnected port text2[15]
WARNING: [Synth 8-3331] design Control has unconnected port text2[14]
WARNING: [Synth 8-3331] design Control has unconnected port text2[13]
WARNING: [Synth 8-3331] design Control has unconnected port text2[12]
WARNING: [Synth 8-3331] design Control has unconnected port text2[11]
WARNING: [Synth 8-3331] design Control has unconnected port text2[10]
WARNING: [Synth 8-3331] design Control has unconnected port text2[9]
WARNING: [Synth 8-3331] design Control has unconnected port text2[8]
WARNING: [Synth 8-3331] design Control has unconnected port text2[7]
WARNING: [Synth 8-3331] design Control has unconnected port text2[6]
WARNING: [Synth 8-3331] design Control has unconnected port text2[5]
WARNING: [Synth 8-3331] design Control has unconnected port text2[4]
WARNING: [Synth 8-3331] design Control has unconnected port text2[3]
WARNING: [Synth 8-3331] design Control has unconnected port text2[2]
WARNING: [Synth 8-3331] design Control has unconnected port text2[1]
WARNING: [Synth 8-3331] design Control has unconnected port text2[0]
WARNING: [Synth 8-3331] design Control has unconnected port text3[15]
WARNING: [Synth 8-3331] design Control has unconnected port text3[14]
WARNING: [Synth 8-3331] design Control has unconnected port text3[13]
WARNING: [Synth 8-3331] design Control has unconnected port text3[12]
WARNING: [Synth 8-3331] design Control has unconnected port text3[11]
WARNING: [Synth 8-3331] design Control has unconnected port text3[10]
WARNING: [Synth 8-3331] design Control has unconnected port text3[9]
WARNING: [Synth 8-3331] design Control has unconnected port text3[8]
WARNING: [Synth 8-3331] design Control has unconnected port text3[7]
WARNING: [Synth 8-3331] design Control has unconnected port text3[6]
WARNING: [Synth 8-3331] design Control has unconnected port text3[5]
WARNING: [Synth 8-3331] design Control has unconnected port text3[4]
WARNING: [Synth 8-3331] design Control has unconnected port text3[3]
WARNING: [Synth 8-3331] design Control has unconnected port text3[2]
WARNING: [Synth 8-3331] design Control has unconnected port text3[1]
WARNING: [Synth 8-3331] design Control has unconnected port text3[0]
WARNING: [Synth 8-3331] design Top has unconnected port post1[3]
WARNING: [Synth 8-3331] design Top has unconnected port post1[2]
WARNING: [Synth 8-3331] design Top has unconnected port post1[1]
WARNING: [Synth 8-3331] design Top has unconnected port post1[0]
WARNING: [Synth 8-3331] design Top has unconnected port post2[3]
WARNING: [Synth 8-3331] design Top has unconnected port post2[2]
WARNING: [Synth 8-3331] design Top has unconnected port post2[1]
WARNING: [Synth 8-3331] design Top has unconnected port post2[0]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[7]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[6]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[5]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[4]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[3]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[2]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[1]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[0]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[7]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[6]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[5]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[4]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[3]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[2]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[1]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 896.027 ; gain = 113.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin prog7:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:29]
WARNING: [Synth 8-3295] tying undriven pin prog8:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:30]
WARNING: [Synth 8-3295] tying undriven pin prog9:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:31]
WARNING: [Synth 8-3295] tying undriven pin prog10:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 896.027 ; gain = 113.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1246.348 ; gain = 463.379
15 Infos, 96 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1246.348 ; gain = 463.379
refresh_design
ERROR: [Synth 8-2715] syntax error near end [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:47]
INFO: [Synth 8-2350] module Sonic_echo ignored due to previous errors [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
Failed to read verilog 'C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v'
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.855 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.059 ; gain = 2.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_trig' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-256] done synthesizing module 'Sonic_trig' (1#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
ERROR: [Synth 8-439] module 'Sonic_echo' not found [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'Top' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.188 ; gain = 39.203
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.188 ; gain = 39.203
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_trig' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-256] done synthesizing module 'Sonic_trig' (1#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_echo' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
	Parameter state0 bound to: 2'b00 
	Parameter state1 bound to: 2'b01 
	Parameter state2 bound to: 2'b10 
	Parameter N bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sonic_echo' (2#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:22]
INFO: [Synth 8-256] done synthesizing module 'PWM' (3#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:23]
	Parameter d bound to: 16'b0000010000001111 
WARNING: [Synth 8-3848] Net type_out in module/entity Control does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:27]
INFO: [Synth 8-256] done synthesizing module 'Control' (4#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Control.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'text1' does not match port width (16) of module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-689] width (4) of port connection 'text2' does not match port width (16) of module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-350] instance 'prog11' of module 'Control' requires 4 connections, but only 2 given [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-3848] Net post1 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:8]
WARNING: [Synth 8-3848] Net post2 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:9]
WARNING: [Synth 8-3848] Net seg1 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:10]
WARNING: [Synth 8-3848] Net seg2 in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:11]
WARNING: [Synth 8-3848] Net type in module/entity Top does not have driver. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:21]
INFO: [Synth 8-256] done synthesizing module 'Top' (5#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:2]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[3]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[2]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[1]
WARNING: [Synth 8-3331] design Control has unconnected port type_out[0]
WARNING: [Synth 8-3331] design Control has unconnected port text1[15]
WARNING: [Synth 8-3331] design Control has unconnected port text1[14]
WARNING: [Synth 8-3331] design Control has unconnected port text1[13]
WARNING: [Synth 8-3331] design Control has unconnected port text1[12]
WARNING: [Synth 8-3331] design Control has unconnected port text1[11]
WARNING: [Synth 8-3331] design Control has unconnected port text1[10]
WARNING: [Synth 8-3331] design Control has unconnected port text1[9]
WARNING: [Synth 8-3331] design Control has unconnected port text1[8]
WARNING: [Synth 8-3331] design Control has unconnected port text1[7]
WARNING: [Synth 8-3331] design Control has unconnected port text1[6]
WARNING: [Synth 8-3331] design Control has unconnected port text1[5]
WARNING: [Synth 8-3331] design Control has unconnected port text1[4]
WARNING: [Synth 8-3331] design Control has unconnected port text1[3]
WARNING: [Synth 8-3331] design Control has unconnected port text1[2]
WARNING: [Synth 8-3331] design Control has unconnected port text1[1]
WARNING: [Synth 8-3331] design Control has unconnected port text1[0]
WARNING: [Synth 8-3331] design Control has unconnected port text2[15]
WARNING: [Synth 8-3331] design Control has unconnected port text2[14]
WARNING: [Synth 8-3331] design Control has unconnected port text2[13]
WARNING: [Synth 8-3331] design Control has unconnected port text2[12]
WARNING: [Synth 8-3331] design Control has unconnected port text2[11]
WARNING: [Synth 8-3331] design Control has unconnected port text2[10]
WARNING: [Synth 8-3331] design Control has unconnected port text2[9]
WARNING: [Synth 8-3331] design Control has unconnected port text2[8]
WARNING: [Synth 8-3331] design Control has unconnected port text2[7]
WARNING: [Synth 8-3331] design Control has unconnected port text2[6]
WARNING: [Synth 8-3331] design Control has unconnected port text2[5]
WARNING: [Synth 8-3331] design Control has unconnected port text2[4]
WARNING: [Synth 8-3331] design Control has unconnected port text2[3]
WARNING: [Synth 8-3331] design Control has unconnected port text2[2]
WARNING: [Synth 8-3331] design Control has unconnected port text2[1]
WARNING: [Synth 8-3331] design Control has unconnected port text2[0]
WARNING: [Synth 8-3331] design Control has unconnected port text3[15]
WARNING: [Synth 8-3331] design Control has unconnected port text3[14]
WARNING: [Synth 8-3331] design Control has unconnected port text3[13]
WARNING: [Synth 8-3331] design Control has unconnected port text3[12]
WARNING: [Synth 8-3331] design Control has unconnected port text3[11]
WARNING: [Synth 8-3331] design Control has unconnected port text3[10]
WARNING: [Synth 8-3331] design Control has unconnected port text3[9]
WARNING: [Synth 8-3331] design Control has unconnected port text3[8]
WARNING: [Synth 8-3331] design Control has unconnected port text3[7]
WARNING: [Synth 8-3331] design Control has unconnected port text3[6]
WARNING: [Synth 8-3331] design Control has unconnected port text3[5]
WARNING: [Synth 8-3331] design Control has unconnected port text3[4]
WARNING: [Synth 8-3331] design Control has unconnected port text3[3]
WARNING: [Synth 8-3331] design Control has unconnected port text3[2]
WARNING: [Synth 8-3331] design Control has unconnected port text3[1]
WARNING: [Synth 8-3331] design Control has unconnected port text3[0]
WARNING: [Synth 8-3331] design Top has unconnected port post1[3]
WARNING: [Synth 8-3331] design Top has unconnected port post1[2]
WARNING: [Synth 8-3331] design Top has unconnected port post1[1]
WARNING: [Synth 8-3331] design Top has unconnected port post1[0]
WARNING: [Synth 8-3331] design Top has unconnected port post2[3]
WARNING: [Synth 8-3331] design Top has unconnected port post2[2]
WARNING: [Synth 8-3331] design Top has unconnected port post2[1]
WARNING: [Synth 8-3331] design Top has unconnected port post2[0]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[7]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[6]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[5]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[4]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[3]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[2]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[1]
WARNING: [Synth 8-3331] design Top has unconnected port seg1[0]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[7]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[6]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[5]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[4]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[3]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[2]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[1]
WARNING: [Synth 8-3331] design Top has unconnected port seg2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.320 ; gain = 5.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin prog7:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:29]
WARNING: [Synth 8-3295] tying undriven pin prog8:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:30]
WARNING: [Synth 8-3295] tying undriven pin prog9:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:31]
WARNING: [Synth 8-3295] tying undriven pin prog10:dtype to constant 0 [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/sources_1/new/Top.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1300.320 ; gain = 5.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.srcs/constrs_1/new/Sonic.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1314.844 ; gain = 19.656
place_ports {echo[0]} G17
place_ports {echo[1]} J13
place_ports {echo[2]} D17
place_ports {trig[0]} H17
place_ports {trig[1]} K13
place_ports {trig[2]} E17
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jun  7 21:13:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jun  7 21:14:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  7 21:15:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7a35t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic/Sonic.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7a35t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1837.512 ; gain = 2.180
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 21:30:08 2018...
