---
author: kevbroch
comments: false
date: 2012-05-14 19:04:14+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc19/
slug: hc19
title: "\n\t\t\t\tHC19 (2007)\t\t"
wordpress_id: 98
---


				

### General Information


HOT CHIPS 19 (2007)
<table >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 19-21, 2007
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/HC19.committee.pdf)
</td>
</tr>
</tbody>
</table>



### Tutorials


TutorialsSunday, August 19, 2007
<table >
<tbody >
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
</td>

<td >**Chair**: Ralph Wittig, **Xilinx**



	
  * **Approaches to System Design for the Working Engineer.**

	
  * **Part I**: ASICs To ASSPs For Working Engineers (Building the OMAP 3430) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/1_Sun/HC19.tutorial1.01.pdf)
Author: David Witt, **Texas Instruments**

	
  * **Part II**: 20 Years Of FPGA Evolution: From Glue Logic To Systems Components [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/1_Sun/HC19.tutorial1.02.pdf)
Author: Peter Alfke, **Xilinx**

	
  * **Part III**: Exploiting Processor Heterogeneity Through Reconfigurable Interactions [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/1_Sun/HC19.tutorial1.03.pdf)
Author: Shepard Siegel, **Mercury Computer Systems**



</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
</td>

<td >**Chair: **Norm Jouppi, **Hewlett Packard**



	
  * ****Enterprise Power and Cooling: A Chip-to-Data Center Perspective. ****
Part I: Background**
Part II**: Cooling: A Chip-Core to Cooling-Tower Perspective**
Part III**: Power: From Chips to Data Centers**
Part IV**: Case Study and Future Directions**
**Author(s): Chandrakant Patel and Parthasarathy Ranganathan,** HP Labs**



</td>
</tr>
</tbody>
</table>



### Conference Day One


SessionMonday, August 20, 2007
<table >
<tbody >
<tr valign="top" >

<td >**Opening Remarks**
</td>

<td >Opening remarks
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
</td>

<td >**IBM Power6™**
**Chair: **Doug Burger, **University of Texas - Austin**
_• Fault-Tolerant Design of the IBM POWER6™ Microprocessor._
Authors(s): Kevin Reick, Pia N. Sanda, Scott Swaney, Jeffrey W. Kellington, Michael Floyd (**IBM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.01/HC19.01.01.pdf)_• System Performance Scaling of IBM POWER6™ Based Servers._**
**Authors(s): Jeff Stuechell (**IBM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.01/HC19.01.02.pdf)

_•_ _The 3rd Generation of IBM's Elastic Interface (EI-3) Implementation of POWER6™._**
**Authors(s): Daniel Dreps (**IBM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.01/HC19.01.03.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
</td>

<td >**[Digital Gaia](http://www-rohan.sdsu.edu/faculty/vinge/hotchips/index.htm)
Chair:** Gordon Garb, **Sun Microsystems
**Author(s): Vernor Vinge, Computer scientist, science-fiction writer, author of _True Names_ and _Rainbows End_.
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
</td>

<td >**Multi-Core and Parallelism I**
**Chair:** Marc Tremblay, **Sun Microsystems**
_• NVIDIA GeForce 8800™ GPU._**
**Author(s): Erik Lindholm, Stuart Oberman (**NVIDIA**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.02/HC19.02.01.pdf)_• NVIDIA GPU Parallel Computing Architecture._
Author(s): John Nickolls (**NVIDIA**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.02/HC19.02.02.pdf)

• _Performance of Non-Graphics Applications on the GeForce 8800™and the CUDA™ Parallel-Programming Environment.
_Author(s): Wen-Mei Hwu (**UIUC**), David Kirk (**NVIDIA**), Shane Ryoo (**UIUC**), John A. Stratton (**UIUC**), Kuangwei Hwang (**UIUC**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.02/HC19.02.03.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
</td>

<td >**Multi-Core and Parallelism II**
**Chair:** Alan Jay Smith, **UC Berkeley**_• Radeon R600, a 2nd Generation Unified Shader Architecture._
Author(s): Michael Mantor (**AMD**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.03/HC19.03.01.pdf)_• Teraflop Prototype Processor with 80 Cores._**
**Author(s): Yatin Hoskote, Sriram Vangal, Nitin Borkar, Shekhar Borkar (**Intel**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.03/HC19.03.02.pdf)

• _Design and Implementation of the TRIPS Prototype Chip.
_Author(s): Madhu Sravana Sibi Govindan, Doug Burger, Steve Keckler (**U Texas Austin**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.03/HC19.03.03.pdf)

• _Tile Processor: Embedded Multicore for Networking and Multimedia._
Author(s): Anant Agarwal, Liewei Bao, John Brown, Bruce Edwards, Matt Mattina, Chyi-Chang Miao, Carl Ramey, David Wentzlaff (**Tilera Corporation**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.03/HC19.03.04.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
</td>

<td >**Embedded and Video**
**Chair:** Jan-Willem Van de Waerdt, **NXP**_• SH-X3: SuperH Multi-Core for Embedded Systems._**
**Author(s): Shinichi Shibahara (**Renesas**), Masashi Takada (**Hitachi**), Tatsuya Kamei, Kiyoshi Hayase, Yutaka Yoshida, Osamu Nishii, Toshihiro Hattori (**Renesas**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.04/HC19.04.01.pdf)_• An HD Image Processor for Low-Cost Entertainment Products.
_Author(s): Deepu Talla (**Texas Instruments**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.04/HC19.04.02.pdf)

_• A Professional H.264/AVC CODEC Chip-Set for HDTV Broadcast Infrastructure and High-End Flexible CODEC Systems._**
**Author(s): Mitsuo Ikeda, Hiroe Iwasaki, Koyo Nitta, Takayuki Onishi, Takeshi Sano, Atsushi Sagata, Yasuyuki Nakajima, Minoru Inamori, Takeshi Yoshitome, Hiroaki Matsuda, Ryuishi Tanida, Atsushi Shimizu,Jiro Naganuma (**NTT**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.04/HC19.04.03.pdf)
</td>
</tr>
<tr valign="top" >

<td height="168" >**Panel Discussion**
</td>

<td >**What's Next After CMOS?**
**Moderator**: Norm Jouppi,** Hewlett Packard****
Panelists**:
John Kubiatowicz (**UC Berkeley**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.Panel/HC19.panel.01.pdf)
Mike Mayberry (**Intel**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.Panel/HC19.panel.02.pdf)
Mark Horowitz (**Stanford University**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.Panel/HC19.panel.03.pdf)
Stan Williams (**Hewlett Packard**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.Panel/HC19.panel.04.pdf)
Ghavam Shahidi (**IBM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/2_Mon/HC19.Panel/HC19.panel.05.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


SessionTuesday, August 21, 2007
<table >
<tbody >
<tr valign="top" >

<td height="263" >**Session 5**
</td>

<td >**Session Five: Technology and Software Directions**
**Chair:** Raj Amirtharajah, **UC Davis**_•_ _Multi-terabit Switch Fabrics Enabled by Proximity Communication._**
**Author(s): Hans Eberle (**Sun**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.05/HC19.05.01.pdf)_•_ _Thyristor RAM: A High-Speed High-Density Embedded Memory._
Author(s): Farid Nemati (**T-RAM Semiconductor**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.05/HC19.05.02.pdf)

_• Raksha: A Flexible Architecture for Software Security.**
**_Author(s): Hari Kannan, Michael Dalton, Christos Kozyrakis (**Stanford University**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.05/HC19.05.03.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
</td>

<td >**Wireless**
**Chair:** Forest Baskett, **New Enterprise Associates**_• A 4Gbps Wireless Uncompressed 1080p 60 GHz HD Transceiver._**
**Author(s): Jeff Gilbert (**SiBEAM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.06/HC19.06.01.pdf)_• A 2x2 MIMO Baseband for Wireless Local-Area Network (802.11n)._**
**Author(s): Jason A. Trachewsky (**Broadcom**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.06/HC19.06.02.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
</td>

<td >**Multicore and Beyond: Evolving the x86 Architecture
Chair:** Chuck Moore, **AMD**
Author(s): Phil Hester, **AMD** (CTO) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.Keynote2/HC19.keynote2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Special Presentation**
</td>

<td >**Chair:** John Montrym, **NVIDIA
**_• Wireless broadband and entrepreneurship in America._
Author(s): Reed Hundt (**Vice Chair, Frontline Wireless; Former Chair, FCC**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.Presentation/HC19.presentation.title.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
</td>

<td >**Networking**
**Chair:** Dileep Bhandarkar, **Microsoft**_• Chesapeake: A 50Gbps Network Processor and Traffic Manager._
Author(s): Brian Alleyne (**Bay Microsystems**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.07/HC19.07.01.pdf)_• A System-on-a-Chip with Integrated Accelerators._
Author(s): Rumi Zahir (**Intel**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.07/HC19.07.02.pdf)

_• Focalpoint II, A Low-Latency, High Bandwidth Switch/Router Chip._**
**Author(s): Uri Cummings, Mike Zeile (**Fulcrum Microsystems**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.07/HC19.07.03.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
</td>

<td >**Mobile PC Processors and Chipsets**
**Chair:** Christos Kozyrakis, **Stanford University**_• Power Management Features in Penryn 45nm Core2™ Duo._
Author(s): Varghese George (**Intel**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.08/HC19.08.01.pdf)_• _Next Generation Mobile x86 Processor.
Author(s): Jonathan Owen (**AMD**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.08/HC19.08.02.pdf)

_• nForce 680i and 680 Platform Processors._**
**Author(s): Brian Langendorf (**NVIDIA**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.08/HC19.08.03.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 9**
</td>

<td >**Big Iron**
**Chair:** John Montrym, **NVIDIA**_• VictoriaFalls - Scaling Highly-Threaded Processor Cores._
Author(s): Stephen Phillips (**Sun**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.09/HC19.09.01.pdf)_• The Next-Generation Mainframe Microprocessor._
Author(s): Charles Webb (**IBM**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc19/3_Tues/HC19.09/HC19.09.02.pdf)
</td>
</tr>
</tbody>
</table>		
