
IMU_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004440  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  08004500  08004500  00014500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004694  08004694  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004694  08004694  00014694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800469c  0800469c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800469c  0800469c  0001469c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046a0  080046a0  000146a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080046a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  20000070  08004714  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  08004714  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002b02  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007aa  00000000  00000000  00022b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  00023348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  00023da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008019  00000000  00000000  00024710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00001bd5  00000000  00000000  0002c729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0002e2fe  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002c8c  00000000  00000000  0002e350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080044e8 	.word	0x080044e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080044e8 	.word	0x080044e8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08a      	sub	sp, #40	; 0x28
 80004c0:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004c2:	f000 fb53 	bl	8000b6c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004c6:	f000 f8b9 	bl	800063c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004ca:	f000 f995 	bl	80007f8 <MX_GPIO_Init>
	MX_I2C1_Init();
 80004ce:	f000 f923 	bl	8000718 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 80004d2:	f000 f961 	bl	8000798 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	bmi160dev.id = BMI160_I2C_ADDR;
 80004d6:	4b4f      	ldr	r3, [pc, #316]	; (8000614 <main+0x158>)
 80004d8:	2268      	movs	r2, #104	; 0x68
 80004da:	705a      	strb	r2, [r3, #1]
	while (1) {
		uint8_t data;
		uint16_t acc_z;
		uint8_t dev_ID;
		uint16_t status;
		uint32_t trials = 50;
 80004dc:	2332      	movs	r3, #50	; 0x32
 80004de:	617b      	str	r3, [r7, #20]
		uint32_t timeout = 1000;
 80004e0:	23fa      	movs	r3, #250	; 0xfa
 80004e2:	009b      	lsls	r3, r3, #2
 80004e4:	613b      	str	r3, [r7, #16]
		uint16_t size = 0x1;
 80004e6:	230e      	movs	r3, #14
 80004e8:	18fb      	adds	r3, r7, r3
 80004ea:	2201      	movs	r2, #1
 80004ec:	801a      	strh	r2, [r3, #0]
		uint16_t memAddSize8 = I2C_MEMADD_SIZE_8BIT;
 80004ee:	230c      	movs	r3, #12
 80004f0:	18fb      	adds	r3, r7, r3
 80004f2:	2201      	movs	r2, #1
 80004f4:	801a      	strh	r2, [r3, #0]
		uint16_t memAddSize16 = I2C_MEMADD_SIZE_16BIT;
 80004f6:	230a      	movs	r3, #10
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	2202      	movs	r2, #2
 80004fc:	801a      	strh	r2, [r3, #0]

		if (HAL_I2C_IsDeviceReady(&hi2c1, (bmi160dev.id << 1), trials, timeout)
 80004fe:	4b45      	ldr	r3, [pc, #276]	; (8000614 <main+0x158>)
 8000500:	785b      	ldrb	r3, [r3, #1]
 8000502:	b29b      	uxth	r3, r3
 8000504:	18db      	adds	r3, r3, r3
 8000506:	b299      	uxth	r1, r3
 8000508:	693b      	ldr	r3, [r7, #16]
 800050a:	697a      	ldr	r2, [r7, #20]
 800050c:	4842      	ldr	r0, [pc, #264]	; (8000618 <main+0x15c>)
 800050e:	f000 ffb5 	bl	800147c <HAL_I2C_IsDeviceReady>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d003      	beq.n	800051e <main+0x62>
				!= HAL_OK) {
			printf("\nDevice not ready\r");
 8000516:	4b41      	ldr	r3, [pc, #260]	; (800061c <main+0x160>)
 8000518:	0018      	movs	r0, r3
 800051a:	f003 f80d 	bl	8003538 <iprintf>
		};
		if (HAL_I2C_IsDeviceReady(&hi2c1, (bmi160dev.id << 1), trials, timeout)
 800051e:	4b3d      	ldr	r3, [pc, #244]	; (8000614 <main+0x158>)
 8000520:	785b      	ldrb	r3, [r3, #1]
 8000522:	b29b      	uxth	r3, r3
 8000524:	18db      	adds	r3, r3, r3
 8000526:	b299      	uxth	r1, r3
 8000528:	693b      	ldr	r3, [r7, #16]
 800052a:	697a      	ldr	r2, [r7, #20]
 800052c:	483a      	ldr	r0, [pc, #232]	; (8000618 <main+0x15c>)
 800052e:	f000 ffa5 	bl	800147c <HAL_I2C_IsDeviceReady>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d103      	bne.n	800053e <main+0x82>
				== HAL_OK) {
			printf("\nDevice ready\r");
 8000536:	4b3a      	ldr	r3, [pc, #232]	; (8000620 <main+0x164>)
 8000538:	0018      	movs	r0, r3
 800053a:	f002 fffd 	bl	8003538 <iprintf>
		};

		status = HAL_I2C_Mem_Read(&hi2c1, (bmi160dev.id << 1),
 800053e:	4b35      	ldr	r3, [pc, #212]	; (8000614 <main+0x158>)
 8000540:	785b      	ldrb	r3, [r3, #1]
 8000542:	b29b      	uxth	r3, r3
 8000544:	18db      	adds	r3, r3, r3
 8000546:	b299      	uxth	r1, r3
 8000548:	230c      	movs	r3, #12
 800054a:	18fb      	adds	r3, r7, r3
 800054c:	881a      	ldrh	r2, [r3, #0]
 800054e:	4832      	ldr	r0, [pc, #200]	; (8000618 <main+0x15c>)
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	9302      	str	r3, [sp, #8]
 8000554:	230e      	movs	r3, #14
 8000556:	18fb      	adds	r3, r7, r3
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	9301      	str	r3, [sp, #4]
 800055c:	1dbb      	adds	r3, r7, #6
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	0013      	movs	r3, r2
 8000562:	2200      	movs	r2, #0
 8000564:	f000 fe56 	bl	8001214 <HAL_I2C_Mem_Read>
 8000568:	0003      	movs	r3, r0
 800056a:	001a      	movs	r2, r3
 800056c:	2108      	movs	r1, #8
 800056e:	187b      	adds	r3, r7, r1
 8000570:	801a      	strh	r2, [r3, #0]
		BMI160_CHIP_ID_ADDR, memAddSize8, &data, size, timeout);

		if (status == HAL_OK) {
 8000572:	187b      	adds	r3, r7, r1
 8000574:	881b      	ldrh	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d103      	bne.n	8000582 <main+0xc6>
			printf("\nI2C ok\r");
 800057a:	4b2a      	ldr	r3, [pc, #168]	; (8000624 <main+0x168>)
 800057c:	0018      	movs	r0, r3
 800057e:	f002 ffdb 	bl	8003538 <iprintf>
		};
		if (status != HAL_OK) {
 8000582:	2308      	movs	r3, #8
 8000584:	18fb      	adds	r3, r7, r3
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d00c      	beq.n	80005a6 <main+0xea>
			printf("\nI2C read error\r");
 800058c:	4b26      	ldr	r3, [pc, #152]	; (8000628 <main+0x16c>)
 800058e:	0018      	movs	r0, r3
 8000590:	f002 ffd2 	bl	8003538 <iprintf>
			if (hi2c1.ErrorCode == HAL_I2C_ERROR_TIMEOUT) {
 8000594:	4b20      	ldr	r3, [pc, #128]	; (8000618 <main+0x15c>)
 8000596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000598:	2b20      	cmp	r3, #32
 800059a:	d10f      	bne.n	80005bc <main+0x100>
				printf(" - HAL_I2C_ERROR_TIMEOUT\r"); // HAL_I2C_ERROR_TIMEOUT
 800059c:	4b23      	ldr	r3, [pc, #140]	; (800062c <main+0x170>)
 800059e:	0018      	movs	r0, r3
 80005a0:	f002 ffca 	bl	8003538 <iprintf>
 80005a4:	e00a      	b.n	80005bc <main+0x100>
			}

		} else {
			dev_ID = data;
 80005a6:	1dfb      	adds	r3, r7, #7
 80005a8:	1dba      	adds	r2, r7, #6
 80005aa:	7812      	ldrb	r2, [r2, #0]
 80005ac:	701a      	strb	r2, [r3, #0]
			printf("\nDevice-ID=%X\r", dev_ID);
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	781a      	ldrb	r2, [r3, #0]
 80005b2:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <main+0x174>)
 80005b4:	0011      	movs	r1, r2
 80005b6:	0018      	movs	r0, r3
 80005b8:	f002 ffbe 	bl	8003538 <iprintf>
		};
		HAL_I2C_Mem_Read(&hi2c1, (bmi160dev.id << 1),
 80005bc:	4b15      	ldr	r3, [pc, #84]	; (8000614 <main+0x158>)
 80005be:	785b      	ldrb	r3, [r3, #1]
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	18db      	adds	r3, r3, r3
 80005c4:	b299      	uxth	r1, r3
 80005c6:	230a      	movs	r3, #10
 80005c8:	18fb      	adds	r3, r7, r3
 80005ca:	881a      	ldrh	r2, [r3, #0]
 80005cc:	4812      	ldr	r0, [pc, #72]	; (8000618 <main+0x15c>)
 80005ce:	693b      	ldr	r3, [r7, #16]
 80005d0:	9302      	str	r3, [sp, #8]
 80005d2:	230e      	movs	r3, #14
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	0013      	movs	r3, r2
 80005e0:	2216      	movs	r2, #22
 80005e2:	f000 fe17 	bl	8001214 <HAL_I2C_Mem_Read>
				0x16, memAddSize16, &acc_z, size, timeout);
		printf("\nacc. z = %g\r", acc_z);
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	001a      	movs	r2, r3
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <main+0x178>)
 80005ee:	0011      	movs	r1, r2
 80005f0:	0018      	movs	r0, r3
 80005f2:	f002 ffa1 	bl	8003538 <iprintf>
		printf("\nacc. z = %u16\r", acc_z);
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	001a      	movs	r2, r3
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <main+0x17c>)
 80005fe:	0011      	movs	r1, r2
 8000600:	0018      	movs	r0, r3
 8000602:	f002 ff99 	bl	8003538 <iprintf>
		HAL_Delay(500);
 8000606:	23fa      	movs	r3, #250	; 0xfa
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	0018      	movs	r0, r3
 800060c:	f000 fb1e 	bl	8000c4c <HAL_Delay>
	while (1) {
 8000610:	e764      	b.n	80004dc <main+0x20>
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	2000015c 	.word	0x2000015c
 8000618:	2000008c 	.word	0x2000008c
 800061c:	08004500 	.word	0x08004500
 8000620:	08004514 	.word	0x08004514
 8000624:	08004524 	.word	0x08004524
 8000628:	08004530 	.word	0x08004530
 800062c:	08004544 	.word	0x08004544
 8000630:	08004560 	.word	0x08004560
 8000634:	08004570 	.word	0x08004570
 8000638:	08004580 	.word	0x08004580

0800063c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b09d      	sub	sp, #116	; 0x74
 8000640:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000642:	2438      	movs	r4, #56	; 0x38
 8000644:	193b      	adds	r3, r7, r4
 8000646:	0018      	movs	r0, r3
 8000648:	2338      	movs	r3, #56	; 0x38
 800064a:	001a      	movs	r2, r3
 800064c:	2100      	movs	r1, #0
 800064e:	f002 ff6b 	bl	8003528 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000652:	2324      	movs	r3, #36	; 0x24
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	0018      	movs	r0, r3
 8000658:	2314      	movs	r3, #20
 800065a:	001a      	movs	r2, r3
 800065c:	2100      	movs	r1, #0
 800065e:	f002 ff63 	bl	8003528 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000662:	003b      	movs	r3, r7
 8000664:	0018      	movs	r0, r3
 8000666:	2324      	movs	r3, #36	; 0x24
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f002 ff5c 	bl	8003528 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <SystemClock_Config+0xd4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a27      	ldr	r2, [pc, #156]	; (8000714 <SystemClock_Config+0xd8>)
 8000676:	401a      	ands	r2, r3
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xd4>)
 800067a:	2180      	movs	r1, #128	; 0x80
 800067c:	0109      	lsls	r1, r1, #4
 800067e:	430a      	orrs	r2, r1
 8000680:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000682:	0021      	movs	r1, r4
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2210      	movs	r2, #16
 8000688:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2201      	movs	r2, #1
 800068e:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	22a0      	movs	r2, #160	; 0xa0
 800069a:	0212      	lsls	r2, r2, #8
 800069c:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 fa88 	bl	8001bbc <HAL_RCC_OscConfig>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x78>
		Error_Handler();
 80006b0:	f000 f8d8 	bl	8000864 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006b4:	2124      	movs	r1, #36	; 0x24
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	220f      	movs	r2, #15
 80006ba:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2100      	movs	r1, #0
 80006d8:	0018      	movs	r0, r3
 80006da:	f001 fe33 	bl	8002344 <HAL_RCC_ClockConfig>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xaa>
		Error_Handler();
 80006e2:	f000 f8bf 	bl	8000864 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 80006e6:	003b      	movs	r3, r7
 80006e8:	220a      	movs	r2, #10
 80006ea:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ec:	003b      	movs	r3, r7
 80006ee:	2200      	movs	r2, #0
 80006f0:	611a      	str	r2, [r3, #16]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006f2:	003b      	movs	r3, r7
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80006f8:	003b      	movs	r3, r7
 80006fa:	0018      	movs	r0, r3
 80006fc:	f002 f846 	bl	800278c <HAL_RCCEx_PeriphCLKConfig>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xcc>
		Error_Handler();
 8000704:	f000 f8ae 	bl	8000864 <Error_Handler>
	}
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b01d      	add	sp, #116	; 0x74
 800070e:	bd90      	pop	{r4, r7, pc}
 8000710:	40007000 	.word	0x40007000
 8000714:	ffffe7ff 	.word	0xffffe7ff

08000718 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800071c:	4b1c      	ldr	r3, [pc, #112]	; (8000790 <MX_I2C1_Init+0x78>)
 800071e:	4a1d      	ldr	r2, [pc, #116]	; (8000794 <MX_I2C1_Init+0x7c>)
 8000720:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000708;
 8000722:	4b1b      	ldr	r3, [pc, #108]	; (8000790 <MX_I2C1_Init+0x78>)
 8000724:	22e1      	movs	r2, #225	; 0xe1
 8000726:	00d2      	lsls	r2, r2, #3
 8000728:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 800072a:	4b19      	ldr	r3, [pc, #100]	; (8000790 <MX_I2C1_Init+0x78>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <MX_I2C1_Init+0x78>)
 8000732:	2201      	movs	r2, #1
 8000734:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <MX_I2C1_Init+0x78>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800073c:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_I2C1_Init+0x78>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <MX_I2C1_Init+0x78>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_I2C1_Init+0x78>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074e:	4b10      	ldr	r3, [pc, #64]	; (8000790 <MX_I2C1_Init+0x78>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000754:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <MX_I2C1_Init+0x78>)
 8000756:	0018      	movs	r0, r3
 8000758:	f000 fcc6 	bl	80010e8 <HAL_I2C_Init>
 800075c:	1e03      	subs	r3, r0, #0
 800075e:	d001      	beq.n	8000764 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000760:	f000 f880 	bl	8000864 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_I2C1_Init+0x78>)
 8000766:	2100      	movs	r1, #0
 8000768:	0018      	movs	r0, r3
 800076a:	f001 f98f 	bl	8001a8c <HAL_I2CEx_ConfigAnalogFilter>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_I2C1_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8000772:	f000 f877 	bl	8000864 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_I2C1_Init+0x78>)
 8000778:	2100      	movs	r1, #0
 800077a:	0018      	movs	r0, r3
 800077c:	f001 f9d2 	bl	8001b24 <HAL_I2CEx_ConfigDigitalFilter>
 8000780:	1e03      	subs	r3, r0, #0
 8000782:	d001      	beq.n	8000788 <MX_I2C1_Init+0x70>
		Error_Handler();
 8000784:	f000 f86e 	bl	8000864 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	2000008c 	.word	0x2000008c
 8000794:	40005400 	.word	0x40005400

08000798 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 800079e:	4a15      	ldr	r2, [pc, #84]	; (80007f4 <MX_USART2_UART_Init+0x5c>)
 80007a0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80007a2:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007a4:	22e1      	movs	r2, #225	; 0xe1
 80007a6:	0252      	lsls	r2, r2, #9
 80007a8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007aa:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007be:	220c      	movs	r2, #12
 80007c0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80007da:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <MX_USART2_UART_Init+0x58>)
 80007dc:	0018      	movs	r0, r3
 80007de:	f002 f939 	bl	8002a54 <HAL_UART_Init>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80007e6:	f000 f83d 	bl	8000864 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200000d8 	.word	0x200000d8
 80007f4:	40004400 	.word	0x40004400

080007f8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_GPIO_Init+0x40>)
 8000800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <MX_GPIO_Init+0x40>)
 8000804:	2101      	movs	r1, #1
 8000806:	430a      	orrs	r2, r1
 8000808:	62da      	str	r2, [r3, #44]	; 0x2c
 800080a:	4b0b      	ldr	r3, [pc, #44]	; (8000838 <MX_GPIO_Init+0x40>)
 800080c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080e:	2201      	movs	r2, #1
 8000810:	4013      	ands	r3, r2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000816:	4b08      	ldr	r3, [pc, #32]	; (8000838 <MX_GPIO_Init+0x40>)
 8000818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800081a:	4b07      	ldr	r3, [pc, #28]	; (8000838 <MX_GPIO_Init+0x40>)
 800081c:	2102      	movs	r1, #2
 800081e:	430a      	orrs	r2, r1
 8000820:	62da      	str	r2, [r3, #44]	; 0x2c
 8000822:	4b05      	ldr	r3, [pc, #20]	; (8000838 <MX_GPIO_Init+0x40>)
 8000824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000826:	2202      	movs	r2, #2
 8000828:	4013      	ands	r3, r2
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]

}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	46bd      	mov	sp, r7
 8000832:	b002      	add	sp, #8
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	40021000 	.word	0x40021000

0800083c <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE {
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <__io_putchar+0x20>)
 8000846:	1d39      	adds	r1, r7, #4
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <__io_putchar+0x24>)
 800084a:	2201      	movs	r2, #1
 800084c:	f002 f956 	bl	8002afc <HAL_UART_Transmit>

	return ch;
 8000850:	687b      	ldr	r3, [r7, #4]
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b002      	add	sp, #8
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	0000ffff 	.word	0x0000ffff
 8000860:	200000d8 	.word	0x200000d8

08000864 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800086c:	e7fe      	b.n	800086c <Error_Handler+0x8>
	...

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000874:	4b07      	ldr	r3, [pc, #28]	; (8000894 <HAL_MspInit+0x24>)
 8000876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000878:	4b06      	ldr	r3, [pc, #24]	; (8000894 <HAL_MspInit+0x24>)
 800087a:	2101      	movs	r1, #1
 800087c:	430a      	orrs	r2, r1
 800087e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000880:	4b04      	ldr	r3, [pc, #16]	; (8000894 <HAL_MspInit+0x24>)
 8000882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000884:	4b03      	ldr	r3, [pc, #12]	; (8000894 <HAL_MspInit+0x24>)
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	0549      	lsls	r1, r1, #21
 800088a:	430a      	orrs	r2, r1
 800088c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40021000 	.word	0x40021000

08000898 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000898:	b590      	push	{r4, r7, lr}
 800089a:	b089      	sub	sp, #36	; 0x24
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	240c      	movs	r4, #12
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	0018      	movs	r0, r3
 80008a6:	2314      	movs	r3, #20
 80008a8:	001a      	movs	r2, r3
 80008aa:	2100      	movs	r1, #0
 80008ac:	f002 fe3c 	bl	8003528 <memset>
  if(hi2c->Instance==I2C1)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a17      	ldr	r2, [pc, #92]	; (8000914 <HAL_I2C_MspInit+0x7c>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d128      	bne.n	800090c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <HAL_I2C_MspInit+0x80>)
 80008bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008be:	4b16      	ldr	r3, [pc, #88]	; (8000918 <HAL_I2C_MspInit+0x80>)
 80008c0:	2102      	movs	r1, #2
 80008c2:	430a      	orrs	r2, r1
 80008c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <HAL_I2C_MspInit+0x80>)
 80008c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ca:	2202      	movs	r2, #2
 80008cc:	4013      	ands	r3, r2
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008d2:	0021      	movs	r1, r4
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	22c0      	movs	r2, #192	; 0xc0
 80008d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2212      	movs	r2, #18
 80008de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2203      	movs	r2, #3
 80008ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2201      	movs	r2, #1
 80008f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	4a09      	ldr	r2, [pc, #36]	; (800091c <HAL_I2C_MspInit+0x84>)
 80008f6:	0019      	movs	r1, r3
 80008f8:	0010      	movs	r0, r2
 80008fa:	f000 fa7f 	bl	8000dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <HAL_I2C_MspInit+0x80>)
 8000900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_I2C_MspInit+0x80>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	0389      	lsls	r1, r1, #14
 8000908:	430a      	orrs	r2, r1
 800090a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800090c:	46c0      	nop			; (mov r8, r8)
 800090e:	46bd      	mov	sp, r7
 8000910:	b009      	add	sp, #36	; 0x24
 8000912:	bd90      	pop	{r4, r7, pc}
 8000914:	40005400 	.word	0x40005400
 8000918:	40021000 	.word	0x40021000
 800091c:	50000400 	.word	0x50000400

08000920 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b089      	sub	sp, #36	; 0x24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	240c      	movs	r4, #12
 800092a:	193b      	adds	r3, r7, r4
 800092c:	0018      	movs	r0, r3
 800092e:	2314      	movs	r3, #20
 8000930:	001a      	movs	r2, r3
 8000932:	2100      	movs	r1, #0
 8000934:	f002 fdf8 	bl	8003528 <memset>
  if(huart->Instance==USART2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a18      	ldr	r2, [pc, #96]	; (80009a0 <HAL_UART_MspInit+0x80>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d129      	bne.n	8000996 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000942:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <HAL_UART_MspInit+0x84>)
 8000944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000946:	4b17      	ldr	r3, [pc, #92]	; (80009a4 <HAL_UART_MspInit+0x84>)
 8000948:	2180      	movs	r1, #128	; 0x80
 800094a:	0289      	lsls	r1, r1, #10
 800094c:	430a      	orrs	r2, r1
 800094e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000950:	4b14      	ldr	r3, [pc, #80]	; (80009a4 <HAL_UART_MspInit+0x84>)
 8000952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000954:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <HAL_UART_MspInit+0x84>)
 8000956:	2101      	movs	r1, #1
 8000958:	430a      	orrs	r2, r1
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
 800095c:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <HAL_UART_MspInit+0x84>)
 800095e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000960:	2201      	movs	r2, #1
 8000962:	4013      	ands	r3, r2
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000968:	0021      	movs	r1, r4
 800096a:	187b      	adds	r3, r7, r1
 800096c:	220c      	movs	r2, #12
 800096e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2202      	movs	r2, #2
 8000974:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2203      	movs	r2, #3
 8000980:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2204      	movs	r2, #4
 8000986:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000988:	187a      	adds	r2, r7, r1
 800098a:	23a0      	movs	r3, #160	; 0xa0
 800098c:	05db      	lsls	r3, r3, #23
 800098e:	0011      	movs	r1, r2
 8000990:	0018      	movs	r0, r3
 8000992:	f000 fa33 	bl	8000dfc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	46bd      	mov	sp, r7
 800099a:	b009      	add	sp, #36	; 0x24
 800099c:	bd90      	pop	{r4, r7, pc}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	40004400 	.word	0x40004400
 80009a4:	40021000 	.word	0x40021000

080009a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009ac:	e7fe      	b.n	80009ac <NMI_Handler+0x4>

080009ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b2:	e7fe      	b.n	80009b2 <HardFault_Handler+0x4>

080009b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009cc:	f000 f922 	bl	8000c14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b086      	sub	sp, #24
 80009da:	af00      	add	r7, sp, #0
 80009dc:	60f8      	str	r0, [r7, #12]
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	e00a      	b.n	80009fe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009e8:	e000      	b.n	80009ec <_read+0x16>
 80009ea:	bf00      	nop
 80009ec:	0001      	movs	r1, r0
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	1c5a      	adds	r2, r3, #1
 80009f2:	60ba      	str	r2, [r7, #8]
 80009f4:	b2ca      	uxtb	r2, r1
 80009f6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	3301      	adds	r3, #1
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	697a      	ldr	r2, [r7, #20]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	dbf0      	blt.n	80009e8 <_read+0x12>
	}

return len;
 8000a06:	687b      	ldr	r3, [r7, #4]
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b006      	add	sp, #24
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	e009      	b.n	8000a36 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	1c5a      	adds	r2, r3, #1
 8000a26:	60ba      	str	r2, [r7, #8]
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff06 	bl	800083c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	3301      	adds	r3, #1
 8000a34:	617b      	str	r3, [r7, #20]
 8000a36:	697a      	ldr	r2, [r7, #20]
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	dbf1      	blt.n	8000a22 <_write+0x12>
	}
	return len;
 8000a3e:	687b      	ldr	r3, [r7, #4]
}
 8000a40:	0018      	movs	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b006      	add	sp, #24
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <_close>:

int _close(int file)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	return -1;
 8000a50:	2301      	movs	r3, #1
 8000a52:	425b      	negs	r3, r3
}
 8000a54:	0018      	movs	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b002      	add	sp, #8
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2280      	movs	r2, #128	; 0x80
 8000a6a:	0192      	lsls	r2, r2, #6
 8000a6c:	605a      	str	r2, [r3, #4]
	return 0;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b002      	add	sp, #8
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <_isatty>:

int _isatty(int file)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	return 1;
 8000a80:	2301      	movs	r3, #1
}
 8000a82:	0018      	movs	r0, r3
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b002      	add	sp, #8
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b084      	sub	sp, #16
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
	return 0;
 8000a96:	2300      	movs	r3, #0
}
 8000a98:	0018      	movs	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b004      	add	sp, #16
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa8:	4a14      	ldr	r2, [pc, #80]	; (8000afc <_sbrk+0x5c>)
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <_sbrk+0x60>)
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <_sbrk+0x64>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d102      	bne.n	8000ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <_sbrk+0x64>)
 8000abe:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <_sbrk+0x68>)
 8000ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <_sbrk+0x64>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	18d3      	adds	r3, r2, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d207      	bcs.n	8000ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad0:	f002 fd00 	bl	80034d4 <__errno>
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ada:	2301      	movs	r3, #1
 8000adc:	425b      	negs	r3, r3
 8000ade:	e009      	b.n	8000af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <_sbrk+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ae6:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	18d2      	adds	r2, r2, r3
 8000aee:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <_sbrk+0x64>)
 8000af0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000af2:	68fb      	ldr	r3, [r7, #12]
}
 8000af4:	0018      	movs	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b006      	add	sp, #24
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20002000 	.word	0x20002000
 8000b00:	00000400 	.word	0x00000400
 8000b04:	20000188 	.word	0x20000188
 8000b08:	200001a0 	.word	0x200001a0

08000b0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000b18:	480d      	ldr	r0, [pc, #52]	; (8000b50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b1a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b1c:	480d      	ldr	r0, [pc, #52]	; (8000b54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b1e:	490e      	ldr	r1, [pc, #56]	; (8000b58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b20:	4a0e      	ldr	r2, [pc, #56]	; (8000b5c <LoopForever+0xe>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b34:	4c0b      	ldr	r4, [pc, #44]	; (8000b64 <LoopForever+0x16>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b42:	f7ff ffe3 	bl	8000b0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b46:	f002 fccb 	bl	80034e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b4a:	f7ff fcb7 	bl	80004bc <main>

08000b4e <LoopForever>:

LoopForever:
    b LoopForever
 8000b4e:	e7fe      	b.n	8000b4e <LoopForever>
  ldr   r0, =_estack
 8000b50:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b58:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b5c:	080046a4 	.word	0x080046a4
  ldr r2, =_sbss
 8000b60:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b64:	200001a0 	.word	0x200001a0

08000b68 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b68:	e7fe      	b.n	8000b68 <ADC1_COMP_IRQHandler>
	...

08000b6c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_Init+0x3c>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <HAL_Init+0x3c>)
 8000b7e:	2140      	movs	r1, #64	; 0x40
 8000b80:	430a      	orrs	r2, r1
 8000b82:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b84:	2003      	movs	r0, #3
 8000b86:	f000 f811 	bl	8000bac <HAL_InitTick>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
 8000b94:	e001      	b.n	8000b9a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b96:	f7ff fe6b 	bl	8000870 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
}
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	40022000 	.word	0x40022000

08000bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb4:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <HAL_InitTick+0x5c>)
 8000bb6:	681c      	ldr	r4, [r3, #0]
 8000bb8:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <HAL_InitTick+0x60>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	23fa      	movs	r3, #250	; 0xfa
 8000bc0:	0098      	lsls	r0, r3, #2
 8000bc2:	f7ff faab 	bl	800011c <__udivsi3>
 8000bc6:	0003      	movs	r3, r0
 8000bc8:	0019      	movs	r1, r3
 8000bca:	0020      	movs	r0, r4
 8000bcc:	f7ff faa6 	bl	800011c <__udivsi3>
 8000bd0:	0003      	movs	r3, r0
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f000 f905 	bl	8000de2 <HAL_SYSTICK_Config>
 8000bd8:	1e03      	subs	r3, r0, #0
 8000bda:	d001      	beq.n	8000be0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e00f      	b.n	8000c00 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b03      	cmp	r3, #3
 8000be4:	d80b      	bhi.n	8000bfe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	2301      	movs	r3, #1
 8000bea:	425b      	negs	r3, r3
 8000bec:	2200      	movs	r2, #0
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 f8e2 	bl	8000db8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_InitTick+0x64>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e000      	b.n	8000c00 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	0018      	movs	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	b003      	add	sp, #12
 8000c06:	bd90      	pop	{r4, r7, pc}
 8000c08:	20000000 	.word	0x20000000
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20000004 	.word	0x20000004

08000c14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <HAL_IncTick+0x1c>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	001a      	movs	r2, r3
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <HAL_IncTick+0x20>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	18d2      	adds	r2, r2, r3
 8000c24:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <HAL_IncTick+0x20>)
 8000c26:	601a      	str	r2, [r3, #0]
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	20000008 	.word	0x20000008
 8000c34:	2000018c 	.word	0x2000018c

08000c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c3c:	4b02      	ldr	r3, [pc, #8]	; (8000c48 <HAL_GetTick+0x10>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
}
 8000c40:	0018      	movs	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	2000018c 	.word	0x2000018c

08000c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c54:	f7ff fff0 	bl	8000c38 <HAL_GetTick>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	3301      	adds	r3, #1
 8000c64:	d005      	beq.n	8000c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c66:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <HAL_Delay+0x44>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	001a      	movs	r2, r3
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	189b      	adds	r3, r3, r2
 8000c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	f7ff ffe0 	bl	8000c38 <HAL_GetTick>
 8000c78:	0002      	movs	r2, r0
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d8f7      	bhi.n	8000c74 <HAL_Delay+0x28>
  {
  }
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	20000008 	.word	0x20000008

08000c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c94:	b590      	push	{r4, r7, lr}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	6039      	str	r1, [r7, #0]
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ca2:	1dfb      	adds	r3, r7, #7
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ca8:	d828      	bhi.n	8000cfc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000caa:	4a2f      	ldr	r2, [pc, #188]	; (8000d68 <__NVIC_SetPriority+0xd4>)
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b25b      	sxtb	r3, r3
 8000cb2:	089b      	lsrs	r3, r3, #2
 8000cb4:	33c0      	adds	r3, #192	; 0xc0
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	589b      	ldr	r3, [r3, r2]
 8000cba:	1dfa      	adds	r2, r7, #7
 8000cbc:	7812      	ldrb	r2, [r2, #0]
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	400a      	ands	r2, r1
 8000cc4:	00d2      	lsls	r2, r2, #3
 8000cc6:	21ff      	movs	r1, #255	; 0xff
 8000cc8:	4091      	lsls	r1, r2
 8000cca:	000a      	movs	r2, r1
 8000ccc:	43d2      	mvns	r2, r2
 8000cce:	401a      	ands	r2, r3
 8000cd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	019b      	lsls	r3, r3, #6
 8000cd6:	22ff      	movs	r2, #255	; 0xff
 8000cd8:	401a      	ands	r2, r3
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	4003      	ands	r3, r0
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce8:	481f      	ldr	r0, [pc, #124]	; (8000d68 <__NVIC_SetPriority+0xd4>)
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	b25b      	sxtb	r3, r3
 8000cf0:	089b      	lsrs	r3, r3, #2
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	33c0      	adds	r3, #192	; 0xc0
 8000cf6:	009b      	lsls	r3, r3, #2
 8000cf8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cfa:	e031      	b.n	8000d60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cfc:	4a1b      	ldr	r2, [pc, #108]	; (8000d6c <__NVIC_SetPriority+0xd8>)
 8000cfe:	1dfb      	adds	r3, r7, #7
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	0019      	movs	r1, r3
 8000d04:	230f      	movs	r3, #15
 8000d06:	400b      	ands	r3, r1
 8000d08:	3b08      	subs	r3, #8
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	3306      	adds	r3, #6
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	18d3      	adds	r3, r2, r3
 8000d12:	3304      	adds	r3, #4
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	1dfa      	adds	r2, r7, #7
 8000d18:	7812      	ldrb	r2, [r2, #0]
 8000d1a:	0011      	movs	r1, r2
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	400a      	ands	r2, r1
 8000d20:	00d2      	lsls	r2, r2, #3
 8000d22:	21ff      	movs	r1, #255	; 0xff
 8000d24:	4091      	lsls	r1, r2
 8000d26:	000a      	movs	r2, r1
 8000d28:	43d2      	mvns	r2, r2
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	019b      	lsls	r3, r3, #6
 8000d32:	22ff      	movs	r2, #255	; 0xff
 8000d34:	401a      	ands	r2, r3
 8000d36:	1dfb      	adds	r3, r7, #7
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	4003      	ands	r3, r0
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d44:	4809      	ldr	r0, [pc, #36]	; (8000d6c <__NVIC_SetPriority+0xd8>)
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	001c      	movs	r4, r3
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	4023      	ands	r3, r4
 8000d50:	3b08      	subs	r3, #8
 8000d52:	089b      	lsrs	r3, r3, #2
 8000d54:	430a      	orrs	r2, r1
 8000d56:	3306      	adds	r3, #6
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	18c3      	adds	r3, r0, r3
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	601a      	str	r2, [r3, #0]
}
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	b003      	add	sp, #12
 8000d66:	bd90      	pop	{r4, r7, pc}
 8000d68:	e000e100 	.word	0xe000e100
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	1e5a      	subs	r2, r3, #1
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	045b      	lsls	r3, r3, #17
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d301      	bcc.n	8000d88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d84:	2301      	movs	r3, #1
 8000d86:	e010      	b.n	8000daa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d88:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <SysTick_Config+0x44>)
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	3a01      	subs	r2, #1
 8000d8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d90:	2301      	movs	r3, #1
 8000d92:	425b      	negs	r3, r3
 8000d94:	2103      	movs	r1, #3
 8000d96:	0018      	movs	r0, r3
 8000d98:	f7ff ff7c 	bl	8000c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <SysTick_Config+0x44>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000da2:	4b04      	ldr	r3, [pc, #16]	; (8000db4 <SysTick_Config+0x44>)
 8000da4:	2207      	movs	r2, #7
 8000da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	0018      	movs	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b002      	add	sp, #8
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	e000e010 	.word	0xe000e010

08000db8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60b9      	str	r1, [r7, #8]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	210f      	movs	r1, #15
 8000dc4:	187b      	adds	r3, r7, r1
 8000dc6:	1c02      	adds	r2, r0, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b25b      	sxtb	r3, r3
 8000dd2:	0011      	movs	r1, r2
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f7ff ff5d 	bl	8000c94 <__NVIC_SetPriority>
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b004      	add	sp, #16
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff ffbf 	bl	8000d70 <SysTick_Config>
 8000df2:	0003      	movs	r3, r0
}
 8000df4:	0018      	movs	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	b002      	add	sp, #8
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e12:	e14f      	b.n	80010b4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2101      	movs	r1, #1
 8000e1a:	697a      	ldr	r2, [r7, #20]
 8000e1c:	4091      	lsls	r1, r2
 8000e1e:	000a      	movs	r2, r1
 8000e20:	4013      	ands	r3, r2
 8000e22:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d100      	bne.n	8000e2c <HAL_GPIO_Init+0x30>
 8000e2a:	e140      	b.n	80010ae <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2203      	movs	r2, #3
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d005      	beq.n	8000e44 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d130      	bne.n	8000ea6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	689b      	ldr	r3, [r3, #8]
 8000e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	409a      	lsls	r2, r3
 8000e52:	0013      	movs	r3, r2
 8000e54:	43da      	mvns	r2, r3
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	68da      	ldr	r2, [r3, #12]
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	409a      	lsls	r2, r3
 8000e66:	0013      	movs	r3, r2
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	091b      	lsrs	r3, r3, #4
 8000e90:	2201      	movs	r2, #1
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2203      	movs	r2, #3
 8000eac:	4013      	ands	r3, r2
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d017      	beq.n	8000ee2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	4013      	ands	r3, r2
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d123      	bne.n	8000f36 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	08da      	lsrs	r2, r3, #3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3208      	adds	r2, #8
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	58d3      	ldr	r3, [r2, r3]
 8000efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	2207      	movs	r2, #7
 8000f00:	4013      	ands	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	220f      	movs	r2, #15
 8000f06:	409a      	lsls	r2, r3
 8000f08:	0013      	movs	r3, r2
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	691a      	ldr	r2, [r3, #16]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	2107      	movs	r1, #7
 8000f1a:	400b      	ands	r3, r1
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	08da      	lsrs	r2, r3, #3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3208      	adds	r2, #8
 8000f30:	0092      	lsls	r2, r2, #2
 8000f32:	6939      	ldr	r1, [r7, #16]
 8000f34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	2203      	movs	r2, #3
 8000f42:	409a      	lsls	r2, r3
 8000f44:	0013      	movs	r3, r2
 8000f46:	43da      	mvns	r2, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2203      	movs	r2, #3
 8000f54:	401a      	ands	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685a      	ldr	r2, [r3, #4]
 8000f6e:	23c0      	movs	r3, #192	; 0xc0
 8000f70:	029b      	lsls	r3, r3, #10
 8000f72:	4013      	ands	r3, r2
 8000f74:	d100      	bne.n	8000f78 <HAL_GPIO_Init+0x17c>
 8000f76:	e09a      	b.n	80010ae <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f78:	4b54      	ldr	r3, [pc, #336]	; (80010cc <HAL_GPIO_Init+0x2d0>)
 8000f7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f7c:	4b53      	ldr	r3, [pc, #332]	; (80010cc <HAL_GPIO_Init+0x2d0>)
 8000f7e:	2101      	movs	r1, #1
 8000f80:	430a      	orrs	r2, r1
 8000f82:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f84:	4a52      	ldr	r2, [pc, #328]	; (80010d0 <HAL_GPIO_Init+0x2d4>)
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	089b      	lsrs	r3, r3, #2
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	589b      	ldr	r3, [r3, r2]
 8000f90:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	2203      	movs	r2, #3
 8000f96:	4013      	ands	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	220f      	movs	r2, #15
 8000f9c:	409a      	lsls	r2, r3
 8000f9e:	0013      	movs	r3, r2
 8000fa0:	43da      	mvns	r2, r3
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	23a0      	movs	r3, #160	; 0xa0
 8000fac:	05db      	lsls	r3, r3, #23
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d019      	beq.n	8000fe6 <HAL_GPIO_Init+0x1ea>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a47      	ldr	r2, [pc, #284]	; (80010d4 <HAL_GPIO_Init+0x2d8>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d013      	beq.n	8000fe2 <HAL_GPIO_Init+0x1e6>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a46      	ldr	r2, [pc, #280]	; (80010d8 <HAL_GPIO_Init+0x2dc>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d00d      	beq.n	8000fde <HAL_GPIO_Init+0x1e2>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a45      	ldr	r2, [pc, #276]	; (80010dc <HAL_GPIO_Init+0x2e0>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d007      	beq.n	8000fda <HAL_GPIO_Init+0x1de>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a44      	ldr	r2, [pc, #272]	; (80010e0 <HAL_GPIO_Init+0x2e4>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d101      	bne.n	8000fd6 <HAL_GPIO_Init+0x1da>
 8000fd2:	2305      	movs	r3, #5
 8000fd4:	e008      	b.n	8000fe8 <HAL_GPIO_Init+0x1ec>
 8000fd6:	2306      	movs	r3, #6
 8000fd8:	e006      	b.n	8000fe8 <HAL_GPIO_Init+0x1ec>
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e004      	b.n	8000fe8 <HAL_GPIO_Init+0x1ec>
 8000fde:	2302      	movs	r3, #2
 8000fe0:	e002      	b.n	8000fe8 <HAL_GPIO_Init+0x1ec>
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <HAL_GPIO_Init+0x1ec>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	2103      	movs	r1, #3
 8000fec:	400a      	ands	r2, r1
 8000fee:	0092      	lsls	r2, r2, #2
 8000ff0:	4093      	lsls	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ff8:	4935      	ldr	r1, [pc, #212]	; (80010d0 <HAL_GPIO_Init+0x2d4>)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	3302      	adds	r3, #2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001006:	4b37      	ldr	r3, [pc, #220]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43da      	mvns	r2, r3
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	025b      	lsls	r3, r3, #9
 800101e:	4013      	ands	r3, r2
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800102a:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001030:	4b2c      	ldr	r3, [pc, #176]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43da      	mvns	r2, r3
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	029b      	lsls	r3, r3, #10
 8001048:	4013      	ands	r3, r2
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001054:	4b23      	ldr	r3, [pc, #140]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800105a:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	43da      	mvns	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	035b      	lsls	r3, r3, #13
 8001072:	4013      	ands	r3, r2
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800107e:	4b19      	ldr	r3, [pc, #100]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001084:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	43da      	mvns	r2, r3
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	2380      	movs	r3, #128	; 0x80
 800109a:	039b      	lsls	r3, r3, #14
 800109c:	4013      	ands	r3, r2
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010a8:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <HAL_GPIO_Init+0x2e8>)
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	40da      	lsrs	r2, r3
 80010bc:	1e13      	subs	r3, r2, #0
 80010be:	d000      	beq.n	80010c2 <HAL_GPIO_Init+0x2c6>
 80010c0:	e6a8      	b.n	8000e14 <HAL_GPIO_Init+0x18>
  }
}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	46c0      	nop			; (mov r8, r8)
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b006      	add	sp, #24
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010000 	.word	0x40010000
 80010d4:	50000400 	.word	0x50000400
 80010d8:	50000800 	.word	0x50000800
 80010dc:	50000c00 	.word	0x50000c00
 80010e0:	50001c00 	.word	0x50001c00
 80010e4:	40010400 	.word	0x40010400

080010e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d101      	bne.n	80010fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e082      	b.n	8001200 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2241      	movs	r2, #65	; 0x41
 80010fe:	5c9b      	ldrb	r3, [r3, r2]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d107      	bne.n	8001116 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2240      	movs	r2, #64	; 0x40
 800110a:	2100      	movs	r1, #0
 800110c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	0018      	movs	r0, r3
 8001112:	f7ff fbc1 	bl	8000898 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2241      	movs	r2, #65	; 0x41
 800111a:	2124      	movs	r1, #36	; 0x24
 800111c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2101      	movs	r1, #1
 800112a:	438a      	bics	r2, r1
 800112c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4934      	ldr	r1, [pc, #208]	; (8001208 <HAL_I2C_Init+0x120>)
 8001138:	400a      	ands	r2, r1
 800113a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	689a      	ldr	r2, [r3, #8]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4931      	ldr	r1, [pc, #196]	; (800120c <HAL_I2C_Init+0x124>)
 8001148:	400a      	ands	r2, r1
 800114a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d108      	bne.n	8001166 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2180      	movs	r1, #128	; 0x80
 800115e:	0209      	lsls	r1, r1, #8
 8001160:	430a      	orrs	r2, r1
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	e007      	b.n	8001176 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2184      	movs	r1, #132	; 0x84
 8001170:	0209      	lsls	r1, r1, #8
 8001172:	430a      	orrs	r2, r1
 8001174:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2b02      	cmp	r3, #2
 800117c:	d104      	bne.n	8001188 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	0112      	lsls	r2, r2, #4
 8001186:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	491f      	ldr	r1, [pc, #124]	; (8001210 <HAL_I2C_Init+0x128>)
 8001194:	430a      	orrs	r2, r1
 8001196:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	491a      	ldr	r1, [pc, #104]	; (800120c <HAL_I2C_Init+0x124>)
 80011a4:	400a      	ands	r2, r1
 80011a6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	431a      	orrs	r2, r3
 80011b2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	430a      	orrs	r2, r1
 80011c0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69d9      	ldr	r1, [r3, #28]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a1a      	ldr	r2, [r3, #32]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	430a      	orrs	r2, r1
 80011d0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2101      	movs	r1, #1
 80011de:	430a      	orrs	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2241      	movs	r2, #65	; 0x41
 80011ec:	2120      	movs	r1, #32
 80011ee:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2242      	movs	r2, #66	; 0x42
 80011fa:	2100      	movs	r1, #0
 80011fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011fe:	2300      	movs	r3, #0
}
 8001200:	0018      	movs	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	b002      	add	sp, #8
 8001206:	bd80      	pop	{r7, pc}
 8001208:	f0ffffff 	.word	0xf0ffffff
 800120c:	ffff7fff 	.word	0xffff7fff
 8001210:	02008000 	.word	0x02008000

08001214 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001214:	b590      	push	{r4, r7, lr}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	af02      	add	r7, sp, #8
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	000c      	movs	r4, r1
 800121e:	0010      	movs	r0, r2
 8001220:	0019      	movs	r1, r3
 8001222:	230a      	movs	r3, #10
 8001224:	18fb      	adds	r3, r7, r3
 8001226:	1c22      	adds	r2, r4, #0
 8001228:	801a      	strh	r2, [r3, #0]
 800122a:	2308      	movs	r3, #8
 800122c:	18fb      	adds	r3, r7, r3
 800122e:	1c02      	adds	r2, r0, #0
 8001230:	801a      	strh	r2, [r3, #0]
 8001232:	1dbb      	adds	r3, r7, #6
 8001234:	1c0a      	adds	r2, r1, #0
 8001236:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	2241      	movs	r2, #65	; 0x41
 800123c:	5c9b      	ldrb	r3, [r3, r2]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b20      	cmp	r3, #32
 8001242:	d000      	beq.n	8001246 <HAL_I2C_Mem_Read+0x32>
 8001244:	e110      	b.n	8001468 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001248:	2b00      	cmp	r3, #0
 800124a:	d004      	beq.n	8001256 <HAL_I2C_Mem_Read+0x42>
 800124c:	232c      	movs	r3, #44	; 0x2c
 800124e:	18fb      	adds	r3, r7, r3
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d105      	bne.n	8001262 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2280      	movs	r2, #128	; 0x80
 800125a:	0092      	lsls	r2, r2, #2
 800125c:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e103      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2240      	movs	r2, #64	; 0x40
 8001266:	5c9b      	ldrb	r3, [r3, r2]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d101      	bne.n	8001270 <HAL_I2C_Mem_Read+0x5c>
 800126c:	2302      	movs	r3, #2
 800126e:	e0fc      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2240      	movs	r2, #64	; 0x40
 8001274:	2101      	movs	r1, #1
 8001276:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001278:	f7ff fcde 	bl	8000c38 <HAL_GetTick>
 800127c:	0003      	movs	r3, r0
 800127e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	0219      	lsls	r1, r3, #8
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2319      	movs	r3, #25
 800128c:	2201      	movs	r2, #1
 800128e:	f000 fa93 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 8001292:	1e03      	subs	r3, r0, #0
 8001294:	d001      	beq.n	800129a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e0e7      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2241      	movs	r2, #65	; 0x41
 800129e:	2122      	movs	r1, #34	; 0x22
 80012a0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2242      	movs	r2, #66	; 0x42
 80012a6:	2140      	movs	r1, #64	; 0x40
 80012a8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2200      	movs	r2, #0
 80012ae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	222c      	movs	r2, #44	; 0x2c
 80012ba:	18ba      	adds	r2, r7, r2
 80012bc:	8812      	ldrh	r2, [r2, #0]
 80012be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2200      	movs	r2, #0
 80012c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80012c6:	1dbb      	adds	r3, r7, #6
 80012c8:	881c      	ldrh	r4, [r3, #0]
 80012ca:	2308      	movs	r3, #8
 80012cc:	18fb      	adds	r3, r7, r3
 80012ce:	881a      	ldrh	r2, [r3, #0]
 80012d0:	230a      	movs	r3, #10
 80012d2:	18fb      	adds	r3, r7, r3
 80012d4:	8819      	ldrh	r1, [r3, #0]
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	0023      	movs	r3, r4
 80012e2:	f000 f9e5 	bl	80016b0 <I2C_RequestMemoryRead>
 80012e6:	1e03      	subs	r3, r0, #0
 80012e8:	d005      	beq.n	80012f6 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2240      	movs	r2, #64	; 0x40
 80012ee:	2100      	movs	r1, #0
 80012f0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e0b9      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	2bff      	cmp	r3, #255	; 0xff
 80012fe:	d911      	bls.n	8001324 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	22ff      	movs	r2, #255	; 0xff
 8001304:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800130a:	b2da      	uxtb	r2, r3
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	045c      	lsls	r4, r3, #17
 8001310:	230a      	movs	r3, #10
 8001312:	18fb      	adds	r3, r7, r3
 8001314:	8819      	ldrh	r1, [r3, #0]
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	4b56      	ldr	r3, [pc, #344]	; (8001474 <HAL_I2C_Mem_Read+0x260>)
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	0023      	movs	r3, r4
 800131e:	f000 fb7f 	bl	8001a20 <I2C_TransferConfig>
 8001322:	e012      	b.n	800134a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001328:	b29a      	uxth	r2, r3
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001332:	b2da      	uxtb	r2, r3
 8001334:	2380      	movs	r3, #128	; 0x80
 8001336:	049c      	lsls	r4, r3, #18
 8001338:	230a      	movs	r3, #10
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	8819      	ldrh	r1, [r3, #0]
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	4b4c      	ldr	r3, [pc, #304]	; (8001474 <HAL_I2C_Mem_Read+0x260>)
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	0023      	movs	r3, r4
 8001346:	f000 fb6b 	bl	8001a20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800134a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	0013      	movs	r3, r2
 8001354:	2200      	movs	r2, #0
 8001356:	2104      	movs	r1, #4
 8001358:	f000 fa2e 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 800135c:	1e03      	subs	r3, r0, #0
 800135e:	d001      	beq.n	8001364 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e082      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001380:	3b01      	subs	r3, #1
 8001382:	b29a      	uxth	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800138c:	b29b      	uxth	r3, r3
 800138e:	3b01      	subs	r3, #1
 8001390:	b29a      	uxth	r2, r3
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800139a:	b29b      	uxth	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	d03a      	beq.n	8001416 <HAL_I2C_Mem_Read+0x202>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d136      	bne.n	8001416 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80013a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	0013      	movs	r3, r2
 80013b2:	2200      	movs	r2, #0
 80013b4:	2180      	movs	r1, #128	; 0x80
 80013b6:	f000 f9ff 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 80013ba:	1e03      	subs	r3, r0, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e053      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	2bff      	cmp	r3, #255	; 0xff
 80013ca:	d911      	bls.n	80013f0 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	22ff      	movs	r2, #255	; 0xff
 80013d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	045c      	lsls	r4, r3, #17
 80013dc:	230a      	movs	r3, #10
 80013de:	18fb      	adds	r3, r7, r3
 80013e0:	8819      	ldrh	r1, [r3, #0]
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	2300      	movs	r3, #0
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	0023      	movs	r3, r4
 80013ea:	f000 fb19 	bl	8001a20 <I2C_TransferConfig>
 80013ee:	e012      	b.n	8001416 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	2380      	movs	r3, #128	; 0x80
 8001402:	049c      	lsls	r4, r3, #18
 8001404:	230a      	movs	r3, #10
 8001406:	18fb      	adds	r3, r7, r3
 8001408:	8819      	ldrh	r1, [r3, #0]
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	2300      	movs	r3, #0
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	0023      	movs	r3, r4
 8001412:	f000 fb05 	bl	8001a20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800141a:	b29b      	uxth	r3, r3
 800141c:	2b00      	cmp	r3, #0
 800141e:	d194      	bne.n	800134a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	0018      	movs	r0, r3
 8001428:	f000 fa44 	bl	80018b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800142c:	1e03      	subs	r3, r0, #0
 800142e:	d001      	beq.n	8001434 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e01a      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2220      	movs	r2, #32
 800143a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	685a      	ldr	r2, [r3, #4]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	490c      	ldr	r1, [pc, #48]	; (8001478 <HAL_I2C_Mem_Read+0x264>)
 8001448:	400a      	ands	r2, r1
 800144a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2241      	movs	r2, #65	; 0x41
 8001450:	2120      	movs	r1, #32
 8001452:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2242      	movs	r2, #66	; 0x42
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2240      	movs	r2, #64	; 0x40
 8001460:	2100      	movs	r1, #0
 8001462:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	e000      	b.n	800146a <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001468:	2302      	movs	r3, #2
  }
}
 800146a:	0018      	movs	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	b007      	add	sp, #28
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	80002400 	.word	0x80002400
 8001478:	fe00e800 	.word	0xfe00e800

0800147c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	; 0x28
 8001480:	af02      	add	r7, sp, #8
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	230a      	movs	r3, #10
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	1c0a      	adds	r2, r1, #0
 800148e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2241      	movs	r2, #65	; 0x41
 8001498:	5c9b      	ldrb	r3, [r3, r2]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b20      	cmp	r3, #32
 800149e:	d000      	beq.n	80014a2 <HAL_I2C_IsDeviceReady+0x26>
 80014a0:	e0fe      	b.n	80016a0 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699a      	ldr	r2, [r3, #24]
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	401a      	ands	r2, r3
 80014ae:	2380      	movs	r3, #128	; 0x80
 80014b0:	021b      	lsls	r3, r3, #8
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d101      	bne.n	80014ba <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80014b6:	2302      	movs	r3, #2
 80014b8:	e0f3      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2240      	movs	r2, #64	; 0x40
 80014be:	5c9b      	ldrb	r3, [r3, r2]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d101      	bne.n	80014c8 <HAL_I2C_IsDeviceReady+0x4c>
 80014c4:	2302      	movs	r3, #2
 80014c6:	e0ec      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2240      	movs	r2, #64	; 0x40
 80014cc:	2101      	movs	r1, #1
 80014ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2241      	movs	r2, #65	; 0x41
 80014d4:	2124      	movs	r1, #36	; 0x24
 80014d6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2200      	movs	r2, #0
 80014dc:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d107      	bne.n	80014f6 <HAL_I2C_IsDeviceReady+0x7a>
 80014e6:	230a      	movs	r3, #10
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	881b      	ldrh	r3, [r3, #0]
 80014ec:	059b      	lsls	r3, r3, #22
 80014ee:	0d9b      	lsrs	r3, r3, #22
 80014f0:	4a6e      	ldr	r2, [pc, #440]	; (80016ac <HAL_I2C_IsDeviceReady+0x230>)
 80014f2:	431a      	orrs	r2, r3
 80014f4:	e007      	b.n	8001506 <HAL_I2C_IsDeviceReady+0x8a>
 80014f6:	230a      	movs	r3, #10
 80014f8:	18fb      	adds	r3, r7, r3
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	059b      	lsls	r3, r3, #22
 80014fe:	0d9b      	lsrs	r3, r3, #22
 8001500:	22a0      	movs	r2, #160	; 0xa0
 8001502:	0192      	lsls	r2, r2, #6
 8001504:	431a      	orrs	r2, r3
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800150c:	f7ff fb94 	bl	8000c38 <HAL_GetTick>
 8001510:	0003      	movs	r3, r0
 8001512:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	2220      	movs	r2, #32
 800151c:	4013      	ands	r3, r2
 800151e:	3b20      	subs	r3, #32
 8001520:	425a      	negs	r2, r3
 8001522:	4153      	adcs	r3, r2
 8001524:	b2da      	uxtb	r2, r3
 8001526:	231f      	movs	r3, #31
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	2210      	movs	r2, #16
 8001534:	4013      	ands	r3, r2
 8001536:	3b10      	subs	r3, #16
 8001538:	425a      	negs	r2, r3
 800153a:	4153      	adcs	r3, r2
 800153c:	b2da      	uxtb	r2, r3
 800153e:	231e      	movs	r3, #30
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001544:	e035      	b.n	80015b2 <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	d01a      	beq.n	8001582 <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800154c:	f7ff fb74 	bl	8000c38 <HAL_GetTick>
 8001550:	0002      	movs	r2, r0
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d302      	bcc.n	8001562 <HAL_I2C_IsDeviceReady+0xe6>
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10f      	bne.n	8001582 <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2241      	movs	r2, #65	; 0x41
 8001566:	2120      	movs	r1, #32
 8001568:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	2220      	movs	r2, #32
 8001570:	431a      	orrs	r2, r3
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2240      	movs	r2, #64	; 0x40
 800157a:	2100      	movs	r1, #0
 800157c:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e08f      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	2220      	movs	r2, #32
 800158a:	4013      	ands	r3, r2
 800158c:	3b20      	subs	r3, #32
 800158e:	425a      	negs	r2, r3
 8001590:	4153      	adcs	r3, r2
 8001592:	b2da      	uxtb	r2, r3
 8001594:	231f      	movs	r3, #31
 8001596:	18fb      	adds	r3, r7, r3
 8001598:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	2210      	movs	r2, #16
 80015a2:	4013      	ands	r3, r2
 80015a4:	3b10      	subs	r3, #16
 80015a6:	425a      	negs	r2, r3
 80015a8:	4153      	adcs	r3, r2
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	231e      	movs	r3, #30
 80015ae:	18fb      	adds	r3, r7, r3
 80015b0:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80015b2:	231f      	movs	r3, #31
 80015b4:	18fb      	adds	r3, r7, r3
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d104      	bne.n	80015c6 <HAL_I2C_IsDeviceReady+0x14a>
 80015bc:	231e      	movs	r3, #30
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d0bf      	beq.n	8001546 <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2210      	movs	r2, #16
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b10      	cmp	r3, #16
 80015d2:	d01a      	beq.n	800160a <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	0013      	movs	r3, r2
 80015de:	2200      	movs	r2, #0
 80015e0:	2120      	movs	r1, #32
 80015e2:	f000 f8e9 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 80015e6:	1e03      	subs	r3, r0, #0
 80015e8:	d001      	beq.n	80015ee <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e059      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2220      	movs	r2, #32
 80015f4:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2241      	movs	r2, #65	; 0x41
 80015fa:	2120      	movs	r1, #32
 80015fc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	2240      	movs	r2, #64	; 0x40
 8001602:	2100      	movs	r1, #0
 8001604:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	e04b      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800160a:	683a      	ldr	r2, [r7, #0]
 800160c:	68f8      	ldr	r0, [r7, #12]
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	0013      	movs	r3, r2
 8001614:	2200      	movs	r2, #0
 8001616:	2120      	movs	r1, #32
 8001618:	f000 f8ce 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 800161c:	1e03      	subs	r3, r0, #0
 800161e:	d001      	beq.n	8001624 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e03e      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2210      	movs	r2, #16
 800162a:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2220      	movs	r2, #32
 8001632:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	429a      	cmp	r2, r3
 800163a:	d119      	bne.n	8001670 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	685a      	ldr	r2, [r3, #4]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2180      	movs	r1, #128	; 0x80
 8001648:	01c9      	lsls	r1, r1, #7
 800164a:	430a      	orrs	r2, r1
 800164c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	68f8      	ldr	r0, [r7, #12]
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	0013      	movs	r3, r2
 8001658:	2200      	movs	r2, #0
 800165a:	2120      	movs	r1, #32
 800165c:	f000 f8ac 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 8001660:	1e03      	subs	r3, r0, #0
 8001662:	d001      	beq.n	8001668 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e01c      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2220      	movs	r2, #32
 800166e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3301      	adds	r3, #1
 8001674:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	d900      	bls.n	8001680 <HAL_I2C_IsDeviceReady+0x204>
 800167e:	e72e      	b.n	80014de <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2241      	movs	r2, #65	; 0x41
 8001684:	2120      	movs	r1, #32
 8001686:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168c:	2220      	movs	r2, #32
 800168e:	431a      	orrs	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2240      	movs	r2, #64	; 0x40
 8001698:	2100      	movs	r1, #0
 800169a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e000      	b.n	80016a2 <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 80016a0:	2302      	movs	r3, #2
  }
}
 80016a2:	0018      	movs	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b008      	add	sp, #32
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	02002000 	.word	0x02002000

080016b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80016b0:	b5b0      	push	{r4, r5, r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	000c      	movs	r4, r1
 80016ba:	0010      	movs	r0, r2
 80016bc:	0019      	movs	r1, r3
 80016be:	250a      	movs	r5, #10
 80016c0:	197b      	adds	r3, r7, r5
 80016c2:	1c22      	adds	r2, r4, #0
 80016c4:	801a      	strh	r2, [r3, #0]
 80016c6:	2308      	movs	r3, #8
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	1c02      	adds	r2, r0, #0
 80016cc:	801a      	strh	r2, [r3, #0]
 80016ce:	1dbb      	adds	r3, r7, #6
 80016d0:	1c0a      	adds	r2, r1, #0
 80016d2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80016d4:	1dbb      	adds	r3, r7, #6
 80016d6:	881b      	ldrh	r3, [r3, #0]
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	197b      	adds	r3, r7, r5
 80016dc:	8819      	ldrh	r1, [r3, #0]
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	4b23      	ldr	r3, [pc, #140]	; (8001770 <I2C_RequestMemoryRead+0xc0>)
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	f000 f99b 	bl	8001a20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ec:	6a39      	ldr	r1, [r7, #32]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	0018      	movs	r0, r3
 80016f2:	f000 f8a0 	bl	8001836 <I2C_WaitOnTXISFlagUntilTimeout>
 80016f6:	1e03      	subs	r3, r0, #0
 80016f8:	d001      	beq.n	80016fe <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e033      	b.n	8001766 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80016fe:	1dbb      	adds	r3, r7, #6
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d107      	bne.n	8001716 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001706:	2308      	movs	r3, #8
 8001708:	18fb      	adds	r3, r7, r3
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	b2da      	uxtb	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	629a      	str	r2, [r3, #40]	; 0x28
 8001714:	e019      	b.n	800174a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001716:	2308      	movs	r3, #8
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	0a1b      	lsrs	r3, r3, #8
 800171e:	b29b      	uxth	r3, r3
 8001720:	b2da      	uxtb	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800172a:	6a39      	ldr	r1, [r7, #32]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	0018      	movs	r0, r3
 8001730:	f000 f881 	bl	8001836 <I2C_WaitOnTXISFlagUntilTimeout>
 8001734:	1e03      	subs	r3, r0, #0
 8001736:	d001      	beq.n	800173c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e014      	b.n	8001766 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800173c:	2308      	movs	r3, #8
 800173e:	18fb      	adds	r3, r7, r3
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	b2da      	uxtb	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800174a:	6a3a      	ldr	r2, [r7, #32]
 800174c:	68f8      	ldr	r0, [r7, #12]
 800174e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001750:	9300      	str	r3, [sp, #0]
 8001752:	0013      	movs	r3, r2
 8001754:	2200      	movs	r2, #0
 8001756:	2140      	movs	r1, #64	; 0x40
 8001758:	f000 f82e 	bl	80017b8 <I2C_WaitOnFlagUntilTimeout>
 800175c:	1e03      	subs	r3, r0, #0
 800175e:	d001      	beq.n	8001764 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b004      	add	sp, #16
 800176c:	bdb0      	pop	{r4, r5, r7, pc}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	80002000 	.word	0x80002000

08001774 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	2202      	movs	r2, #2
 8001784:	4013      	ands	r3, r2
 8001786:	2b02      	cmp	r3, #2
 8001788:	d103      	bne.n	8001792 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	2201      	movs	r2, #1
 800179a:	4013      	ands	r3, r2
 800179c:	2b01      	cmp	r3, #1
 800179e:	d007      	beq.n	80017b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	699a      	ldr	r2, [r3, #24]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2101      	movs	r1, #1
 80017ac:	430a      	orrs	r2, r1
 80017ae:	619a      	str	r2, [r3, #24]
  }
}
 80017b0:	46c0      	nop			; (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b002      	add	sp, #8
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	1dfb      	adds	r3, r7, #7
 80017c6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017c8:	e021      	b.n	800180e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	d01e      	beq.n	800180e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017d0:	f7ff fa32 	bl	8000c38 <HAL_GetTick>
 80017d4:	0002      	movs	r2, r0
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d302      	bcc.n	80017e6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d113      	bne.n	800180e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	2220      	movs	r2, #32
 80017ec:	431a      	orrs	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2241      	movs	r2, #65	; 0x41
 80017f6:	2120      	movs	r1, #32
 80017f8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2242      	movs	r2, #66	; 0x42
 80017fe:	2100      	movs	r1, #0
 8001800:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2240      	movs	r2, #64	; 0x40
 8001806:	2100      	movs	r1, #0
 8001808:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e00f      	b.n	800182e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	68ba      	ldr	r2, [r7, #8]
 8001816:	4013      	ands	r3, r2
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	425a      	negs	r2, r3
 800181e:	4153      	adcs	r3, r2
 8001820:	b2db      	uxtb	r3, r3
 8001822:	001a      	movs	r2, r3
 8001824:	1dfb      	adds	r3, r7, #7
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d0ce      	beq.n	80017ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	0018      	movs	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	b004      	add	sp, #16
 8001834:	bd80      	pop	{r7, pc}

08001836 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001842:	e02b      	b.n	800189c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	68b9      	ldr	r1, [r7, #8]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	0018      	movs	r0, r3
 800184c:	f000 f86e 	bl	800192c <I2C_IsAcknowledgeFailed>
 8001850:	1e03      	subs	r3, r0, #0
 8001852:	d001      	beq.n	8001858 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e029      	b.n	80018ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	3301      	adds	r3, #1
 800185c:	d01e      	beq.n	800189c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800185e:	f7ff f9eb 	bl	8000c38 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	429a      	cmp	r2, r3
 800186c:	d302      	bcc.n	8001874 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d113      	bne.n	800189c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	2220      	movs	r2, #32
 800187a:	431a      	orrs	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2241      	movs	r2, #65	; 0x41
 8001884:	2120      	movs	r1, #32
 8001886:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2242      	movs	r2, #66	; 0x42
 800188c:	2100      	movs	r1, #0
 800188e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2240      	movs	r2, #64	; 0x40
 8001894:	2100      	movs	r1, #0
 8001896:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e007      	b.n	80018ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	2202      	movs	r2, #2
 80018a4:	4013      	ands	r3, r2
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d1cc      	bne.n	8001844 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
}
 80018ac:	0018      	movs	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b004      	add	sp, #16
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018c0:	e028      	b.n	8001914 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	68b9      	ldr	r1, [r7, #8]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f000 f82f 	bl	800192c <I2C_IsAcknowledgeFailed>
 80018ce:	1e03      	subs	r3, r0, #0
 80018d0:	d001      	beq.n	80018d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e026      	b.n	8001924 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018d6:	f7ff f9af 	bl	8000c38 <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d302      	bcc.n	80018ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d113      	bne.n	8001914 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f0:	2220      	movs	r2, #32
 80018f2:	431a      	orrs	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2241      	movs	r2, #65	; 0x41
 80018fc:	2120      	movs	r1, #32
 80018fe:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2242      	movs	r2, #66	; 0x42
 8001904:	2100      	movs	r1, #0
 8001906:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2240      	movs	r2, #64	; 0x40
 800190c:	2100      	movs	r1, #0
 800190e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e007      	b.n	8001924 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	2220      	movs	r2, #32
 800191c:	4013      	ands	r3, r2
 800191e:	2b20      	cmp	r3, #32
 8001920:	d1cf      	bne.n	80018c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001922:	2300      	movs	r3, #0
}
 8001924:	0018      	movs	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	b004      	add	sp, #16
 800192a:	bd80      	pop	{r7, pc}

0800192c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	2210      	movs	r2, #16
 8001940:	4013      	ands	r3, r2
 8001942:	2b10      	cmp	r3, #16
 8001944:	d164      	bne.n	8001a10 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	049b      	lsls	r3, r3, #18
 8001950:	401a      	ands	r2, r3
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	049b      	lsls	r3, r3, #18
 8001956:	429a      	cmp	r2, r3
 8001958:	d02b      	beq.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	01c9      	lsls	r1, r1, #7
 8001968:	430a      	orrs	r2, r1
 800196a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800196c:	e021      	b.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3301      	adds	r3, #1
 8001972:	d01e      	beq.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001974:	f7ff f960 	bl	8000c38 <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	429a      	cmp	r2, r3
 8001982:	d302      	bcc.n	800198a <I2C_IsAcknowledgeFailed+0x5e>
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d113      	bne.n	80019b2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	2220      	movs	r2, #32
 8001990:	431a      	orrs	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2241      	movs	r2, #65	; 0x41
 800199a:	2120      	movs	r1, #32
 800199c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2242      	movs	r2, #66	; 0x42
 80019a2:	2100      	movs	r1, #0
 80019a4:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2240      	movs	r2, #64	; 0x40
 80019aa:	2100      	movs	r1, #0
 80019ac:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e02f      	b.n	8001a12 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	2220      	movs	r2, #32
 80019ba:	4013      	ands	r3, r2
 80019bc:	2b20      	cmp	r3, #32
 80019be:	d1d6      	bne.n	800196e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2210      	movs	r2, #16
 80019c6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2220      	movs	r2, #32
 80019ce:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f7ff fece 	bl	8001774 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	490e      	ldr	r1, [pc, #56]	; (8001a1c <I2C_IsAcknowledgeFailed+0xf0>)
 80019e4:	400a      	ands	r2, r1
 80019e6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ec:	2204      	movs	r2, #4
 80019ee:	431a      	orrs	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2241      	movs	r2, #65	; 0x41
 80019f8:	2120      	movs	r1, #32
 80019fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2242      	movs	r2, #66	; 0x42
 8001a00:	2100      	movs	r1, #0
 8001a02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2240      	movs	r2, #64	; 0x40
 8001a08:	2100      	movs	r1, #0
 8001a0a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e000      	b.n	8001a12 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	0018      	movs	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b004      	add	sp, #16
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	fe00e800 	.word	0xfe00e800

08001a20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	0008      	movs	r0, r1
 8001a2a:	0011      	movs	r1, r2
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	240a      	movs	r4, #10
 8001a30:	193b      	adds	r3, r7, r4
 8001a32:	1c02      	adds	r2, r0, #0
 8001a34:	801a      	strh	r2, [r3, #0]
 8001a36:	2009      	movs	r0, #9
 8001a38:	183b      	adds	r3, r7, r0
 8001a3a:	1c0a      	adds	r2, r1, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	6a3a      	ldr	r2, [r7, #32]
 8001a46:	0d51      	lsrs	r1, r2, #21
 8001a48:	2280      	movs	r2, #128	; 0x80
 8001a4a:	00d2      	lsls	r2, r2, #3
 8001a4c:	400a      	ands	r2, r1
 8001a4e:	490e      	ldr	r1, [pc, #56]	; (8001a88 <I2C_TransferConfig+0x68>)
 8001a50:	430a      	orrs	r2, r1
 8001a52:	43d2      	mvns	r2, r2
 8001a54:	401a      	ands	r2, r3
 8001a56:	0011      	movs	r1, r2
 8001a58:	193b      	adds	r3, r7, r4
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	059b      	lsls	r3, r3, #22
 8001a5e:	0d9a      	lsrs	r2, r3, #22
 8001a60:	183b      	adds	r3, r7, r0
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	0418      	lsls	r0, r3, #16
 8001a66:	23ff      	movs	r3, #255	; 0xff
 8001a68:	041b      	lsls	r3, r3, #16
 8001a6a:	4003      	ands	r3, r0
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	431a      	orrs	r2, r3
 8001a72:	6a3b      	ldr	r3, [r7, #32]
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b005      	add	sp, #20
 8001a84:	bd90      	pop	{r4, r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	03ff63ff 	.word	0x03ff63ff

08001a8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2241      	movs	r2, #65	; 0x41
 8001a9a:	5c9b      	ldrb	r3, [r3, r2]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b20      	cmp	r3, #32
 8001aa0:	d138      	bne.n	8001b14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2240      	movs	r2, #64	; 0x40
 8001aa6:	5c9b      	ldrb	r3, [r3, r2]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e032      	b.n	8001b16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2240      	movs	r2, #64	; 0x40
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2241      	movs	r2, #65	; 0x41
 8001abc:	2124      	movs	r1, #36	; 0x24
 8001abe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2101      	movs	r1, #1
 8001acc:	438a      	bics	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4911      	ldr	r1, [pc, #68]	; (8001b20 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001adc:	400a      	ands	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6819      	ldr	r1, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	430a      	orrs	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2101      	movs	r1, #1
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2241      	movs	r2, #65	; 0x41
 8001b04:	2120      	movs	r1, #32
 8001b06:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2240      	movs	r2, #64	; 0x40
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b10:	2300      	movs	r3, #0
 8001b12:	e000      	b.n	8001b16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b14:	2302      	movs	r3, #2
  }
}
 8001b16:	0018      	movs	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	b002      	add	sp, #8
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	46c0      	nop			; (mov r8, r8)
 8001b20:	ffffefff 	.word	0xffffefff

08001b24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2241      	movs	r2, #65	; 0x41
 8001b32:	5c9b      	ldrb	r3, [r3, r2]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b20      	cmp	r3, #32
 8001b38:	d139      	bne.n	8001bae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2240      	movs	r2, #64	; 0x40
 8001b3e:	5c9b      	ldrb	r3, [r3, r2]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d101      	bne.n	8001b48 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b44:	2302      	movs	r3, #2
 8001b46:	e033      	b.n	8001bb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2240      	movs	r2, #64	; 0x40
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2241      	movs	r2, #65	; 0x41
 8001b54:	2124      	movs	r1, #36	; 0x24
 8001b56:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2101      	movs	r1, #1
 8001b64:	438a      	bics	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4a11      	ldr	r2, [pc, #68]	; (8001bb8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2101      	movs	r1, #1
 8001b96:	430a      	orrs	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2241      	movs	r2, #65	; 0x41
 8001b9e:	2120      	movs	r1, #32
 8001ba0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2240      	movs	r2, #64	; 0x40
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e000      	b.n	8001bb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001bae:	2302      	movs	r3, #2
  }
}
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b004      	add	sp, #16
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	fffff0ff 	.word	0xfffff0ff

08001bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bbc:	b5b0      	push	{r4, r5, r7, lr}
 8001bbe:	b08a      	sub	sp, #40	; 0x28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f000 fbaf 	bl	800232e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd0:	4bcf      	ldr	r3, [pc, #828]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	220c      	movs	r2, #12
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bda:	4bcd      	ldr	r3, [pc, #820]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	2380      	movs	r3, #128	; 0x80
 8001be0:	025b      	lsls	r3, r3, #9
 8001be2:	4013      	ands	r3, r2
 8001be4:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2201      	movs	r2, #1
 8001bec:	4013      	ands	r3, r2
 8001bee:	d100      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x36>
 8001bf0:	e07e      	b.n	8001cf0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bf2:	6a3b      	ldr	r3, [r7, #32]
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d007      	beq.n	8001c08 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001bf8:	6a3b      	ldr	r3, [r7, #32]
 8001bfa:	2b0c      	cmp	r3, #12
 8001bfc:	d112      	bne.n	8001c24 <HAL_RCC_OscConfig+0x68>
 8001bfe:	69fa      	ldr	r2, [r7, #28]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	025b      	lsls	r3, r3, #9
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d10d      	bne.n	8001c24 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c08:	4bc1      	ldr	r3, [pc, #772]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	029b      	lsls	r3, r3, #10
 8001c10:	4013      	ands	r3, r2
 8001c12:	d100      	bne.n	8001c16 <HAL_RCC_OscConfig+0x5a>
 8001c14:	e06b      	b.n	8001cee <HAL_RCC_OscConfig+0x132>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d167      	bne.n	8001cee <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f000 fb85 	bl	800232e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	2380      	movs	r3, #128	; 0x80
 8001c2a:	025b      	lsls	r3, r3, #9
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d107      	bne.n	8001c40 <HAL_RCC_OscConfig+0x84>
 8001c30:	4bb7      	ldr	r3, [pc, #732]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	4bb6      	ldr	r3, [pc, #728]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c36:	2180      	movs	r1, #128	; 0x80
 8001c38:	0249      	lsls	r1, r1, #9
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	e027      	b.n	8001c90 <HAL_RCC_OscConfig+0xd4>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	23a0      	movs	r3, #160	; 0xa0
 8001c46:	02db      	lsls	r3, r3, #11
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d10e      	bne.n	8001c6a <HAL_RCC_OscConfig+0xae>
 8001c4c:	4bb0      	ldr	r3, [pc, #704]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4baf      	ldr	r3, [pc, #700]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c52:	2180      	movs	r1, #128	; 0x80
 8001c54:	02c9      	lsls	r1, r1, #11
 8001c56:	430a      	orrs	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	4bad      	ldr	r3, [pc, #692]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	4bac      	ldr	r3, [pc, #688]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c60:	2180      	movs	r1, #128	; 0x80
 8001c62:	0249      	lsls	r1, r1, #9
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e012      	b.n	8001c90 <HAL_RCC_OscConfig+0xd4>
 8001c6a:	4ba9      	ldr	r3, [pc, #676]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	4ba8      	ldr	r3, [pc, #672]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c70:	49a8      	ldr	r1, [pc, #672]	; (8001f14 <HAL_RCC_OscConfig+0x358>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	4ba6      	ldr	r3, [pc, #664]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	025b      	lsls	r3, r3, #9
 8001c7e:	4013      	ands	r3, r2
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	4ba2      	ldr	r3, [pc, #648]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	4ba1      	ldr	r3, [pc, #644]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001c8a:	49a3      	ldr	r1, [pc, #652]	; (8001f18 <HAL_RCC_OscConfig+0x35c>)
 8001c8c:	400a      	ands	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d015      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7fe ffce 	bl	8000c38 <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ca0:	e009      	b.n	8001cb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ca2:	f7fe ffc9 	bl	8000c38 <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b64      	cmp	r3, #100	; 0x64
 8001cae:	d902      	bls.n	8001cb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	f000 fb3c 	bl	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cb6:	4b96      	ldr	r3, [pc, #600]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	2380      	movs	r3, #128	; 0x80
 8001cbc:	029b      	lsls	r3, r3, #10
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d0ef      	beq.n	8001ca2 <HAL_RCC_OscConfig+0xe6>
 8001cc2:	e015      	b.n	8001cf0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7fe ffb8 	bl	8000c38 <HAL_GetTick>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cce:	f7fe ffb3 	bl	8000c38 <HAL_GetTick>
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b64      	cmp	r3, #100	; 0x64
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e326      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ce0:	4b8b      	ldr	r3, [pc, #556]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	2380      	movs	r3, #128	; 0x80
 8001ce6:	029b      	lsls	r3, r3, #10
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d1f0      	bne.n	8001cce <HAL_RCC_OscConfig+0x112>
 8001cec:	e000      	b.n	8001cf0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cee:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d100      	bne.n	8001cfc <HAL_RCC_OscConfig+0x140>
 8001cfa:	e08b      	b.n	8001e14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	2b04      	cmp	r3, #4
 8001d06:	d005      	beq.n	8001d14 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d13e      	bne.n	8001d8c <HAL_RCC_OscConfig+0x1d0>
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d13b      	bne.n	8001d8c <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d14:	4b7e      	ldr	r3, [pc, #504]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2204      	movs	r2, #4
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d004      	beq.n	8001d28 <HAL_RCC_OscConfig+0x16c>
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e302      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d28:	4b79      	ldr	r3, [pc, #484]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	4a7b      	ldr	r2, [pc, #492]	; (8001f1c <HAL_RCC_OscConfig+0x360>)
 8001d2e:	4013      	ands	r3, r2
 8001d30:	0019      	movs	r1, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	021a      	lsls	r2, r3, #8
 8001d38:	4b75      	ldr	r3, [pc, #468]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d3e:	4b74      	ldr	r3, [pc, #464]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2209      	movs	r2, #9
 8001d44:	4393      	bics	r3, r2
 8001d46:	0019      	movs	r1, r3
 8001d48:	4b71      	ldr	r3, [pc, #452]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d50:	f000 fc40 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 8001d54:	0001      	movs	r1, r0
 8001d56:	4b6e      	ldr	r3, [pc, #440]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	091b      	lsrs	r3, r3, #4
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	4013      	ands	r3, r2
 8001d60:	4a6f      	ldr	r2, [pc, #444]	; (8001f20 <HAL_RCC_OscConfig+0x364>)
 8001d62:	5cd3      	ldrb	r3, [r2, r3]
 8001d64:	000a      	movs	r2, r1
 8001d66:	40da      	lsrs	r2, r3
 8001d68:	4b6e      	ldr	r3, [pc, #440]	; (8001f24 <HAL_RCC_OscConfig+0x368>)
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001d6c:	4b6e      	ldr	r3, [pc, #440]	; (8001f28 <HAL_RCC_OscConfig+0x36c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2513      	movs	r5, #19
 8001d72:	197c      	adds	r4, r7, r5
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7fe ff19 	bl	8000bac <HAL_InitTick>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d7e:	197b      	adds	r3, r7, r5
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d046      	beq.n	8001e14 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001d86:	197b      	adds	r3, r7, r5
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	e2d0      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d027      	beq.n	8001de2 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d92:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2209      	movs	r2, #9
 8001d98:	4393      	bics	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da4:	f7fe ff48 	bl	8000c38 <HAL_GetTick>
 8001da8:	0003      	movs	r3, r0
 8001daa:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dae:	f7fe ff43 	bl	8000c38 <HAL_GetTick>
 8001db2:	0002      	movs	r2, r0
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e2b6      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dc0:	4b53      	ldr	r3, [pc, #332]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d0f1      	beq.n	8001dae <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dca:	4b51      	ldr	r3, [pc, #324]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4a53      	ldr	r2, [pc, #332]	; (8001f1c <HAL_RCC_OscConfig+0x360>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	0019      	movs	r1, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	021a      	lsls	r2, r3, #8
 8001dda:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	e018      	b.n	8001e14 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de2:	4b4b      	ldr	r3, [pc, #300]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001de8:	2101      	movs	r1, #1
 8001dea:	438a      	bics	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dee:	f7fe ff23 	bl	8000c38 <HAL_GetTick>
 8001df2:	0003      	movs	r3, r0
 8001df4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df8:	f7fe ff1e 	bl	8000c38 <HAL_GetTick>
 8001dfc:	0002      	movs	r2, r0
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e291      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e0a:	4b41      	ldr	r3, [pc, #260]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2204      	movs	r2, #4
 8001e10:	4013      	ands	r3, r2
 8001e12:	d1f1      	bne.n	8001df8 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2210      	movs	r2, #16
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d100      	bne.n	8001e20 <HAL_RCC_OscConfig+0x264>
 8001e1e:	e0a1      	b.n	8001f64 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d140      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e26:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d005      	beq.n	8001e3e <HAL_RCC_OscConfig+0x282>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e277      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e3e:	4b34      	ldr	r3, [pc, #208]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	4a3a      	ldr	r2, [pc, #232]	; (8001f2c <HAL_RCC_OscConfig+0x370>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	0019      	movs	r1, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e4c:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e52:	4b2f      	ldr	r3, [pc, #188]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	021b      	lsls	r3, r3, #8
 8001e58:	0a19      	lsrs	r1, r3, #8
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	061a      	lsls	r2, r3, #24
 8001e60:	4b2b      	ldr	r3, [pc, #172]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e62:	430a      	orrs	r2, r1
 8001e64:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	0b5b      	lsrs	r3, r3, #13
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	2280      	movs	r2, #128	; 0x80
 8001e70:	0212      	lsls	r2, r2, #8
 8001e72:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e74:	4b26      	ldr	r3, [pc, #152]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	210f      	movs	r1, #15
 8001e7c:	400b      	ands	r3, r1
 8001e7e:	4928      	ldr	r1, [pc, #160]	; (8001f20 <HAL_RCC_OscConfig+0x364>)
 8001e80:	5ccb      	ldrb	r3, [r1, r3]
 8001e82:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e84:	4b27      	ldr	r3, [pc, #156]	; (8001f24 <HAL_RCC_OscConfig+0x368>)
 8001e86:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001e88:	4b27      	ldr	r3, [pc, #156]	; (8001f28 <HAL_RCC_OscConfig+0x36c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2513      	movs	r5, #19
 8001e8e:	197c      	adds	r4, r7, r5
 8001e90:	0018      	movs	r0, r3
 8001e92:	f7fe fe8b 	bl	8000bac <HAL_InitTick>
 8001e96:	0003      	movs	r3, r0
 8001e98:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e9a:	197b      	adds	r3, r7, r5
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d060      	beq.n	8001f64 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001ea2:	197b      	adds	r3, r7, r5
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	e242      	b.n	800232e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d03f      	beq.n	8001f30 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001eb0:	4b17      	ldr	r3, [pc, #92]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001eb6:	2180      	movs	r1, #128	; 0x80
 8001eb8:	0049      	lsls	r1, r1, #1
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7fe febb 	bl	8000c38 <HAL_GetTick>
 8001ec2:	0003      	movs	r3, r0
 8001ec4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ec8:	f7fe feb6 	bl	8000c38 <HAL_GetTick>
 8001ecc:	0002      	movs	r2, r0
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e229      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	2380      	movs	r3, #128	; 0x80
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d0f0      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	4a10      	ldr	r2, [pc, #64]	; (8001f2c <HAL_RCC_OscConfig+0x370>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	0019      	movs	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	021b      	lsls	r3, r3, #8
 8001f00:	0a19      	lsrs	r1, r3, #8
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	061a      	lsls	r2, r3, #24
 8001f08:	4b01      	ldr	r3, [pc, #4]	; (8001f10 <HAL_RCC_OscConfig+0x354>)
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	e029      	b.n	8001f64 <HAL_RCC_OscConfig+0x3a8>
 8001f10:	40021000 	.word	0x40021000
 8001f14:	fffeffff 	.word	0xfffeffff
 8001f18:	fffbffff 	.word	0xfffbffff
 8001f1c:	ffffe0ff 	.word	0xffffe0ff
 8001f20:	08004590 	.word	0x08004590
 8001f24:	20000000 	.word	0x20000000
 8001f28:	20000004 	.word	0x20000004
 8001f2c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f30:	4bbd      	ldr	r3, [pc, #756]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4bbc      	ldr	r3, [pc, #752]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001f36:	49bd      	ldr	r1, [pc, #756]	; (800222c <HAL_RCC_OscConfig+0x670>)
 8001f38:	400a      	ands	r2, r1
 8001f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7fe fe7c 	bl	8000c38 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f46:	f7fe fe77 	bl	8000c38 <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1ea      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f58:	4bb3      	ldr	r3, [pc, #716]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	2380      	movs	r3, #128	; 0x80
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4013      	ands	r3, r2
 8001f62:	d1f0      	bne.n	8001f46 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2208      	movs	r2, #8
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d036      	beq.n	8001fdc <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d019      	beq.n	8001faa <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f76:	4bac      	ldr	r3, [pc, #688]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001f78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f7a:	4bab      	ldr	r3, [pc, #684]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f82:	f7fe fe59 	bl	8000c38 <HAL_GetTick>
 8001f86:	0003      	movs	r3, r0
 8001f88:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f8c:	f7fe fe54 	bl	8000c38 <HAL_GetTick>
 8001f90:	0002      	movs	r2, r0
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e1c7      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f9e:	4ba2      	ldr	r3, [pc, #648]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d0f1      	beq.n	8001f8c <HAL_RCC_OscConfig+0x3d0>
 8001fa8:	e018      	b.n	8001fdc <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001faa:	4b9f      	ldr	r3, [pc, #636]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001fac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fae:	4b9e      	ldr	r3, [pc, #632]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	438a      	bics	r2, r1
 8001fb4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb6:	f7fe fe3f 	bl	8000c38 <HAL_GetTick>
 8001fba:	0003      	movs	r3, r0
 8001fbc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc0:	f7fe fe3a 	bl	8000c38 <HAL_GetTick>
 8001fc4:	0002      	movs	r2, r0
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e1ad      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fd2:	4b95      	ldr	r3, [pc, #596]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d1f1      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d100      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x42c>
 8001fe6:	e0ae      	b.n	8002146 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fe8:	2027      	movs	r0, #39	; 0x27
 8001fea:	183b      	adds	r3, r7, r0
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff0:	4b8d      	ldr	r3, [pc, #564]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001ff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ff4:	2380      	movs	r3, #128	; 0x80
 8001ff6:	055b      	lsls	r3, r3, #21
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d109      	bne.n	8002010 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffc:	4b8a      	ldr	r3, [pc, #552]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8001ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002000:	4b89      	ldr	r3, [pc, #548]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002002:	2180      	movs	r1, #128	; 0x80
 8002004:	0549      	lsls	r1, r1, #21
 8002006:	430a      	orrs	r2, r1
 8002008:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800200a:	183b      	adds	r3, r7, r0
 800200c:	2201      	movs	r2, #1
 800200e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002010:	4b87      	ldr	r3, [pc, #540]	; (8002230 <HAL_RCC_OscConfig+0x674>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4013      	ands	r3, r2
 800201a:	d11a      	bne.n	8002052 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800201c:	4b84      	ldr	r3, [pc, #528]	; (8002230 <HAL_RCC_OscConfig+0x674>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b83      	ldr	r3, [pc, #524]	; (8002230 <HAL_RCC_OscConfig+0x674>)
 8002022:	2180      	movs	r1, #128	; 0x80
 8002024:	0049      	lsls	r1, r1, #1
 8002026:	430a      	orrs	r2, r1
 8002028:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800202a:	f7fe fe05 	bl	8000c38 <HAL_GetTick>
 800202e:	0003      	movs	r3, r0
 8002030:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002034:	f7fe fe00 	bl	8000c38 <HAL_GetTick>
 8002038:	0002      	movs	r2, r0
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b64      	cmp	r3, #100	; 0x64
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e173      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002046:	4b7a      	ldr	r3, [pc, #488]	; (8002230 <HAL_RCC_OscConfig+0x674>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	4013      	ands	r3, r2
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	2380      	movs	r3, #128	; 0x80
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	429a      	cmp	r2, r3
 800205c:	d107      	bne.n	800206e <HAL_RCC_OscConfig+0x4b2>
 800205e:	4b72      	ldr	r3, [pc, #456]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002060:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002062:	4b71      	ldr	r3, [pc, #452]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	0049      	lsls	r1, r1, #1
 8002068:	430a      	orrs	r2, r1
 800206a:	651a      	str	r2, [r3, #80]	; 0x50
 800206c:	e031      	b.n	80020d2 <HAL_RCC_OscConfig+0x516>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10c      	bne.n	8002090 <HAL_RCC_OscConfig+0x4d4>
 8002076:	4b6c      	ldr	r3, [pc, #432]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002078:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800207a:	4b6b      	ldr	r3, [pc, #428]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800207c:	496b      	ldr	r1, [pc, #428]	; (800222c <HAL_RCC_OscConfig+0x670>)
 800207e:	400a      	ands	r2, r1
 8002080:	651a      	str	r2, [r3, #80]	; 0x50
 8002082:	4b69      	ldr	r3, [pc, #420]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002084:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002086:	4b68      	ldr	r3, [pc, #416]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002088:	496a      	ldr	r1, [pc, #424]	; (8002234 <HAL_RCC_OscConfig+0x678>)
 800208a:	400a      	ands	r2, r1
 800208c:	651a      	str	r2, [r3, #80]	; 0x50
 800208e:	e020      	b.n	80020d2 <HAL_RCC_OscConfig+0x516>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	23a0      	movs	r3, #160	; 0xa0
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	429a      	cmp	r2, r3
 800209a:	d10e      	bne.n	80020ba <HAL_RCC_OscConfig+0x4fe>
 800209c:	4b62      	ldr	r3, [pc, #392]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800209e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020a0:	4b61      	ldr	r3, [pc, #388]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020a2:	2180      	movs	r1, #128	; 0x80
 80020a4:	00c9      	lsls	r1, r1, #3
 80020a6:	430a      	orrs	r2, r1
 80020a8:	651a      	str	r2, [r3, #80]	; 0x50
 80020aa:	4b5f      	ldr	r3, [pc, #380]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ae:	4b5e      	ldr	r3, [pc, #376]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020b0:	2180      	movs	r1, #128	; 0x80
 80020b2:	0049      	lsls	r1, r1, #1
 80020b4:	430a      	orrs	r2, r1
 80020b6:	651a      	str	r2, [r3, #80]	; 0x50
 80020b8:	e00b      	b.n	80020d2 <HAL_RCC_OscConfig+0x516>
 80020ba:	4b5b      	ldr	r3, [pc, #364]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020be:	4b5a      	ldr	r3, [pc, #360]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020c0:	495a      	ldr	r1, [pc, #360]	; (800222c <HAL_RCC_OscConfig+0x670>)
 80020c2:	400a      	ands	r2, r1
 80020c4:	651a      	str	r2, [r3, #80]	; 0x50
 80020c6:	4b58      	ldr	r3, [pc, #352]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ca:	4b57      	ldr	r3, [pc, #348]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020cc:	4959      	ldr	r1, [pc, #356]	; (8002234 <HAL_RCC_OscConfig+0x678>)
 80020ce:	400a      	ands	r2, r1
 80020d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d015      	beq.n	8002106 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020da:	f7fe fdad 	bl	8000c38 <HAL_GetTick>
 80020de:	0003      	movs	r3, r0
 80020e0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020e2:	e009      	b.n	80020f8 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020e4:	f7fe fda8 	bl	8000c38 <HAL_GetTick>
 80020e8:	0002      	movs	r2, r0
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	4a52      	ldr	r2, [pc, #328]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e11a      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020f8:	4b4b      	ldr	r3, [pc, #300]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80020fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020fc:	2380      	movs	r3, #128	; 0x80
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4013      	ands	r3, r2
 8002102:	d0ef      	beq.n	80020e4 <HAL_RCC_OscConfig+0x528>
 8002104:	e014      	b.n	8002130 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002106:	f7fe fd97 	bl	8000c38 <HAL_GetTick>
 800210a:	0003      	movs	r3, r0
 800210c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800210e:	e009      	b.n	8002124 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7fe fd92 	bl	8000c38 <HAL_GetTick>
 8002114:	0002      	movs	r2, r0
 8002116:	69bb      	ldr	r3, [r7, #24]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	4a47      	ldr	r2, [pc, #284]	; (8002238 <HAL_RCC_OscConfig+0x67c>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e104      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002124:	4b40      	ldr	r3, [pc, #256]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002126:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4013      	ands	r3, r2
 800212e:	d1ef      	bne.n	8002110 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002130:	2327      	movs	r3, #39	; 0x27
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d105      	bne.n	8002146 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800213a:	4b3b      	ldr	r3, [pc, #236]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800213c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800213e:	4b3a      	ldr	r3, [pc, #232]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002140:	493e      	ldr	r1, [pc, #248]	; (800223c <HAL_RCC_OscConfig+0x680>)
 8002142:	400a      	ands	r2, r1
 8002144:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2220      	movs	r2, #32
 800214c:	4013      	ands	r3, r2
 800214e:	d049      	beq.n	80021e4 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d026      	beq.n	80021a6 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002158:	4b33      	ldr	r3, [pc, #204]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	4b32      	ldr	r3, [pc, #200]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800215e:	2101      	movs	r1, #1
 8002160:	430a      	orrs	r2, r1
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	4b30      	ldr	r3, [pc, #192]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002166:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002168:	4b2f      	ldr	r3, [pc, #188]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800216a:	2101      	movs	r1, #1
 800216c:	430a      	orrs	r2, r1
 800216e:	635a      	str	r2, [r3, #52]	; 0x34
 8002170:	4b33      	ldr	r3, [pc, #204]	; (8002240 <HAL_RCC_OscConfig+0x684>)
 8002172:	6a1a      	ldr	r2, [r3, #32]
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <HAL_RCC_OscConfig+0x684>)
 8002176:	2180      	movs	r1, #128	; 0x80
 8002178:	0189      	lsls	r1, r1, #6
 800217a:	430a      	orrs	r2, r1
 800217c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7fe fd5b 	bl	8000c38 <HAL_GetTick>
 8002182:	0003      	movs	r3, r0
 8002184:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002188:	f7fe fd56 	bl	8000c38 <HAL_GetTick>
 800218c:	0002      	movs	r2, r0
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e0c9      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800219a:	4b23      	ldr	r3, [pc, #140]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2202      	movs	r2, #2
 80021a0:	4013      	ands	r3, r2
 80021a2:	d0f1      	beq.n	8002188 <HAL_RCC_OscConfig+0x5cc>
 80021a4:	e01e      	b.n	80021e4 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80021a8:	689a      	ldr	r2, [r3, #8]
 80021aa:	4b1f      	ldr	r3, [pc, #124]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80021ac:	2101      	movs	r1, #1
 80021ae:	438a      	bics	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	4b23      	ldr	r3, [pc, #140]	; (8002240 <HAL_RCC_OscConfig+0x684>)
 80021b4:	6a1a      	ldr	r2, [r3, #32]
 80021b6:	4b22      	ldr	r3, [pc, #136]	; (8002240 <HAL_RCC_OscConfig+0x684>)
 80021b8:	4922      	ldr	r1, [pc, #136]	; (8002244 <HAL_RCC_OscConfig+0x688>)
 80021ba:	400a      	ands	r2, r1
 80021bc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021be:	f7fe fd3b 	bl	8000c38 <HAL_GetTick>
 80021c2:	0003      	movs	r3, r0
 80021c4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021c8:	f7fe fd36 	bl	8000c38 <HAL_GetTick>
 80021cc:	0002      	movs	r2, r0
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e0a9      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021da:	4b13      	ldr	r3, [pc, #76]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2202      	movs	r2, #2
 80021e0:	4013      	ands	r3, r2
 80021e2:	d1f1      	bne.n	80021c8 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d100      	bne.n	80021ee <HAL_RCC_OscConfig+0x632>
 80021ec:	e09e      	b.n	800232c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ee:	6a3b      	ldr	r3, [r7, #32]
 80021f0:	2b0c      	cmp	r3, #12
 80021f2:	d100      	bne.n	80021f6 <HAL_RCC_OscConfig+0x63a>
 80021f4:	e077      	b.n	80022e6 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d158      	bne.n	80022b0 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <HAL_RCC_OscConfig+0x66c>)
 8002204:	4910      	ldr	r1, [pc, #64]	; (8002248 <HAL_RCC_OscConfig+0x68c>)
 8002206:	400a      	ands	r2, r1
 8002208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220a:	f7fe fd15 	bl	8000c38 <HAL_GetTick>
 800220e:	0003      	movs	r3, r0
 8002210:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002212:	e01b      	b.n	800224c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe fd10 	bl	8000c38 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d914      	bls.n	800224c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e083      	b.n	800232e <HAL_RCC_OscConfig+0x772>
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	40021000 	.word	0x40021000
 800222c:	fffffeff 	.word	0xfffffeff
 8002230:	40007000 	.word	0x40007000
 8002234:	fffffbff 	.word	0xfffffbff
 8002238:	00001388 	.word	0x00001388
 800223c:	efffffff 	.word	0xefffffff
 8002240:	40010000 	.word	0x40010000
 8002244:	ffffdfff 	.word	0xffffdfff
 8002248:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800224c:	4b3a      	ldr	r3, [pc, #232]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	049b      	lsls	r3, r3, #18
 8002254:	4013      	ands	r3, r2
 8002256:	d1dd      	bne.n	8002214 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002258:	4b37      	ldr	r3, [pc, #220]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	4a37      	ldr	r2, [pc, #220]	; (800233c <HAL_RCC_OscConfig+0x780>)
 800225e:	4013      	ands	r3, r2
 8002260:	0019      	movs	r1, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002270:	431a      	orrs	r2, r3
 8002272:	4b31      	ldr	r3, [pc, #196]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 8002274:	430a      	orrs	r2, r1
 8002276:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002278:	4b2f      	ldr	r3, [pc, #188]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	4b2e      	ldr	r3, [pc, #184]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 800227e:	2180      	movs	r1, #128	; 0x80
 8002280:	0449      	lsls	r1, r1, #17
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002286:	f7fe fcd7 	bl	8000c38 <HAL_GetTick>
 800228a:	0003      	movs	r3, r0
 800228c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002290:	f7fe fcd2 	bl	8000c38 <HAL_GetTick>
 8002294:	0002      	movs	r2, r0
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e045      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022a2:	4b25      	ldr	r3, [pc, #148]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	2380      	movs	r3, #128	; 0x80
 80022a8:	049b      	lsls	r3, r3, #18
 80022aa:	4013      	ands	r3, r2
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0x6d4>
 80022ae:	e03d      	b.n	800232c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b0:	4b21      	ldr	r3, [pc, #132]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 80022b6:	4922      	ldr	r1, [pc, #136]	; (8002340 <HAL_RCC_OscConfig+0x784>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7fe fcbc 	bl	8000c38 <HAL_GetTick>
 80022c0:	0003      	movs	r3, r0
 80022c2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022c6:	f7fe fcb7 	bl	8000c38 <HAL_GetTick>
 80022ca:	0002      	movs	r2, r0
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e02a      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022d8:	4b17      	ldr	r3, [pc, #92]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	2380      	movs	r3, #128	; 0x80
 80022de:	049b      	lsls	r3, r3, #18
 80022e0:	4013      	ands	r3, r2
 80022e2:	d1f0      	bne.n	80022c6 <HAL_RCC_OscConfig+0x70a>
 80022e4:	e022      	b.n	800232c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e01d      	b.n	800232e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022f2:	4b11      	ldr	r3, [pc, #68]	; (8002338 <HAL_RCC_OscConfig+0x77c>)
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f8:	69fa      	ldr	r2, [r7, #28]
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	025b      	lsls	r3, r3, #9
 80022fe:	401a      	ands	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	429a      	cmp	r2, r3
 8002306:	d10f      	bne.n	8002328 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	23f0      	movs	r3, #240	; 0xf0
 800230c:	039b      	lsls	r3, r3, #14
 800230e:	401a      	ands	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002314:	429a      	cmp	r2, r3
 8002316:	d107      	bne.n	8002328 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002318:	69fa      	ldr	r2, [r7, #28]
 800231a:	23c0      	movs	r3, #192	; 0xc0
 800231c:	041b      	lsls	r3, r3, #16
 800231e:	401a      	ands	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e000      	b.n	800232e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	0018      	movs	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	b00a      	add	sp, #40	; 0x28
 8002334:	bdb0      	pop	{r4, r5, r7, pc}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	40021000 	.word	0x40021000
 800233c:	ff02ffff 	.word	0xff02ffff
 8002340:	feffffff 	.word	0xfeffffff

08002344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002344:	b5b0      	push	{r4, r5, r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e128      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002358:	4b96      	ldr	r3, [pc, #600]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2201      	movs	r2, #1
 800235e:	4013      	ands	r3, r2
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d91e      	bls.n	80023a4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002366:	4b93      	ldr	r3, [pc, #588]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2201      	movs	r2, #1
 800236c:	4393      	bics	r3, r2
 800236e:	0019      	movs	r1, r3
 8002370:	4b90      	ldr	r3, [pc, #576]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002378:	f7fe fc5e 	bl	8000c38 <HAL_GetTick>
 800237c:	0003      	movs	r3, r0
 800237e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002380:	e009      	b.n	8002396 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002382:	f7fe fc59 	bl	8000c38 <HAL_GetTick>
 8002386:	0002      	movs	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	4a8a      	ldr	r2, [pc, #552]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e109      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002396:	4b87      	ldr	r3, [pc, #540]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2201      	movs	r2, #1
 800239c:	4013      	ands	r3, r2
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d1ee      	bne.n	8002382 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2202      	movs	r2, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d009      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ae:	4b83      	ldr	r3, [pc, #524]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	22f0      	movs	r2, #240	; 0xf0
 80023b4:	4393      	bics	r3, r2
 80023b6:	0019      	movs	r1, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	4b7f      	ldr	r3, [pc, #508]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80023be:	430a      	orrs	r2, r1
 80023c0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2201      	movs	r2, #1
 80023c8:	4013      	ands	r3, r2
 80023ca:	d100      	bne.n	80023ce <HAL_RCC_ClockConfig+0x8a>
 80023cc:	e089      	b.n	80024e2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d107      	bne.n	80023e6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023d6:	4b79      	ldr	r3, [pc, #484]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	029b      	lsls	r3, r3, #10
 80023de:	4013      	ands	r3, r2
 80023e0:	d120      	bne.n	8002424 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e0e1      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ee:	4b73      	ldr	r3, [pc, #460]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	049b      	lsls	r3, r3, #18
 80023f6:	4013      	ands	r3, r2
 80023f8:	d114      	bne.n	8002424 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e0d5      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d106      	bne.n	8002414 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002406:	4b6d      	ldr	r3, [pc, #436]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2204      	movs	r2, #4
 800240c:	4013      	ands	r3, r2
 800240e:	d109      	bne.n	8002424 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e0ca      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002414:	4b69      	ldr	r3, [pc, #420]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4013      	ands	r3, r2
 800241e:	d101      	bne.n	8002424 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0c2      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002424:	4b65      	ldr	r3, [pc, #404]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	2203      	movs	r2, #3
 800242a:	4393      	bics	r3, r2
 800242c:	0019      	movs	r1, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4b62      	ldr	r3, [pc, #392]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002434:	430a      	orrs	r2, r1
 8002436:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002438:	f7fe fbfe 	bl	8000c38 <HAL_GetTick>
 800243c:	0003      	movs	r3, r0
 800243e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d111      	bne.n	800246c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002448:	e009      	b.n	800245e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800244a:	f7fe fbf5 	bl	8000c38 <HAL_GetTick>
 800244e:	0002      	movs	r2, r0
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	4a58      	ldr	r2, [pc, #352]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d901      	bls.n	800245e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e0a5      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800245e:	4b57      	ldr	r3, [pc, #348]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	220c      	movs	r2, #12
 8002464:	4013      	ands	r3, r2
 8002466:	2b08      	cmp	r3, #8
 8002468:	d1ef      	bne.n	800244a <HAL_RCC_ClockConfig+0x106>
 800246a:	e03a      	b.n	80024e2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b03      	cmp	r3, #3
 8002472:	d111      	bne.n	8002498 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002474:	e009      	b.n	800248a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002476:	f7fe fbdf 	bl	8000c38 <HAL_GetTick>
 800247a:	0002      	movs	r2, r0
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	4a4d      	ldr	r2, [pc, #308]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e08f      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800248a:	4b4c      	ldr	r3, [pc, #304]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	220c      	movs	r2, #12
 8002490:	4013      	ands	r3, r2
 8002492:	2b0c      	cmp	r3, #12
 8002494:	d1ef      	bne.n	8002476 <HAL_RCC_ClockConfig+0x132>
 8002496:	e024      	b.n	80024e2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d11b      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024a0:	e009      	b.n	80024b6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a2:	f7fe fbc9 	bl	8000c38 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	4a42      	ldr	r2, [pc, #264]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e079      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024b6:	4b41      	ldr	r3, [pc, #260]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	220c      	movs	r2, #12
 80024bc:	4013      	ands	r3, r2
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d1ef      	bne.n	80024a2 <HAL_RCC_ClockConfig+0x15e>
 80024c2:	e00e      	b.n	80024e2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c4:	f7fe fbb8 	bl	8000c38 <HAL_GetTick>
 80024c8:	0002      	movs	r2, r0
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	4a3a      	ldr	r2, [pc, #232]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e068      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80024d8:	4b38      	ldr	r3, [pc, #224]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	220c      	movs	r2, #12
 80024de:	4013      	ands	r3, r2
 80024e0:	d1f0      	bne.n	80024c4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024e2:	4b34      	ldr	r3, [pc, #208]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2201      	movs	r2, #1
 80024e8:	4013      	ands	r3, r2
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d21e      	bcs.n	800252e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f0:	4b30      	ldr	r3, [pc, #192]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2201      	movs	r2, #1
 80024f6:	4393      	bics	r3, r2
 80024f8:	0019      	movs	r1, r3
 80024fa:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002502:	f7fe fb99 	bl	8000c38 <HAL_GetTick>
 8002506:	0003      	movs	r3, r0
 8002508:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800250a:	e009      	b.n	8002520 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250c:	f7fe fb94 	bl	8000c38 <HAL_GetTick>
 8002510:	0002      	movs	r2, r0
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	4a28      	ldr	r2, [pc, #160]	; (80025b8 <HAL_RCC_ClockConfig+0x274>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e044      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002520:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_RCC_ClockConfig+0x270>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2201      	movs	r2, #1
 8002526:	4013      	ands	r3, r2
 8002528:	683a      	ldr	r2, [r7, #0]
 800252a:	429a      	cmp	r2, r3
 800252c:	d1ee      	bne.n	800250c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2204      	movs	r2, #4
 8002534:	4013      	ands	r3, r2
 8002536:	d009      	beq.n	800254c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002538:	4b20      	ldr	r3, [pc, #128]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	4a20      	ldr	r2, [pc, #128]	; (80025c0 <HAL_RCC_ClockConfig+0x27c>)
 800253e:	4013      	ands	r3, r2
 8002540:	0019      	movs	r1, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002548:	430a      	orrs	r2, r1
 800254a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2208      	movs	r2, #8
 8002552:	4013      	ands	r3, r2
 8002554:	d00a      	beq.n	800256c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002556:	4b19      	ldr	r3, [pc, #100]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	4a1a      	ldr	r2, [pc, #104]	; (80025c4 <HAL_RCC_ClockConfig+0x280>)
 800255c:	4013      	ands	r3, r2
 800255e:	0019      	movs	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	00da      	lsls	r2, r3, #3
 8002566:	4b15      	ldr	r3, [pc, #84]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002568:	430a      	orrs	r2, r1
 800256a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800256c:	f000 f832 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 8002570:	0001      	movs	r1, r0
 8002572:	4b12      	ldr	r3, [pc, #72]	; (80025bc <HAL_RCC_ClockConfig+0x278>)
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	091b      	lsrs	r3, r3, #4
 8002578:	220f      	movs	r2, #15
 800257a:	4013      	ands	r3, r2
 800257c:	4a12      	ldr	r2, [pc, #72]	; (80025c8 <HAL_RCC_ClockConfig+0x284>)
 800257e:	5cd3      	ldrb	r3, [r2, r3]
 8002580:	000a      	movs	r2, r1
 8002582:	40da      	lsrs	r2, r3
 8002584:	4b11      	ldr	r3, [pc, #68]	; (80025cc <HAL_RCC_ClockConfig+0x288>)
 8002586:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <HAL_RCC_ClockConfig+0x28c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	250b      	movs	r5, #11
 800258e:	197c      	adds	r4, r7, r5
 8002590:	0018      	movs	r0, r3
 8002592:	f7fe fb0b 	bl	8000bac <HAL_InitTick>
 8002596:	0003      	movs	r3, r0
 8002598:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800259a:	197b      	adds	r3, r7, r5
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80025a2:	197b      	adds	r3, r7, r5
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	e000      	b.n	80025aa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b004      	add	sp, #16
 80025b0:	bdb0      	pop	{r4, r5, r7, pc}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	40022000 	.word	0x40022000
 80025b8:	00001388 	.word	0x00001388
 80025bc:	40021000 	.word	0x40021000
 80025c0:	fffff8ff 	.word	0xfffff8ff
 80025c4:	ffffc7ff 	.word	0xffffc7ff
 80025c8:	08004590 	.word	0x08004590
 80025cc:	20000000 	.word	0x20000000
 80025d0:	20000004 	.word	0x20000004

080025d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d4:	b5b0      	push	{r4, r5, r7, lr}
 80025d6:	b08e      	sub	sp, #56	; 0x38
 80025d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80025da:	4b4c      	ldr	r3, [pc, #304]	; (800270c <HAL_RCC_GetSysClockFreq+0x138>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025e2:	230c      	movs	r3, #12
 80025e4:	4013      	ands	r3, r2
 80025e6:	2b0c      	cmp	r3, #12
 80025e8:	d014      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0x40>
 80025ea:	d900      	bls.n	80025ee <HAL_RCC_GetSysClockFreq+0x1a>
 80025ec:	e07b      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x112>
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d002      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x24>
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d00b      	beq.n	800260e <HAL_RCC_GetSysClockFreq+0x3a>
 80025f6:	e076      	b.n	80026e6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80025f8:	4b44      	ldr	r3, [pc, #272]	; (800270c <HAL_RCC_GetSysClockFreq+0x138>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2210      	movs	r2, #16
 80025fe:	4013      	ands	r3, r2
 8002600:	d002      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002602:	4b43      	ldr	r3, [pc, #268]	; (8002710 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002604:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002606:	e07c      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002608:	4b42      	ldr	r3, [pc, #264]	; (8002714 <HAL_RCC_GetSysClockFreq+0x140>)
 800260a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800260c:	e079      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800260e:	4b42      	ldr	r3, [pc, #264]	; (8002718 <HAL_RCC_GetSysClockFreq+0x144>)
 8002610:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002612:	e076      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002616:	0c9a      	lsrs	r2, r3, #18
 8002618:	230f      	movs	r3, #15
 800261a:	401a      	ands	r2, r3
 800261c:	4b3f      	ldr	r3, [pc, #252]	; (800271c <HAL_RCC_GetSysClockFreq+0x148>)
 800261e:	5c9b      	ldrb	r3, [r3, r2]
 8002620:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002624:	0d9a      	lsrs	r2, r3, #22
 8002626:	2303      	movs	r3, #3
 8002628:	4013      	ands	r3, r2
 800262a:	3301      	adds	r3, #1
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800262e:	4b37      	ldr	r3, [pc, #220]	; (800270c <HAL_RCC_GetSysClockFreq+0x138>)
 8002630:	68da      	ldr	r2, [r3, #12]
 8002632:	2380      	movs	r3, #128	; 0x80
 8002634:	025b      	lsls	r3, r3, #9
 8002636:	4013      	ands	r3, r2
 8002638:	d01a      	beq.n	8002670 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800263a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
 8002642:	4a35      	ldr	r2, [pc, #212]	; (8002718 <HAL_RCC_GetSysClockFreq+0x144>)
 8002644:	2300      	movs	r3, #0
 8002646:	69b8      	ldr	r0, [r7, #24]
 8002648:	69f9      	ldr	r1, [r7, #28]
 800264a:	f7fd fe13 	bl	8000274 <__aeabi_lmul>
 800264e:	0002      	movs	r2, r0
 8002650:	000b      	movs	r3, r1
 8002652:	0010      	movs	r0, r2
 8002654:	0019      	movs	r1, r3
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	613b      	str	r3, [r7, #16]
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f7fd fde7 	bl	8000234 <__aeabi_uldivmod>
 8002666:	0002      	movs	r2, r0
 8002668:	000b      	movs	r3, r1
 800266a:	0013      	movs	r3, r2
 800266c:	637b      	str	r3, [r7, #52]	; 0x34
 800266e:	e037      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002670:	4b26      	ldr	r3, [pc, #152]	; (800270c <HAL_RCC_GetSysClockFreq+0x138>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2210      	movs	r2, #16
 8002676:	4013      	ands	r3, r2
 8002678:	d01a      	beq.n	80026b0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800267a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	4a23      	ldr	r2, [pc, #140]	; (8002710 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002684:	2300      	movs	r3, #0
 8002686:	68b8      	ldr	r0, [r7, #8]
 8002688:	68f9      	ldr	r1, [r7, #12]
 800268a:	f7fd fdf3 	bl	8000274 <__aeabi_lmul>
 800268e:	0002      	movs	r2, r0
 8002690:	000b      	movs	r3, r1
 8002692:	0010      	movs	r0, r2
 8002694:	0019      	movs	r1, r3
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	603b      	str	r3, [r7, #0]
 800269a:	2300      	movs	r3, #0
 800269c:	607b      	str	r3, [r7, #4]
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f7fd fdc7 	bl	8000234 <__aeabi_uldivmod>
 80026a6:	0002      	movs	r2, r0
 80026a8:	000b      	movs	r3, r1
 80026aa:	0013      	movs	r3, r2
 80026ac:	637b      	str	r3, [r7, #52]	; 0x34
 80026ae:	e017      	b.n	80026e0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80026b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b2:	0018      	movs	r0, r3
 80026b4:	2300      	movs	r3, #0
 80026b6:	0019      	movs	r1, r3
 80026b8:	4a16      	ldr	r2, [pc, #88]	; (8002714 <HAL_RCC_GetSysClockFreq+0x140>)
 80026ba:	2300      	movs	r3, #0
 80026bc:	f7fd fdda 	bl	8000274 <__aeabi_lmul>
 80026c0:	0002      	movs	r2, r0
 80026c2:	000b      	movs	r3, r1
 80026c4:	0010      	movs	r0, r2
 80026c6:	0019      	movs	r1, r3
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	001c      	movs	r4, r3
 80026cc:	2300      	movs	r3, #0
 80026ce:	001d      	movs	r5, r3
 80026d0:	0022      	movs	r2, r4
 80026d2:	002b      	movs	r3, r5
 80026d4:	f7fd fdae 	bl	8000234 <__aeabi_uldivmod>
 80026d8:	0002      	movs	r2, r0
 80026da:	000b      	movs	r3, r1
 80026dc:	0013      	movs	r3, r2
 80026de:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80026e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80026e4:	e00d      	b.n	8002702 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <HAL_RCC_GetSysClockFreq+0x138>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	0b5b      	lsrs	r3, r3, #13
 80026ec:	2207      	movs	r2, #7
 80026ee:	4013      	ands	r3, r2
 80026f0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	3301      	adds	r3, #1
 80026f6:	2280      	movs	r2, #128	; 0x80
 80026f8:	0212      	lsls	r2, r2, #8
 80026fa:	409a      	lsls	r2, r3
 80026fc:	0013      	movs	r3, r2
 80026fe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002700:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002704:	0018      	movs	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	b00e      	add	sp, #56	; 0x38
 800270a:	bdb0      	pop	{r4, r5, r7, pc}
 800270c:	40021000 	.word	0x40021000
 8002710:	003d0900 	.word	0x003d0900
 8002714:	00f42400 	.word	0x00f42400
 8002718:	007a1200 	.word	0x007a1200
 800271c:	080045a8 	.word	0x080045a8

08002720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002724:	4b02      	ldr	r3, [pc, #8]	; (8002730 <HAL_RCC_GetHCLKFreq+0x10>)
 8002726:	681b      	ldr	r3, [r3, #0]
}
 8002728:	0018      	movs	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	20000000 	.word	0x20000000

08002734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002738:	f7ff fff2 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 800273c:	0001      	movs	r1, r0
 800273e:	4b06      	ldr	r3, [pc, #24]	; (8002758 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	0a1b      	lsrs	r3, r3, #8
 8002744:	2207      	movs	r2, #7
 8002746:	4013      	ands	r3, r2
 8002748:	4a04      	ldr	r2, [pc, #16]	; (800275c <HAL_RCC_GetPCLK1Freq+0x28>)
 800274a:	5cd3      	ldrb	r3, [r2, r3]
 800274c:	40d9      	lsrs	r1, r3
 800274e:	000b      	movs	r3, r1
}
 8002750:	0018      	movs	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	40021000 	.word	0x40021000
 800275c:	080045a0 	.word	0x080045a0

08002760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002764:	f7ff ffdc 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002768:	0001      	movs	r1, r0
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_RCC_GetPCLK2Freq+0x24>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	0adb      	lsrs	r3, r3, #11
 8002770:	2207      	movs	r2, #7
 8002772:	4013      	ands	r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002776:	5cd3      	ldrb	r3, [r2, r3]
 8002778:	40d9      	lsrs	r1, r3
 800277a:	000b      	movs	r3, r1
}
 800277c:	0018      	movs	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	40021000 	.word	0x40021000
 8002788:	080045a0 	.word	0x080045a0

0800278c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002794:	2317      	movs	r3, #23
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2220      	movs	r2, #32
 80027a2:	4013      	ands	r3, r2
 80027a4:	d106      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	2380      	movs	r3, #128	; 0x80
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	4013      	ands	r3, r2
 80027b0:	d100      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80027b2:	e0d9      	b.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b4:	4b9c      	ldr	r3, [pc, #624]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027b8:	2380      	movs	r3, #128	; 0x80
 80027ba:	055b      	lsls	r3, r3, #21
 80027bc:	4013      	ands	r3, r2
 80027be:	d10a      	bne.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c0:	4b99      	ldr	r3, [pc, #612]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027c4:	4b98      	ldr	r3, [pc, #608]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027c6:	2180      	movs	r1, #128	; 0x80
 80027c8:	0549      	lsls	r1, r1, #21
 80027ca:	430a      	orrs	r2, r1
 80027cc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80027ce:	2317      	movs	r3, #23
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	2201      	movs	r2, #1
 80027d4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d6:	4b95      	ldr	r3, [pc, #596]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	2380      	movs	r3, #128	; 0x80
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	4013      	ands	r3, r2
 80027e0:	d11a      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027e2:	4b92      	ldr	r3, [pc, #584]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4b91      	ldr	r3, [pc, #580]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80027e8:	2180      	movs	r1, #128	; 0x80
 80027ea:	0049      	lsls	r1, r1, #1
 80027ec:	430a      	orrs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f0:	f7fe fa22 	bl	8000c38 <HAL_GetTick>
 80027f4:	0003      	movs	r3, r0
 80027f6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f8:	e008      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fa:	f7fe fa1d 	bl	8000c38 <HAL_GetTick>
 80027fe:	0002      	movs	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b64      	cmp	r3, #100	; 0x64
 8002806:	d901      	bls.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e108      	b.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800280c:	4b87      	ldr	r3, [pc, #540]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	4013      	ands	r3, r2
 8002816:	d0f0      	beq.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002818:	4b83      	ldr	r3, [pc, #524]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	23c0      	movs	r3, #192	; 0xc0
 800281e:	039b      	lsls	r3, r3, #14
 8002820:	4013      	ands	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	23c0      	movs	r3, #192	; 0xc0
 800282a:	039b      	lsls	r3, r3, #14
 800282c:	4013      	ands	r3, r2
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	429a      	cmp	r2, r3
 8002832:	d107      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	23c0      	movs	r3, #192	; 0xc0
 800283a:	039b      	lsls	r3, r3, #14
 800283c:	4013      	ands	r3, r2
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d013      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	23c0      	movs	r3, #192	; 0xc0
 800284a:	029b      	lsls	r3, r3, #10
 800284c:	401a      	ands	r2, r3
 800284e:	23c0      	movs	r3, #192	; 0xc0
 8002850:	029b      	lsls	r3, r3, #10
 8002852:	429a      	cmp	r2, r3
 8002854:	d10a      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002856:	4b74      	ldr	r3, [pc, #464]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	2380      	movs	r3, #128	; 0x80
 800285c:	029b      	lsls	r3, r3, #10
 800285e:	401a      	ands	r2, r3
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	029b      	lsls	r3, r3, #10
 8002864:	429a      	cmp	r2, r3
 8002866:	d101      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e0d8      	b.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800286c:	4b6e      	ldr	r3, [pc, #440]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800286e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002870:	23c0      	movs	r3, #192	; 0xc0
 8002872:	029b      	lsls	r3, r3, #10
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d049      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	23c0      	movs	r3, #192	; 0xc0
 8002884:	029b      	lsls	r3, r3, #10
 8002886:	4013      	ands	r3, r2
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	429a      	cmp	r2, r3
 800288c:	d004      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2220      	movs	r2, #32
 8002894:	4013      	ands	r3, r2
 8002896:	d10d      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	23c0      	movs	r3, #192	; 0xc0
 800289e:	029b      	lsls	r3, r3, #10
 80028a0:	4013      	ands	r3, r2
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d034      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	4013      	ands	r3, r2
 80028b2:	d02e      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80028b4:	4b5c      	ldr	r3, [pc, #368]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b8:	4a5d      	ldr	r2, [pc, #372]	; (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028be:	4b5a      	ldr	r3, [pc, #360]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028c2:	4b59      	ldr	r3, [pc, #356]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028c4:	2180      	movs	r1, #128	; 0x80
 80028c6:	0309      	lsls	r1, r1, #12
 80028c8:	430a      	orrs	r2, r1
 80028ca:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028cc:	4b56      	ldr	r3, [pc, #344]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028d0:	4b55      	ldr	r3, [pc, #340]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028d2:	4958      	ldr	r1, [pc, #352]	; (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80028d4:	400a      	ands	r2, r1
 80028d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80028d8:	4b53      	ldr	r3, [pc, #332]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	2380      	movs	r3, #128	; 0x80
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	4013      	ands	r3, r2
 80028e6:	d014      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7fe f9a6 	bl	8000c38 <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028f0:	e009      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028f2:	f7fe f9a1 	bl	8000c38 <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	4a4e      	ldr	r2, [pc, #312]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d901      	bls.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e08b      	b.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002906:	4b48      	ldr	r3, [pc, #288]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002908:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800290a:	2380      	movs	r3, #128	; 0x80
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4013      	ands	r3, r2
 8002910:	d0ef      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	23c0      	movs	r3, #192	; 0xc0
 8002918:	029b      	lsls	r3, r3, #10
 800291a:	401a      	ands	r2, r3
 800291c:	23c0      	movs	r3, #192	; 0xc0
 800291e:	029b      	lsls	r3, r3, #10
 8002920:	429a      	cmp	r2, r3
 8002922:	d10c      	bne.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8002924:	4b40      	ldr	r3, [pc, #256]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a44      	ldr	r2, [pc, #272]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	23c0      	movs	r3, #192	; 0xc0
 8002934:	039b      	lsls	r3, r3, #14
 8002936:	401a      	ands	r2, r3
 8002938:	4b3b      	ldr	r3, [pc, #236]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800293a:	430a      	orrs	r2, r1
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	4b3a      	ldr	r3, [pc, #232]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002940:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	23c0      	movs	r3, #192	; 0xc0
 8002948:	029b      	lsls	r3, r3, #10
 800294a:	401a      	ands	r2, r3
 800294c:	4b36      	ldr	r3, [pc, #216]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800294e:	430a      	orrs	r2, r1
 8002950:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002952:	2317      	movs	r3, #23
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295c:	4b32      	ldr	r3, [pc, #200]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800295e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002960:	4b31      	ldr	r3, [pc, #196]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002962:	4937      	ldr	r1, [pc, #220]	; (8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8002964:	400a      	ands	r2, r1
 8002966:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2201      	movs	r2, #1
 800296e:	4013      	ands	r3, r2
 8002970:	d009      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002972:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	2203      	movs	r2, #3
 8002978:	4393      	bics	r3, r2
 800297a:	0019      	movs	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68da      	ldr	r2, [r3, #12]
 8002980:	4b29      	ldr	r3, [pc, #164]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002982:	430a      	orrs	r2, r1
 8002984:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2202      	movs	r2, #2
 800298c:	4013      	ands	r3, r2
 800298e:	d009      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002990:	4b25      	ldr	r3, [pc, #148]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002994:	220c      	movs	r2, #12
 8002996:	4393      	bics	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691a      	ldr	r2, [r3, #16]
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029a0:	430a      	orrs	r2, r1
 80029a2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2204      	movs	r2, #4
 80029aa:	4013      	ands	r3, r2
 80029ac:	d009      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029ae:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	4a24      	ldr	r2, [pc, #144]	; (8002a44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	0019      	movs	r1, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	695a      	ldr	r2, [r3, #20]
 80029bc:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029be:	430a      	orrs	r2, r1
 80029c0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2208      	movs	r2, #8
 80029c8:	4013      	ands	r3, r2
 80029ca:	d009      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029cc:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d0:	4a1d      	ldr	r2, [pc, #116]	; (8002a48 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	0019      	movs	r1, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029dc:	430a      	orrs	r2, r1
 80029de:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2240      	movs	r2, #64	; 0x40
 80029e6:	4013      	ands	r3, r2
 80029e8:	d009      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029ea:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ee:	4a17      	ldr	r2, [pc, #92]	; (8002a4c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80029f0:	4013      	ands	r3, r2
 80029f2:	0019      	movs	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a1a      	ldr	r2, [r3, #32]
 80029f8:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80029fa:	430a      	orrs	r2, r1
 80029fc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2280      	movs	r2, #128	; 0x80
 8002a04:	4013      	ands	r3, r2
 8002a06:	d009      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0c:	4a10      	ldr	r2, [pc, #64]	; (8002a50 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	0019      	movs	r1, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	69da      	ldr	r2, [r3, #28]
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	0018      	movs	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b006      	add	sp, #24
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40007000 	.word	0x40007000
 8002a30:	fffcffff 	.word	0xfffcffff
 8002a34:	fff7ffff 	.word	0xfff7ffff
 8002a38:	00001388 	.word	0x00001388
 8002a3c:	ffcfffff 	.word	0xffcfffff
 8002a40:	efffffff 	.word	0xefffffff
 8002a44:	fffff3ff 	.word	0xfffff3ff
 8002a48:	ffffcfff 	.word	0xffffcfff
 8002a4c:	fbffffff 	.word	0xfbffffff
 8002a50:	fff3ffff 	.word	0xfff3ffff

08002a54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e044      	b.n	8002af0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d107      	bne.n	8002a7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2274      	movs	r2, #116	; 0x74
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f7fd ff51 	bl	8000920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2224      	movs	r2, #36	; 0x24
 8002a82:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2101      	movs	r1, #1
 8002a90:	438a      	bics	r2, r1
 8002a92:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	0018      	movs	r0, r3
 8002a98:	f000 f8d8 	bl	8002c4c <UART_SetConfig>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d101      	bne.n	8002aa6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e024      	b.n	8002af0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d003      	beq.n	8002ab6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f000 fb4f 	bl	8003154 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	490d      	ldr	r1, [pc, #52]	; (8002af8 <HAL_UART_Init+0xa4>)
 8002ac2:	400a      	ands	r2, r1
 8002ac4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	212a      	movs	r1, #42	; 0x2a
 8002ad2:	438a      	bics	r2, r1
 8002ad4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f000 fbe7 	bl	80032bc <UART_CheckIdleState>
 8002aee:	0003      	movs	r3, r0
}
 8002af0:	0018      	movs	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b002      	add	sp, #8
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	ffffb7ff 	.word	0xffffb7ff

08002afc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08a      	sub	sp, #40	; 0x28
 8002b00:	af02      	add	r7, sp, #8
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	603b      	str	r3, [r7, #0]
 8002b08:	1dbb      	adds	r3, r7, #6
 8002b0a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b10:	2b20      	cmp	r3, #32
 8002b12:	d000      	beq.n	8002b16 <HAL_UART_Transmit+0x1a>
 8002b14:	e095      	b.n	8002c42 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_UART_Transmit+0x28>
 8002b1c:	1dbb      	adds	r3, r7, #6
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e08d      	b.n	8002c44 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	2380      	movs	r3, #128	; 0x80
 8002b2e:	015b      	lsls	r3, r3, #5
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d109      	bne.n	8002b48 <HAL_UART_Transmit+0x4c>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d105      	bne.n	8002b48 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	4013      	ands	r3, r2
 8002b42:	d001      	beq.n	8002b48 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e07d      	b.n	8002c44 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2274      	movs	r2, #116	; 0x74
 8002b4c:	5c9b      	ldrb	r3, [r3, r2]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_UART_Transmit+0x5a>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e076      	b.n	8002c44 <HAL_UART_Transmit+0x148>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2274      	movs	r2, #116	; 0x74
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2280      	movs	r2, #128	; 0x80
 8002b62:	2100      	movs	r1, #0
 8002b64:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2221      	movs	r2, #33	; 0x21
 8002b6a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b6c:	f7fe f864 	bl	8000c38 <HAL_GetTick>
 8002b70:	0003      	movs	r3, r0
 8002b72:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1dba      	adds	r2, r7, #6
 8002b78:	2150      	movs	r1, #80	; 0x50
 8002b7a:	8812      	ldrh	r2, [r2, #0]
 8002b7c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1dba      	adds	r2, r7, #6
 8002b82:	2152      	movs	r1, #82	; 0x52
 8002b84:	8812      	ldrh	r2, [r2, #0]
 8002b86:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	2380      	movs	r3, #128	; 0x80
 8002b8e:	015b      	lsls	r3, r3, #5
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d108      	bne.n	8002ba6 <HAL_UART_Transmit+0xaa>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d104      	bne.n	8002ba6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	61bb      	str	r3, [r7, #24]
 8002ba4:	e003      	b.n	8002bae <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2274      	movs	r2, #116	; 0x74
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002bb6:	e02c      	b.n	8002c12 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	0013      	movs	r3, r2
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2180      	movs	r1, #128	; 0x80
 8002bc6:	f000 fbc1 	bl	800334c <UART_WaitOnFlagUntilTimeout>
 8002bca:	1e03      	subs	r3, r0, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e038      	b.n	8002c44 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	001a      	movs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	05d2      	lsls	r2, r2, #23
 8002be4:	0dd2      	lsrs	r2, r2, #23
 8002be6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	3302      	adds	r3, #2
 8002bec:	61bb      	str	r3, [r7, #24]
 8002bee:	e007      	b.n	8002c00 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	781a      	ldrb	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2252      	movs	r2, #82	; 0x52
 8002c04:	5a9b      	ldrh	r3, [r3, r2]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b299      	uxth	r1, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2252      	movs	r2, #82	; 0x52
 8002c10:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2252      	movs	r2, #82	; 0x52
 8002c16:	5a9b      	ldrh	r3, [r3, r2]
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1cc      	bne.n	8002bb8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	0013      	movs	r3, r2
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2140      	movs	r1, #64	; 0x40
 8002c2c:	f000 fb8e 	bl	800334c <UART_WaitOnFlagUntilTimeout>
 8002c30:	1e03      	subs	r3, r0, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e005      	b.n	8002c44 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	e000      	b.n	8002c44 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002c42:	2302      	movs	r3, #2
  }
}
 8002c44:	0018      	movs	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b008      	add	sp, #32
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c4c:	b5b0      	push	{r4, r5, r7, lr}
 8002c4e:	b08e      	sub	sp, #56	; 0x38
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c54:	231a      	movs	r3, #26
 8002c56:	2218      	movs	r2, #24
 8002c58:	189b      	adds	r3, r3, r2
 8002c5a:	19db      	adds	r3, r3, r7
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	691b      	ldr	r3, [r3, #16]
 8002c68:	431a      	orrs	r2, r3
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4ac6      	ldr	r2, [pc, #792]	; (8002f98 <UART_SetConfig+0x34c>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	4ac1      	ldr	r2, [pc, #772]	; (8002f9c <UART_SetConfig+0x350>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	0019      	movs	r1, r3
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	68da      	ldr	r2, [r3, #12]
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4abb      	ldr	r2, [pc, #748]	; (8002fa0 <UART_SetConfig+0x354>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d004      	beq.n	8002cc0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	4ab7      	ldr	r2, [pc, #732]	; (8002fa4 <UART_SetConfig+0x358>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	0019      	movs	r1, r3
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4ab3      	ldr	r2, [pc, #716]	; (8002fa8 <UART_SetConfig+0x35c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d131      	bne.n	8002d44 <UART_SetConfig+0xf8>
 8002ce0:	4bb2      	ldr	r3, [pc, #712]	; (8002fac <UART_SetConfig+0x360>)
 8002ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d01d      	beq.n	8002d28 <UART_SetConfig+0xdc>
 8002cec:	d823      	bhi.n	8002d36 <UART_SetConfig+0xea>
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d00c      	beq.n	8002d0c <UART_SetConfig+0xc0>
 8002cf2:	d820      	bhi.n	8002d36 <UART_SetConfig+0xea>
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <UART_SetConfig+0xb2>
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d00e      	beq.n	8002d1a <UART_SetConfig+0xce>
 8002cfc:	e01b      	b.n	8002d36 <UART_SetConfig+0xea>
 8002cfe:	231b      	movs	r3, #27
 8002d00:	2218      	movs	r2, #24
 8002d02:	189b      	adds	r3, r3, r2
 8002d04:	19db      	adds	r3, r3, r7
 8002d06:	2201      	movs	r2, #1
 8002d08:	701a      	strb	r2, [r3, #0]
 8002d0a:	e09c      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d0c:	231b      	movs	r3, #27
 8002d0e:	2218      	movs	r2, #24
 8002d10:	189b      	adds	r3, r3, r2
 8002d12:	19db      	adds	r3, r3, r7
 8002d14:	2202      	movs	r2, #2
 8002d16:	701a      	strb	r2, [r3, #0]
 8002d18:	e095      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d1a:	231b      	movs	r3, #27
 8002d1c:	2218      	movs	r2, #24
 8002d1e:	189b      	adds	r3, r3, r2
 8002d20:	19db      	adds	r3, r3, r7
 8002d22:	2204      	movs	r2, #4
 8002d24:	701a      	strb	r2, [r3, #0]
 8002d26:	e08e      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d28:	231b      	movs	r3, #27
 8002d2a:	2218      	movs	r2, #24
 8002d2c:	189b      	adds	r3, r3, r2
 8002d2e:	19db      	adds	r3, r3, r7
 8002d30:	2208      	movs	r2, #8
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e087      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d36:	231b      	movs	r3, #27
 8002d38:	2218      	movs	r2, #24
 8002d3a:	189b      	adds	r3, r3, r2
 8002d3c:	19db      	adds	r3, r3, r7
 8002d3e:	2210      	movs	r2, #16
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	e080      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a99      	ldr	r2, [pc, #612]	; (8002fb0 <UART_SetConfig+0x364>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d131      	bne.n	8002db2 <UART_SetConfig+0x166>
 8002d4e:	4b97      	ldr	r3, [pc, #604]	; (8002fac <UART_SetConfig+0x360>)
 8002d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d52:	220c      	movs	r2, #12
 8002d54:	4013      	ands	r3, r2
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d01d      	beq.n	8002d96 <UART_SetConfig+0x14a>
 8002d5a:	d823      	bhi.n	8002da4 <UART_SetConfig+0x158>
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d00c      	beq.n	8002d7a <UART_SetConfig+0x12e>
 8002d60:	d820      	bhi.n	8002da4 <UART_SetConfig+0x158>
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d002      	beq.n	8002d6c <UART_SetConfig+0x120>
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d00e      	beq.n	8002d88 <UART_SetConfig+0x13c>
 8002d6a:	e01b      	b.n	8002da4 <UART_SetConfig+0x158>
 8002d6c:	231b      	movs	r3, #27
 8002d6e:	2218      	movs	r2, #24
 8002d70:	189b      	adds	r3, r3, r2
 8002d72:	19db      	adds	r3, r3, r7
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
 8002d78:	e065      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d7a:	231b      	movs	r3, #27
 8002d7c:	2218      	movs	r2, #24
 8002d7e:	189b      	adds	r3, r3, r2
 8002d80:	19db      	adds	r3, r3, r7
 8002d82:	2202      	movs	r2, #2
 8002d84:	701a      	strb	r2, [r3, #0]
 8002d86:	e05e      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d88:	231b      	movs	r3, #27
 8002d8a:	2218      	movs	r2, #24
 8002d8c:	189b      	adds	r3, r3, r2
 8002d8e:	19db      	adds	r3, r3, r7
 8002d90:	2204      	movs	r2, #4
 8002d92:	701a      	strb	r2, [r3, #0]
 8002d94:	e057      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002d96:	231b      	movs	r3, #27
 8002d98:	2218      	movs	r2, #24
 8002d9a:	189b      	adds	r3, r3, r2
 8002d9c:	19db      	adds	r3, r3, r7
 8002d9e:	2208      	movs	r2, #8
 8002da0:	701a      	strb	r2, [r3, #0]
 8002da2:	e050      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002da4:	231b      	movs	r3, #27
 8002da6:	2218      	movs	r2, #24
 8002da8:	189b      	adds	r3, r3, r2
 8002daa:	19db      	adds	r3, r3, r7
 8002dac:	2210      	movs	r2, #16
 8002dae:	701a      	strb	r2, [r3, #0]
 8002db0:	e049      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a7a      	ldr	r2, [pc, #488]	; (8002fa0 <UART_SetConfig+0x354>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d13e      	bne.n	8002e3a <UART_SetConfig+0x1ee>
 8002dbc:	4b7b      	ldr	r3, [pc, #492]	; (8002fac <UART_SetConfig+0x360>)
 8002dbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002dc0:	23c0      	movs	r3, #192	; 0xc0
 8002dc2:	011b      	lsls	r3, r3, #4
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	22c0      	movs	r2, #192	; 0xc0
 8002dc8:	0112      	lsls	r2, r2, #4
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d027      	beq.n	8002e1e <UART_SetConfig+0x1d2>
 8002dce:	22c0      	movs	r2, #192	; 0xc0
 8002dd0:	0112      	lsls	r2, r2, #4
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d82a      	bhi.n	8002e2c <UART_SetConfig+0x1e0>
 8002dd6:	2280      	movs	r2, #128	; 0x80
 8002dd8:	0112      	lsls	r2, r2, #4
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d011      	beq.n	8002e02 <UART_SetConfig+0x1b6>
 8002dde:	2280      	movs	r2, #128	; 0x80
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d822      	bhi.n	8002e2c <UART_SetConfig+0x1e0>
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <UART_SetConfig+0x1a8>
 8002dea:	2280      	movs	r2, #128	; 0x80
 8002dec:	00d2      	lsls	r2, r2, #3
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d00e      	beq.n	8002e10 <UART_SetConfig+0x1c4>
 8002df2:	e01b      	b.n	8002e2c <UART_SetConfig+0x1e0>
 8002df4:	231b      	movs	r3, #27
 8002df6:	2218      	movs	r2, #24
 8002df8:	189b      	adds	r3, r3, r2
 8002dfa:	19db      	adds	r3, r3, r7
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e021      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002e02:	231b      	movs	r3, #27
 8002e04:	2218      	movs	r2, #24
 8002e06:	189b      	adds	r3, r3, r2
 8002e08:	19db      	adds	r3, r3, r7
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	701a      	strb	r2, [r3, #0]
 8002e0e:	e01a      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002e10:	231b      	movs	r3, #27
 8002e12:	2218      	movs	r2, #24
 8002e14:	189b      	adds	r3, r3, r2
 8002e16:	19db      	adds	r3, r3, r7
 8002e18:	2204      	movs	r2, #4
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e013      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002e1e:	231b      	movs	r3, #27
 8002e20:	2218      	movs	r2, #24
 8002e22:	189b      	adds	r3, r3, r2
 8002e24:	19db      	adds	r3, r3, r7
 8002e26:	2208      	movs	r2, #8
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	e00c      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002e2c:	231b      	movs	r3, #27
 8002e2e:	2218      	movs	r2, #24
 8002e30:	189b      	adds	r3, r3, r2
 8002e32:	19db      	adds	r3, r3, r7
 8002e34:	2210      	movs	r2, #16
 8002e36:	701a      	strb	r2, [r3, #0]
 8002e38:	e005      	b.n	8002e46 <UART_SetConfig+0x1fa>
 8002e3a:	231b      	movs	r3, #27
 8002e3c:	2218      	movs	r2, #24
 8002e3e:	189b      	adds	r3, r3, r2
 8002e40:	19db      	adds	r3, r3, r7
 8002e42:	2210      	movs	r2, #16
 8002e44:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a55      	ldr	r2, [pc, #340]	; (8002fa0 <UART_SetConfig+0x354>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d000      	beq.n	8002e52 <UART_SetConfig+0x206>
 8002e50:	e084      	b.n	8002f5c <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002e52:	231b      	movs	r3, #27
 8002e54:	2218      	movs	r2, #24
 8002e56:	189b      	adds	r3, r3, r2
 8002e58:	19db      	adds	r3, r3, r7
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d01d      	beq.n	8002e9c <UART_SetConfig+0x250>
 8002e60:	dc20      	bgt.n	8002ea4 <UART_SetConfig+0x258>
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d015      	beq.n	8002e92 <UART_SetConfig+0x246>
 8002e66:	dc1d      	bgt.n	8002ea4 <UART_SetConfig+0x258>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <UART_SetConfig+0x226>
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d005      	beq.n	8002e7c <UART_SetConfig+0x230>
 8002e70:	e018      	b.n	8002ea4 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e72:	f7ff fc5f 	bl	8002734 <HAL_RCC_GetPCLK1Freq>
 8002e76:	0003      	movs	r3, r0
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e7a:	e01c      	b.n	8002eb6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e7c:	4b4b      	ldr	r3, [pc, #300]	; (8002fac <UART_SetConfig+0x360>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2210      	movs	r2, #16
 8002e82:	4013      	ands	r3, r2
 8002e84:	d002      	beq.n	8002e8c <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e86:	4b4b      	ldr	r3, [pc, #300]	; (8002fb4 <UART_SetConfig+0x368>)
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e8a:	e014      	b.n	8002eb6 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002e8c:	4b4a      	ldr	r3, [pc, #296]	; (8002fb8 <UART_SetConfig+0x36c>)
 8002e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e90:	e011      	b.n	8002eb6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e92:	f7ff fb9f 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 8002e96:	0003      	movs	r3, r0
 8002e98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e9a:	e00c      	b.n	8002eb6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e9c:	2380      	movs	r3, #128	; 0x80
 8002e9e:	021b      	lsls	r3, r3, #8
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ea2:	e008      	b.n	8002eb6 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ea8:	231a      	movs	r3, #26
 8002eaa:	2218      	movs	r2, #24
 8002eac:	189b      	adds	r3, r3, r2
 8002eae:	19db      	adds	r3, r3, r7
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	701a      	strb	r2, [r3, #0]
        break;
 8002eb4:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d100      	bne.n	8002ebe <UART_SetConfig+0x272>
 8002ebc:	e133      	b.n	8003126 <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	0013      	movs	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	189b      	adds	r3, r3, r2
 8002ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d305      	bcc.n	8002eda <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ed4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d906      	bls.n	8002ee8 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002eda:	231a      	movs	r3, #26
 8002edc:	2218      	movs	r2, #24
 8002ede:	189b      	adds	r3, r3, r2
 8002ee0:	19db      	adds	r3, r3, r7
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	701a      	strb	r2, [r3, #0]
 8002ee6:	e11e      	b.n	8003126 <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eea:	613b      	str	r3, [r7, #16]
 8002eec:	2300      	movs	r3, #0
 8002eee:	617b      	str	r3, [r7, #20]
 8002ef0:	6939      	ldr	r1, [r7, #16]
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	000b      	movs	r3, r1
 8002ef6:	0e1b      	lsrs	r3, r3, #24
 8002ef8:	0010      	movs	r0, r2
 8002efa:	0205      	lsls	r5, r0, #8
 8002efc:	431d      	orrs	r5, r3
 8002efe:	000b      	movs	r3, r1
 8002f00:	021c      	lsls	r4, r3, #8
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	085b      	lsrs	r3, r3, #1
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68b8      	ldr	r0, [r7, #8]
 8002f10:	68f9      	ldr	r1, [r7, #12]
 8002f12:	1900      	adds	r0, r0, r4
 8002f14:	4169      	adcs	r1, r5
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	607b      	str	r3, [r7, #4]
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f7fd f986 	bl	8000234 <__aeabi_uldivmod>
 8002f28:	0002      	movs	r2, r0
 8002f2a:	000b      	movs	r3, r1
 8002f2c:	0013      	movs	r3, r2
 8002f2e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f32:	23c0      	movs	r3, #192	; 0xc0
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d309      	bcc.n	8002f4e <UART_SetConfig+0x302>
 8002f3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f3c:	2380      	movs	r3, #128	; 0x80
 8002f3e:	035b      	lsls	r3, r3, #13
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d204      	bcs.n	8002f4e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f4a:	60da      	str	r2, [r3, #12]
 8002f4c:	e0eb      	b.n	8003126 <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 8002f4e:	231a      	movs	r3, #26
 8002f50:	2218      	movs	r2, #24
 8002f52:	189b      	adds	r3, r3, r2
 8002f54:	19db      	adds	r3, r3, r7
 8002f56:	2201      	movs	r2, #1
 8002f58:	701a      	strb	r2, [r3, #0]
 8002f5a:	e0e4      	b.n	8003126 <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	69da      	ldr	r2, [r3, #28]
 8002f60:	2380      	movs	r3, #128	; 0x80
 8002f62:	021b      	lsls	r3, r3, #8
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d000      	beq.n	8002f6a <UART_SetConfig+0x31e>
 8002f68:	e086      	b.n	8003078 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 8002f6a:	231b      	movs	r3, #27
 8002f6c:	2218      	movs	r2, #24
 8002f6e:	189b      	adds	r3, r3, r2
 8002f70:	19db      	adds	r3, r3, r7
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d837      	bhi.n	8002fe8 <UART_SetConfig+0x39c>
 8002f78:	009a      	lsls	r2, r3, #2
 8002f7a:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <UART_SetConfig+0x370>)
 8002f7c:	18d3      	adds	r3, r2, r3
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f82:	f7ff fbd7 	bl	8002734 <HAL_RCC_GetPCLK1Freq>
 8002f86:	0003      	movs	r3, r0
 8002f88:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f8a:	e036      	b.n	8002ffa <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f8c:	f7ff fbe8 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 8002f90:	0003      	movs	r3, r0
 8002f92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f94:	e031      	b.n	8002ffa <UART_SetConfig+0x3ae>
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	efff69f3 	.word	0xefff69f3
 8002f9c:	ffffcfff 	.word	0xffffcfff
 8002fa0:	40004800 	.word	0x40004800
 8002fa4:	fffff4ff 	.word	0xfffff4ff
 8002fa8:	40013800 	.word	0x40013800
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40004400 	.word	0x40004400
 8002fb4:	003d0900 	.word	0x003d0900
 8002fb8:	00f42400 	.word	0x00f42400
 8002fbc:	080045b4 	.word	0x080045b4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fc0:	4b60      	ldr	r3, [pc, #384]	; (8003144 <UART_SetConfig+0x4f8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2210      	movs	r2, #16
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d002      	beq.n	8002fd0 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002fca:	4b5f      	ldr	r3, [pc, #380]	; (8003148 <UART_SetConfig+0x4fc>)
 8002fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002fce:	e014      	b.n	8002ffa <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002fd0:	4b5e      	ldr	r3, [pc, #376]	; (800314c <UART_SetConfig+0x500>)
 8002fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fd4:	e011      	b.n	8002ffa <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fd6:	f7ff fafd 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fde:	e00c      	b.n	8002ffa <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	021b      	lsls	r3, r3, #8
 8002fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fe6:	e008      	b.n	8002ffa <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002fec:	231a      	movs	r3, #26
 8002fee:	2218      	movs	r2, #24
 8002ff0:	189b      	adds	r3, r3, r2
 8002ff2:	19db      	adds	r3, r3, r7
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	701a      	strb	r2, [r3, #0]
        break;
 8002ff8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d100      	bne.n	8003002 <UART_SetConfig+0x3b6>
 8003000:	e091      	b.n	8003126 <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003004:	005a      	lsls	r2, r3, #1
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	085b      	lsrs	r3, r3, #1
 800300c:	18d2      	adds	r2, r2, r3
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	0019      	movs	r1, r3
 8003014:	0010      	movs	r0, r2
 8003016:	f7fd f881 	bl	800011c <__udivsi3>
 800301a:	0003      	movs	r3, r0
 800301c:	b29b      	uxth	r3, r3
 800301e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003022:	2b0f      	cmp	r3, #15
 8003024:	d921      	bls.n	800306a <UART_SetConfig+0x41e>
 8003026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003028:	2380      	movs	r3, #128	; 0x80
 800302a:	025b      	lsls	r3, r3, #9
 800302c:	429a      	cmp	r2, r3
 800302e:	d21c      	bcs.n	800306a <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003032:	b29a      	uxth	r2, r3
 8003034:	200e      	movs	r0, #14
 8003036:	2418      	movs	r4, #24
 8003038:	1903      	adds	r3, r0, r4
 800303a:	19db      	adds	r3, r3, r7
 800303c:	210f      	movs	r1, #15
 800303e:	438a      	bics	r2, r1
 8003040:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003044:	085b      	lsrs	r3, r3, #1
 8003046:	b29b      	uxth	r3, r3
 8003048:	2207      	movs	r2, #7
 800304a:	4013      	ands	r3, r2
 800304c:	b299      	uxth	r1, r3
 800304e:	1903      	adds	r3, r0, r4
 8003050:	19db      	adds	r3, r3, r7
 8003052:	1902      	adds	r2, r0, r4
 8003054:	19d2      	adds	r2, r2, r7
 8003056:	8812      	ldrh	r2, [r2, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	1902      	adds	r2, r0, r4
 8003062:	19d2      	adds	r2, r2, r7
 8003064:	8812      	ldrh	r2, [r2, #0]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	e05d      	b.n	8003126 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 800306a:	231a      	movs	r3, #26
 800306c:	2218      	movs	r2, #24
 800306e:	189b      	adds	r3, r3, r2
 8003070:	19db      	adds	r3, r3, r7
 8003072:	2201      	movs	r2, #1
 8003074:	701a      	strb	r2, [r3, #0]
 8003076:	e056      	b.n	8003126 <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003078:	231b      	movs	r3, #27
 800307a:	2218      	movs	r2, #24
 800307c:	189b      	adds	r3, r3, r2
 800307e:	19db      	adds	r3, r3, r7
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b08      	cmp	r3, #8
 8003084:	d822      	bhi.n	80030cc <UART_SetConfig+0x480>
 8003086:	009a      	lsls	r2, r3, #2
 8003088:	4b31      	ldr	r3, [pc, #196]	; (8003150 <UART_SetConfig+0x504>)
 800308a:	18d3      	adds	r3, r2, r3
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003090:	f7ff fb50 	bl	8002734 <HAL_RCC_GetPCLK1Freq>
 8003094:	0003      	movs	r3, r0
 8003096:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003098:	e021      	b.n	80030de <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800309a:	f7ff fb61 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 800309e:	0003      	movs	r3, r0
 80030a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030a2:	e01c      	b.n	80030de <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030a4:	4b27      	ldr	r3, [pc, #156]	; (8003144 <UART_SetConfig+0x4f8>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2210      	movs	r2, #16
 80030aa:	4013      	ands	r3, r2
 80030ac:	d002      	beq.n	80030b4 <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80030ae:	4b26      	ldr	r3, [pc, #152]	; (8003148 <UART_SetConfig+0x4fc>)
 80030b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80030b2:	e014      	b.n	80030de <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 80030b4:	4b25      	ldr	r3, [pc, #148]	; (800314c <UART_SetConfig+0x500>)
 80030b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030b8:	e011      	b.n	80030de <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030ba:	f7ff fa8b 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 80030be:	0003      	movs	r3, r0
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030c2:	e00c      	b.n	80030de <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	021b      	lsls	r3, r3, #8
 80030c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030ca:	e008      	b.n	80030de <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80030d0:	231a      	movs	r3, #26
 80030d2:	2218      	movs	r2, #24
 80030d4:	189b      	adds	r3, r3, r2
 80030d6:	19db      	adds	r3, r3, r7
 80030d8:	2201      	movs	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
        break;
 80030dc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80030de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d020      	beq.n	8003126 <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	085a      	lsrs	r2, r3, #1
 80030ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ec:	18d2      	adds	r2, r2, r3
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	0019      	movs	r1, r3
 80030f4:	0010      	movs	r0, r2
 80030f6:	f7fd f811 	bl	800011c <__udivsi3>
 80030fa:	0003      	movs	r3, r0
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003102:	2b0f      	cmp	r3, #15
 8003104:	d909      	bls.n	800311a <UART_SetConfig+0x4ce>
 8003106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	025b      	lsls	r3, r3, #9
 800310c:	429a      	cmp	r2, r3
 800310e:	d204      	bcs.n	800311a <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003116:	60da      	str	r2, [r3, #12]
 8003118:	e005      	b.n	8003126 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 800311a:	231a      	movs	r3, #26
 800311c:	2218      	movs	r2, #24
 800311e:	189b      	adds	r3, r3, r2
 8003120:	19db      	adds	r3, r3, r7
 8003122:	2201      	movs	r2, #1
 8003124:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	2200      	movs	r2, #0
 800312a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	2200      	movs	r2, #0
 8003130:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003132:	231a      	movs	r3, #26
 8003134:	2218      	movs	r2, #24
 8003136:	189b      	adds	r3, r3, r2
 8003138:	19db      	adds	r3, r3, r7
 800313a:	781b      	ldrb	r3, [r3, #0]
}
 800313c:	0018      	movs	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	b00e      	add	sp, #56	; 0x38
 8003142:	bdb0      	pop	{r4, r5, r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	003d0900 	.word	0x003d0900
 800314c:	00f42400 	.word	0x00f42400
 8003150:	080045d8 	.word	0x080045d8

08003154 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	2201      	movs	r2, #1
 8003162:	4013      	ands	r3, r2
 8003164:	d00b      	beq.n	800317e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	4a4a      	ldr	r2, [pc, #296]	; (8003298 <UART_AdvFeatureConfig+0x144>)
 800316e:	4013      	ands	r3, r2
 8003170:	0019      	movs	r1, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	2202      	movs	r2, #2
 8003184:	4013      	ands	r3, r2
 8003186:	d00b      	beq.n	80031a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4a43      	ldr	r2, [pc, #268]	; (800329c <UART_AdvFeatureConfig+0x148>)
 8003190:	4013      	ands	r3, r2
 8003192:	0019      	movs	r1, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a4:	2204      	movs	r2, #4
 80031a6:	4013      	ands	r3, r2
 80031a8:	d00b      	beq.n	80031c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	4a3b      	ldr	r2, [pc, #236]	; (80032a0 <UART_AdvFeatureConfig+0x14c>)
 80031b2:	4013      	ands	r3, r2
 80031b4:	0019      	movs	r1, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2208      	movs	r2, #8
 80031c8:	4013      	ands	r3, r2
 80031ca:	d00b      	beq.n	80031e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4a34      	ldr	r2, [pc, #208]	; (80032a4 <UART_AdvFeatureConfig+0x150>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	0019      	movs	r1, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	2210      	movs	r2, #16
 80031ea:	4013      	ands	r3, r2
 80031ec:	d00b      	beq.n	8003206 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	4a2c      	ldr	r2, [pc, #176]	; (80032a8 <UART_AdvFeatureConfig+0x154>)
 80031f6:	4013      	ands	r3, r2
 80031f8:	0019      	movs	r1, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	2220      	movs	r2, #32
 800320c:	4013      	ands	r3, r2
 800320e:	d00b      	beq.n	8003228 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	4a25      	ldr	r2, [pc, #148]	; (80032ac <UART_AdvFeatureConfig+0x158>)
 8003218:	4013      	ands	r3, r2
 800321a:	0019      	movs	r1, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	2240      	movs	r2, #64	; 0x40
 800322e:	4013      	ands	r3, r2
 8003230:	d01d      	beq.n	800326e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4a1d      	ldr	r2, [pc, #116]	; (80032b0 <UART_AdvFeatureConfig+0x15c>)
 800323a:	4013      	ands	r3, r2
 800323c:	0019      	movs	r1, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800324e:	2380      	movs	r3, #128	; 0x80
 8003250:	035b      	lsls	r3, r3, #13
 8003252:	429a      	cmp	r2, r3
 8003254:	d10b      	bne.n	800326e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	4a15      	ldr	r2, [pc, #84]	; (80032b4 <UART_AdvFeatureConfig+0x160>)
 800325e:	4013      	ands	r3, r2
 8003260:	0019      	movs	r1, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	2280      	movs	r2, #128	; 0x80
 8003274:	4013      	ands	r3, r2
 8003276:	d00b      	beq.n	8003290 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	4a0e      	ldr	r2, [pc, #56]	; (80032b8 <UART_AdvFeatureConfig+0x164>)
 8003280:	4013      	ands	r3, r2
 8003282:	0019      	movs	r1, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	605a      	str	r2, [r3, #4]
  }
}
 8003290:	46c0      	nop			; (mov r8, r8)
 8003292:	46bd      	mov	sp, r7
 8003294:	b002      	add	sp, #8
 8003296:	bd80      	pop	{r7, pc}
 8003298:	fffdffff 	.word	0xfffdffff
 800329c:	fffeffff 	.word	0xfffeffff
 80032a0:	fffbffff 	.word	0xfffbffff
 80032a4:	ffff7fff 	.word	0xffff7fff
 80032a8:	ffffefff 	.word	0xffffefff
 80032ac:	ffffdfff 	.word	0xffffdfff
 80032b0:	ffefffff 	.word	0xffefffff
 80032b4:	ff9fffff 	.word	0xff9fffff
 80032b8:	fff7ffff 	.word	0xfff7ffff

080032bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af02      	add	r7, sp, #8
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	2100      	movs	r1, #0
 80032ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032cc:	f7fd fcb4 	bl	8000c38 <HAL_GetTick>
 80032d0:	0003      	movs	r3, r0
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2208      	movs	r2, #8
 80032dc:	4013      	ands	r3, r2
 80032de:	2b08      	cmp	r3, #8
 80032e0:	d10c      	bne.n	80032fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2280      	movs	r2, #128	; 0x80
 80032e6:	0391      	lsls	r1, r2, #14
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4a17      	ldr	r2, [pc, #92]	; (8003348 <UART_CheckIdleState+0x8c>)
 80032ec:	9200      	str	r2, [sp, #0]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f000 f82c 	bl	800334c <UART_WaitOnFlagUntilTimeout>
 80032f4:	1e03      	subs	r3, r0, #0
 80032f6:	d001      	beq.n	80032fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e021      	b.n	8003340 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2204      	movs	r2, #4
 8003304:	4013      	ands	r3, r2
 8003306:	2b04      	cmp	r3, #4
 8003308:	d10c      	bne.n	8003324 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2280      	movs	r2, #128	; 0x80
 800330e:	03d1      	lsls	r1, r2, #15
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	4a0d      	ldr	r2, [pc, #52]	; (8003348 <UART_CheckIdleState+0x8c>)
 8003314:	9200      	str	r2, [sp, #0]
 8003316:	2200      	movs	r2, #0
 8003318:	f000 f818 	bl	800334c <UART_WaitOnFlagUntilTimeout>
 800331c:	1e03      	subs	r3, r0, #0
 800331e:	d001      	beq.n	8003324 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e00d      	b.n	8003340 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2220      	movs	r2, #32
 800332e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2274      	movs	r2, #116	; 0x74
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	0018      	movs	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	b004      	add	sp, #16
 8003346:	bd80      	pop	{r7, pc}
 8003348:	01ffffff 	.word	0x01ffffff

0800334c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b094      	sub	sp, #80	; 0x50
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	1dfb      	adds	r3, r7, #7
 800335a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800335c:	e0a3      	b.n	80034a6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003360:	3301      	adds	r3, #1
 8003362:	d100      	bne.n	8003366 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003364:	e09f      	b.n	80034a6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003366:	f7fd fc67 	bl	8000c38 <HAL_GetTick>
 800336a:	0002      	movs	r2, r0
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003372:	429a      	cmp	r2, r3
 8003374:	d302      	bcc.n	800337c <UART_WaitOnFlagUntilTimeout+0x30>
 8003376:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003378:	2b00      	cmp	r3, #0
 800337a:	d13d      	bne.n	80033f8 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800337c:	f3ef 8310 	mrs	r3, PRIMASK
 8003380:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003382:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003384:	647b      	str	r3, [r7, #68]	; 0x44
 8003386:	2301      	movs	r3, #1
 8003388:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800338a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338c:	f383 8810 	msr	PRIMASK, r3
}
 8003390:	46c0      	nop			; (mov r8, r8)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	494c      	ldr	r1, [pc, #304]	; (80034d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 800339e:	400a      	ands	r2, r1
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033a4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a8:	f383 8810 	msr	PRIMASK, r3
}
 80033ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033ae:	f3ef 8310 	mrs	r3, PRIMASK
 80033b2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80033b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b6:	643b      	str	r3, [r7, #64]	; 0x40
 80033b8:	2301      	movs	r3, #1
 80033ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033be:	f383 8810 	msr	PRIMASK, r3
}
 80033c2:	46c0      	nop			; (mov r8, r8)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2101      	movs	r1, #1
 80033d0:	438a      	bics	r2, r1
 80033d2:	609a      	str	r2, [r3, #8]
 80033d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033da:	f383 8810 	msr	PRIMASK, r3
}
 80033de:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2220      	movs	r2, #32
 80033e4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2220      	movs	r2, #32
 80033ea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2274      	movs	r2, #116	; 0x74
 80033f0:	2100      	movs	r1, #0
 80033f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e067      	b.n	80034c8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2204      	movs	r2, #4
 8003400:	4013      	ands	r3, r2
 8003402:	d050      	beq.n	80034a6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69da      	ldr	r2, [r3, #28]
 800340a:	2380      	movs	r3, #128	; 0x80
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	401a      	ands	r2, r3
 8003410:	2380      	movs	r3, #128	; 0x80
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	429a      	cmp	r2, r3
 8003416:	d146      	bne.n	80034a6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2280      	movs	r2, #128	; 0x80
 800341e:	0112      	lsls	r2, r2, #4
 8003420:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003422:	f3ef 8310 	mrs	r3, PRIMASK
 8003426:	613b      	str	r3, [r7, #16]
  return(result);
 8003428:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800342a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800342c:	2301      	movs	r3, #1
 800342e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f383 8810 	msr	PRIMASK, r3
}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4923      	ldr	r1, [pc, #140]	; (80034d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003444:	400a      	ands	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800344a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	f383 8810 	msr	PRIMASK, r3
}
 8003452:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003454:	f3ef 8310 	mrs	r3, PRIMASK
 8003458:	61fb      	str	r3, [r7, #28]
  return(result);
 800345a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800345c:	64bb      	str	r3, [r7, #72]	; 0x48
 800345e:	2301      	movs	r3, #1
 8003460:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	f383 8810 	msr	PRIMASK, r3
}
 8003468:	46c0      	nop			; (mov r8, r8)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2101      	movs	r1, #1
 8003476:	438a      	bics	r2, r1
 8003478:	609a      	str	r2, [r3, #8]
 800347a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800347c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	f383 8810 	msr	PRIMASK, r3
}
 8003484:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2220      	movs	r2, #32
 800348a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2280      	movs	r2, #128	; 0x80
 8003496:	2120      	movs	r1, #32
 8003498:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2274      	movs	r2, #116	; 0x74
 800349e:	2100      	movs	r1, #0
 80034a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e010      	b.n	80034c8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	4013      	ands	r3, r2
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	425a      	negs	r2, r3
 80034b6:	4153      	adcs	r3, r2
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	001a      	movs	r2, r3
 80034bc:	1dfb      	adds	r3, r7, #7
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d100      	bne.n	80034c6 <UART_WaitOnFlagUntilTimeout+0x17a>
 80034c4:	e74b      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	0018      	movs	r0, r3
 80034ca:	46bd      	mov	sp, r7
 80034cc:	b014      	add	sp, #80	; 0x50
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	fffffe5f 	.word	0xfffffe5f

080034d4 <__errno>:
 80034d4:	4b01      	ldr	r3, [pc, #4]	; (80034dc <__errno+0x8>)
 80034d6:	6818      	ldr	r0, [r3, #0]
 80034d8:	4770      	bx	lr
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	2000000c 	.word	0x2000000c

080034e0 <__libc_init_array>:
 80034e0:	b570      	push	{r4, r5, r6, lr}
 80034e2:	2600      	movs	r6, #0
 80034e4:	4d0c      	ldr	r5, [pc, #48]	; (8003518 <__libc_init_array+0x38>)
 80034e6:	4c0d      	ldr	r4, [pc, #52]	; (800351c <__libc_init_array+0x3c>)
 80034e8:	1b64      	subs	r4, r4, r5
 80034ea:	10a4      	asrs	r4, r4, #2
 80034ec:	42a6      	cmp	r6, r4
 80034ee:	d109      	bne.n	8003504 <__libc_init_array+0x24>
 80034f0:	2600      	movs	r6, #0
 80034f2:	f000 fff9 	bl	80044e8 <_init>
 80034f6:	4d0a      	ldr	r5, [pc, #40]	; (8003520 <__libc_init_array+0x40>)
 80034f8:	4c0a      	ldr	r4, [pc, #40]	; (8003524 <__libc_init_array+0x44>)
 80034fa:	1b64      	subs	r4, r4, r5
 80034fc:	10a4      	asrs	r4, r4, #2
 80034fe:	42a6      	cmp	r6, r4
 8003500:	d105      	bne.n	800350e <__libc_init_array+0x2e>
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	00b3      	lsls	r3, r6, #2
 8003506:	58eb      	ldr	r3, [r5, r3]
 8003508:	4798      	blx	r3
 800350a:	3601      	adds	r6, #1
 800350c:	e7ee      	b.n	80034ec <__libc_init_array+0xc>
 800350e:	00b3      	lsls	r3, r6, #2
 8003510:	58eb      	ldr	r3, [r5, r3]
 8003512:	4798      	blx	r3
 8003514:	3601      	adds	r6, #1
 8003516:	e7f2      	b.n	80034fe <__libc_init_array+0x1e>
 8003518:	0800469c 	.word	0x0800469c
 800351c:	0800469c 	.word	0x0800469c
 8003520:	0800469c 	.word	0x0800469c
 8003524:	080046a0 	.word	0x080046a0

08003528 <memset>:
 8003528:	0003      	movs	r3, r0
 800352a:	1882      	adds	r2, r0, r2
 800352c:	4293      	cmp	r3, r2
 800352e:	d100      	bne.n	8003532 <memset+0xa>
 8003530:	4770      	bx	lr
 8003532:	7019      	strb	r1, [r3, #0]
 8003534:	3301      	adds	r3, #1
 8003536:	e7f9      	b.n	800352c <memset+0x4>

08003538 <iprintf>:
 8003538:	b40f      	push	{r0, r1, r2, r3}
 800353a:	4b0b      	ldr	r3, [pc, #44]	; (8003568 <iprintf+0x30>)
 800353c:	b513      	push	{r0, r1, r4, lr}
 800353e:	681c      	ldr	r4, [r3, #0]
 8003540:	2c00      	cmp	r4, #0
 8003542:	d005      	beq.n	8003550 <iprintf+0x18>
 8003544:	69a3      	ldr	r3, [r4, #24]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d102      	bne.n	8003550 <iprintf+0x18>
 800354a:	0020      	movs	r0, r4
 800354c:	f000 f870 	bl	8003630 <__sinit>
 8003550:	ab05      	add	r3, sp, #20
 8003552:	0020      	movs	r0, r4
 8003554:	9a04      	ldr	r2, [sp, #16]
 8003556:	68a1      	ldr	r1, [r4, #8]
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	f000 f9cd 	bl	80038f8 <_vfiprintf_r>
 800355e:	bc16      	pop	{r1, r2, r4}
 8003560:	bc08      	pop	{r3}
 8003562:	b004      	add	sp, #16
 8003564:	4718      	bx	r3
 8003566:	46c0      	nop			; (mov r8, r8)
 8003568:	2000000c 	.word	0x2000000c

0800356c <std>:
 800356c:	2300      	movs	r3, #0
 800356e:	b510      	push	{r4, lr}
 8003570:	0004      	movs	r4, r0
 8003572:	6003      	str	r3, [r0, #0]
 8003574:	6043      	str	r3, [r0, #4]
 8003576:	6083      	str	r3, [r0, #8]
 8003578:	8181      	strh	r1, [r0, #12]
 800357a:	6643      	str	r3, [r0, #100]	; 0x64
 800357c:	0019      	movs	r1, r3
 800357e:	81c2      	strh	r2, [r0, #14]
 8003580:	6103      	str	r3, [r0, #16]
 8003582:	6143      	str	r3, [r0, #20]
 8003584:	6183      	str	r3, [r0, #24]
 8003586:	2208      	movs	r2, #8
 8003588:	305c      	adds	r0, #92	; 0x5c
 800358a:	f7ff ffcd 	bl	8003528 <memset>
 800358e:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <std+0x38>)
 8003590:	6224      	str	r4, [r4, #32]
 8003592:	6263      	str	r3, [r4, #36]	; 0x24
 8003594:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <std+0x3c>)
 8003596:	62a3      	str	r3, [r4, #40]	; 0x28
 8003598:	4b04      	ldr	r3, [pc, #16]	; (80035ac <std+0x40>)
 800359a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800359c:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <std+0x44>)
 800359e:	6323      	str	r3, [r4, #48]	; 0x30
 80035a0:	bd10      	pop	{r4, pc}
 80035a2:	46c0      	nop			; (mov r8, r8)
 80035a4:	08003e95 	.word	0x08003e95
 80035a8:	08003ebd 	.word	0x08003ebd
 80035ac:	08003ef5 	.word	0x08003ef5
 80035b0:	08003f21 	.word	0x08003f21

080035b4 <_cleanup_r>:
 80035b4:	b510      	push	{r4, lr}
 80035b6:	4902      	ldr	r1, [pc, #8]	; (80035c0 <_cleanup_r+0xc>)
 80035b8:	f000 f8ba 	bl	8003730 <_fwalk_reent>
 80035bc:	bd10      	pop	{r4, pc}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	0800422d 	.word	0x0800422d

080035c4 <__sfmoreglue>:
 80035c4:	b570      	push	{r4, r5, r6, lr}
 80035c6:	2568      	movs	r5, #104	; 0x68
 80035c8:	1e4a      	subs	r2, r1, #1
 80035ca:	4355      	muls	r5, r2
 80035cc:	000e      	movs	r6, r1
 80035ce:	0029      	movs	r1, r5
 80035d0:	3174      	adds	r1, #116	; 0x74
 80035d2:	f000 f8f3 	bl	80037bc <_malloc_r>
 80035d6:	1e04      	subs	r4, r0, #0
 80035d8:	d008      	beq.n	80035ec <__sfmoreglue+0x28>
 80035da:	2100      	movs	r1, #0
 80035dc:	002a      	movs	r2, r5
 80035de:	6001      	str	r1, [r0, #0]
 80035e0:	6046      	str	r6, [r0, #4]
 80035e2:	300c      	adds	r0, #12
 80035e4:	60a0      	str	r0, [r4, #8]
 80035e6:	3268      	adds	r2, #104	; 0x68
 80035e8:	f7ff ff9e 	bl	8003528 <memset>
 80035ec:	0020      	movs	r0, r4
 80035ee:	bd70      	pop	{r4, r5, r6, pc}

080035f0 <__sfp_lock_acquire>:
 80035f0:	b510      	push	{r4, lr}
 80035f2:	4802      	ldr	r0, [pc, #8]	; (80035fc <__sfp_lock_acquire+0xc>)
 80035f4:	f000 f8bd 	bl	8003772 <__retarget_lock_acquire_recursive>
 80035f8:	bd10      	pop	{r4, pc}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	20000191 	.word	0x20000191

08003600 <__sfp_lock_release>:
 8003600:	b510      	push	{r4, lr}
 8003602:	4802      	ldr	r0, [pc, #8]	; (800360c <__sfp_lock_release+0xc>)
 8003604:	f000 f8b6 	bl	8003774 <__retarget_lock_release_recursive>
 8003608:	bd10      	pop	{r4, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	20000191 	.word	0x20000191

08003610 <__sinit_lock_acquire>:
 8003610:	b510      	push	{r4, lr}
 8003612:	4802      	ldr	r0, [pc, #8]	; (800361c <__sinit_lock_acquire+0xc>)
 8003614:	f000 f8ad 	bl	8003772 <__retarget_lock_acquire_recursive>
 8003618:	bd10      	pop	{r4, pc}
 800361a:	46c0      	nop			; (mov r8, r8)
 800361c:	20000192 	.word	0x20000192

08003620 <__sinit_lock_release>:
 8003620:	b510      	push	{r4, lr}
 8003622:	4802      	ldr	r0, [pc, #8]	; (800362c <__sinit_lock_release+0xc>)
 8003624:	f000 f8a6 	bl	8003774 <__retarget_lock_release_recursive>
 8003628:	bd10      	pop	{r4, pc}
 800362a:	46c0      	nop			; (mov r8, r8)
 800362c:	20000192 	.word	0x20000192

08003630 <__sinit>:
 8003630:	b513      	push	{r0, r1, r4, lr}
 8003632:	0004      	movs	r4, r0
 8003634:	f7ff ffec 	bl	8003610 <__sinit_lock_acquire>
 8003638:	69a3      	ldr	r3, [r4, #24]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d002      	beq.n	8003644 <__sinit+0x14>
 800363e:	f7ff ffef 	bl	8003620 <__sinit_lock_release>
 8003642:	bd13      	pop	{r0, r1, r4, pc}
 8003644:	64a3      	str	r3, [r4, #72]	; 0x48
 8003646:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003648:	6523      	str	r3, [r4, #80]	; 0x50
 800364a:	4b13      	ldr	r3, [pc, #76]	; (8003698 <__sinit+0x68>)
 800364c:	4a13      	ldr	r2, [pc, #76]	; (800369c <__sinit+0x6c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	62a2      	str	r2, [r4, #40]	; 0x28
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	42a3      	cmp	r3, r4
 8003656:	d101      	bne.n	800365c <__sinit+0x2c>
 8003658:	2301      	movs	r3, #1
 800365a:	61a3      	str	r3, [r4, #24]
 800365c:	0020      	movs	r0, r4
 800365e:	f000 f81f 	bl	80036a0 <__sfp>
 8003662:	6060      	str	r0, [r4, #4]
 8003664:	0020      	movs	r0, r4
 8003666:	f000 f81b 	bl	80036a0 <__sfp>
 800366a:	60a0      	str	r0, [r4, #8]
 800366c:	0020      	movs	r0, r4
 800366e:	f000 f817 	bl	80036a0 <__sfp>
 8003672:	2200      	movs	r2, #0
 8003674:	2104      	movs	r1, #4
 8003676:	60e0      	str	r0, [r4, #12]
 8003678:	6860      	ldr	r0, [r4, #4]
 800367a:	f7ff ff77 	bl	800356c <std>
 800367e:	2201      	movs	r2, #1
 8003680:	2109      	movs	r1, #9
 8003682:	68a0      	ldr	r0, [r4, #8]
 8003684:	f7ff ff72 	bl	800356c <std>
 8003688:	2202      	movs	r2, #2
 800368a:	2112      	movs	r1, #18
 800368c:	68e0      	ldr	r0, [r4, #12]
 800368e:	f7ff ff6d 	bl	800356c <std>
 8003692:	2301      	movs	r3, #1
 8003694:	61a3      	str	r3, [r4, #24]
 8003696:	e7d2      	b.n	800363e <__sinit+0xe>
 8003698:	080045fc 	.word	0x080045fc
 800369c:	080035b5 	.word	0x080035b5

080036a0 <__sfp>:
 80036a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a2:	0007      	movs	r7, r0
 80036a4:	f7ff ffa4 	bl	80035f0 <__sfp_lock_acquire>
 80036a8:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <__sfp+0x88>)
 80036aa:	681e      	ldr	r6, [r3, #0]
 80036ac:	69b3      	ldr	r3, [r6, #24]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d102      	bne.n	80036b8 <__sfp+0x18>
 80036b2:	0030      	movs	r0, r6
 80036b4:	f7ff ffbc 	bl	8003630 <__sinit>
 80036b8:	3648      	adds	r6, #72	; 0x48
 80036ba:	68b4      	ldr	r4, [r6, #8]
 80036bc:	6873      	ldr	r3, [r6, #4]
 80036be:	3b01      	subs	r3, #1
 80036c0:	d504      	bpl.n	80036cc <__sfp+0x2c>
 80036c2:	6833      	ldr	r3, [r6, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d022      	beq.n	800370e <__sfp+0x6e>
 80036c8:	6836      	ldr	r6, [r6, #0]
 80036ca:	e7f6      	b.n	80036ba <__sfp+0x1a>
 80036cc:	220c      	movs	r2, #12
 80036ce:	5ea5      	ldrsh	r5, [r4, r2]
 80036d0:	2d00      	cmp	r5, #0
 80036d2:	d11a      	bne.n	800370a <__sfp+0x6a>
 80036d4:	0020      	movs	r0, r4
 80036d6:	4b15      	ldr	r3, [pc, #84]	; (800372c <__sfp+0x8c>)
 80036d8:	3058      	adds	r0, #88	; 0x58
 80036da:	60e3      	str	r3, [r4, #12]
 80036dc:	6665      	str	r5, [r4, #100]	; 0x64
 80036de:	f000 f847 	bl	8003770 <__retarget_lock_init_recursive>
 80036e2:	f7ff ff8d 	bl	8003600 <__sfp_lock_release>
 80036e6:	0020      	movs	r0, r4
 80036e8:	2208      	movs	r2, #8
 80036ea:	0029      	movs	r1, r5
 80036ec:	6025      	str	r5, [r4, #0]
 80036ee:	60a5      	str	r5, [r4, #8]
 80036f0:	6065      	str	r5, [r4, #4]
 80036f2:	6125      	str	r5, [r4, #16]
 80036f4:	6165      	str	r5, [r4, #20]
 80036f6:	61a5      	str	r5, [r4, #24]
 80036f8:	305c      	adds	r0, #92	; 0x5c
 80036fa:	f7ff ff15 	bl	8003528 <memset>
 80036fe:	6365      	str	r5, [r4, #52]	; 0x34
 8003700:	63a5      	str	r5, [r4, #56]	; 0x38
 8003702:	64a5      	str	r5, [r4, #72]	; 0x48
 8003704:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003706:	0020      	movs	r0, r4
 8003708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800370a:	3468      	adds	r4, #104	; 0x68
 800370c:	e7d7      	b.n	80036be <__sfp+0x1e>
 800370e:	2104      	movs	r1, #4
 8003710:	0038      	movs	r0, r7
 8003712:	f7ff ff57 	bl	80035c4 <__sfmoreglue>
 8003716:	1e04      	subs	r4, r0, #0
 8003718:	6030      	str	r0, [r6, #0]
 800371a:	d1d5      	bne.n	80036c8 <__sfp+0x28>
 800371c:	f7ff ff70 	bl	8003600 <__sfp_lock_release>
 8003720:	230c      	movs	r3, #12
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	e7ef      	b.n	8003706 <__sfp+0x66>
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	080045fc 	.word	0x080045fc
 800372c:	ffff0001 	.word	0xffff0001

08003730 <_fwalk_reent>:
 8003730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003732:	0004      	movs	r4, r0
 8003734:	0006      	movs	r6, r0
 8003736:	2700      	movs	r7, #0
 8003738:	9101      	str	r1, [sp, #4]
 800373a:	3448      	adds	r4, #72	; 0x48
 800373c:	6863      	ldr	r3, [r4, #4]
 800373e:	68a5      	ldr	r5, [r4, #8]
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	9b00      	ldr	r3, [sp, #0]
 8003744:	3b01      	subs	r3, #1
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	d504      	bpl.n	8003754 <_fwalk_reent+0x24>
 800374a:	6824      	ldr	r4, [r4, #0]
 800374c:	2c00      	cmp	r4, #0
 800374e:	d1f5      	bne.n	800373c <_fwalk_reent+0xc>
 8003750:	0038      	movs	r0, r7
 8003752:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003754:	89ab      	ldrh	r3, [r5, #12]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d908      	bls.n	800376c <_fwalk_reent+0x3c>
 800375a:	220e      	movs	r2, #14
 800375c:	5eab      	ldrsh	r3, [r5, r2]
 800375e:	3301      	adds	r3, #1
 8003760:	d004      	beq.n	800376c <_fwalk_reent+0x3c>
 8003762:	0029      	movs	r1, r5
 8003764:	0030      	movs	r0, r6
 8003766:	9b01      	ldr	r3, [sp, #4]
 8003768:	4798      	blx	r3
 800376a:	4307      	orrs	r7, r0
 800376c:	3568      	adds	r5, #104	; 0x68
 800376e:	e7e8      	b.n	8003742 <_fwalk_reent+0x12>

08003770 <__retarget_lock_init_recursive>:
 8003770:	4770      	bx	lr

08003772 <__retarget_lock_acquire_recursive>:
 8003772:	4770      	bx	lr

08003774 <__retarget_lock_release_recursive>:
 8003774:	4770      	bx	lr
	...

08003778 <sbrk_aligned>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	4e0f      	ldr	r6, [pc, #60]	; (80037b8 <sbrk_aligned+0x40>)
 800377c:	000d      	movs	r5, r1
 800377e:	6831      	ldr	r1, [r6, #0]
 8003780:	0004      	movs	r4, r0
 8003782:	2900      	cmp	r1, #0
 8003784:	d102      	bne.n	800378c <sbrk_aligned+0x14>
 8003786:	f000 fb73 	bl	8003e70 <_sbrk_r>
 800378a:	6030      	str	r0, [r6, #0]
 800378c:	0029      	movs	r1, r5
 800378e:	0020      	movs	r0, r4
 8003790:	f000 fb6e 	bl	8003e70 <_sbrk_r>
 8003794:	1c43      	adds	r3, r0, #1
 8003796:	d00a      	beq.n	80037ae <sbrk_aligned+0x36>
 8003798:	2303      	movs	r3, #3
 800379a:	1cc5      	adds	r5, r0, #3
 800379c:	439d      	bics	r5, r3
 800379e:	42a8      	cmp	r0, r5
 80037a0:	d007      	beq.n	80037b2 <sbrk_aligned+0x3a>
 80037a2:	1a29      	subs	r1, r5, r0
 80037a4:	0020      	movs	r0, r4
 80037a6:	f000 fb63 	bl	8003e70 <_sbrk_r>
 80037aa:	1c43      	adds	r3, r0, #1
 80037ac:	d101      	bne.n	80037b2 <sbrk_aligned+0x3a>
 80037ae:	2501      	movs	r5, #1
 80037b0:	426d      	negs	r5, r5
 80037b2:	0028      	movs	r0, r5
 80037b4:	bd70      	pop	{r4, r5, r6, pc}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	20000198 	.word	0x20000198

080037bc <_malloc_r>:
 80037bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037be:	2203      	movs	r2, #3
 80037c0:	1ccb      	adds	r3, r1, #3
 80037c2:	4393      	bics	r3, r2
 80037c4:	3308      	adds	r3, #8
 80037c6:	0006      	movs	r6, r0
 80037c8:	001f      	movs	r7, r3
 80037ca:	2b0c      	cmp	r3, #12
 80037cc:	d232      	bcs.n	8003834 <_malloc_r+0x78>
 80037ce:	270c      	movs	r7, #12
 80037d0:	42b9      	cmp	r1, r7
 80037d2:	d831      	bhi.n	8003838 <_malloc_r+0x7c>
 80037d4:	0030      	movs	r0, r6
 80037d6:	f000 fdf5 	bl	80043c4 <__malloc_lock>
 80037da:	4d32      	ldr	r5, [pc, #200]	; (80038a4 <_malloc_r+0xe8>)
 80037dc:	682b      	ldr	r3, [r5, #0]
 80037de:	001c      	movs	r4, r3
 80037e0:	2c00      	cmp	r4, #0
 80037e2:	d12e      	bne.n	8003842 <_malloc_r+0x86>
 80037e4:	0039      	movs	r1, r7
 80037e6:	0030      	movs	r0, r6
 80037e8:	f7ff ffc6 	bl	8003778 <sbrk_aligned>
 80037ec:	0004      	movs	r4, r0
 80037ee:	1c43      	adds	r3, r0, #1
 80037f0:	d11e      	bne.n	8003830 <_malloc_r+0x74>
 80037f2:	682c      	ldr	r4, [r5, #0]
 80037f4:	0025      	movs	r5, r4
 80037f6:	2d00      	cmp	r5, #0
 80037f8:	d14a      	bne.n	8003890 <_malloc_r+0xd4>
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	0029      	movs	r1, r5
 80037fe:	18e3      	adds	r3, r4, r3
 8003800:	0030      	movs	r0, r6
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	f000 fb34 	bl	8003e70 <_sbrk_r>
 8003808:	9b01      	ldr	r3, [sp, #4]
 800380a:	4283      	cmp	r3, r0
 800380c:	d143      	bne.n	8003896 <_malloc_r+0xda>
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	3703      	adds	r7, #3
 8003812:	1aff      	subs	r7, r7, r3
 8003814:	2303      	movs	r3, #3
 8003816:	439f      	bics	r7, r3
 8003818:	3708      	adds	r7, #8
 800381a:	2f0c      	cmp	r7, #12
 800381c:	d200      	bcs.n	8003820 <_malloc_r+0x64>
 800381e:	270c      	movs	r7, #12
 8003820:	0039      	movs	r1, r7
 8003822:	0030      	movs	r0, r6
 8003824:	f7ff ffa8 	bl	8003778 <sbrk_aligned>
 8003828:	1c43      	adds	r3, r0, #1
 800382a:	d034      	beq.n	8003896 <_malloc_r+0xda>
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	19df      	adds	r7, r3, r7
 8003830:	6027      	str	r7, [r4, #0]
 8003832:	e013      	b.n	800385c <_malloc_r+0xa0>
 8003834:	2b00      	cmp	r3, #0
 8003836:	dacb      	bge.n	80037d0 <_malloc_r+0x14>
 8003838:	230c      	movs	r3, #12
 800383a:	2500      	movs	r5, #0
 800383c:	6033      	str	r3, [r6, #0]
 800383e:	0028      	movs	r0, r5
 8003840:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003842:	6822      	ldr	r2, [r4, #0]
 8003844:	1bd1      	subs	r1, r2, r7
 8003846:	d420      	bmi.n	800388a <_malloc_r+0xce>
 8003848:	290b      	cmp	r1, #11
 800384a:	d917      	bls.n	800387c <_malloc_r+0xc0>
 800384c:	19e2      	adds	r2, r4, r7
 800384e:	6027      	str	r7, [r4, #0]
 8003850:	42a3      	cmp	r3, r4
 8003852:	d111      	bne.n	8003878 <_malloc_r+0xbc>
 8003854:	602a      	str	r2, [r5, #0]
 8003856:	6863      	ldr	r3, [r4, #4]
 8003858:	6011      	str	r1, [r2, #0]
 800385a:	6053      	str	r3, [r2, #4]
 800385c:	0030      	movs	r0, r6
 800385e:	0025      	movs	r5, r4
 8003860:	f000 fdb8 	bl	80043d4 <__malloc_unlock>
 8003864:	2207      	movs	r2, #7
 8003866:	350b      	adds	r5, #11
 8003868:	1d23      	adds	r3, r4, #4
 800386a:	4395      	bics	r5, r2
 800386c:	1aea      	subs	r2, r5, r3
 800386e:	429d      	cmp	r5, r3
 8003870:	d0e5      	beq.n	800383e <_malloc_r+0x82>
 8003872:	1b5b      	subs	r3, r3, r5
 8003874:	50a3      	str	r3, [r4, r2]
 8003876:	e7e2      	b.n	800383e <_malloc_r+0x82>
 8003878:	605a      	str	r2, [r3, #4]
 800387a:	e7ec      	b.n	8003856 <_malloc_r+0x9a>
 800387c:	6862      	ldr	r2, [r4, #4]
 800387e:	42a3      	cmp	r3, r4
 8003880:	d101      	bne.n	8003886 <_malloc_r+0xca>
 8003882:	602a      	str	r2, [r5, #0]
 8003884:	e7ea      	b.n	800385c <_malloc_r+0xa0>
 8003886:	605a      	str	r2, [r3, #4]
 8003888:	e7e8      	b.n	800385c <_malloc_r+0xa0>
 800388a:	0023      	movs	r3, r4
 800388c:	6864      	ldr	r4, [r4, #4]
 800388e:	e7a7      	b.n	80037e0 <_malloc_r+0x24>
 8003890:	002c      	movs	r4, r5
 8003892:	686d      	ldr	r5, [r5, #4]
 8003894:	e7af      	b.n	80037f6 <_malloc_r+0x3a>
 8003896:	230c      	movs	r3, #12
 8003898:	0030      	movs	r0, r6
 800389a:	6033      	str	r3, [r6, #0]
 800389c:	f000 fd9a 	bl	80043d4 <__malloc_unlock>
 80038a0:	e7cd      	b.n	800383e <_malloc_r+0x82>
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	20000194 	.word	0x20000194

080038a8 <__sfputc_r>:
 80038a8:	6893      	ldr	r3, [r2, #8]
 80038aa:	b510      	push	{r4, lr}
 80038ac:	3b01      	subs	r3, #1
 80038ae:	6093      	str	r3, [r2, #8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	da04      	bge.n	80038be <__sfputc_r+0x16>
 80038b4:	6994      	ldr	r4, [r2, #24]
 80038b6:	42a3      	cmp	r3, r4
 80038b8:	db07      	blt.n	80038ca <__sfputc_r+0x22>
 80038ba:	290a      	cmp	r1, #10
 80038bc:	d005      	beq.n	80038ca <__sfputc_r+0x22>
 80038be:	6813      	ldr	r3, [r2, #0]
 80038c0:	1c58      	adds	r0, r3, #1
 80038c2:	6010      	str	r0, [r2, #0]
 80038c4:	7019      	strb	r1, [r3, #0]
 80038c6:	0008      	movs	r0, r1
 80038c8:	bd10      	pop	{r4, pc}
 80038ca:	f000 fb2f 	bl	8003f2c <__swbuf_r>
 80038ce:	0001      	movs	r1, r0
 80038d0:	e7f9      	b.n	80038c6 <__sfputc_r+0x1e>

080038d2 <__sfputs_r>:
 80038d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038d4:	0006      	movs	r6, r0
 80038d6:	000f      	movs	r7, r1
 80038d8:	0014      	movs	r4, r2
 80038da:	18d5      	adds	r5, r2, r3
 80038dc:	42ac      	cmp	r4, r5
 80038de:	d101      	bne.n	80038e4 <__sfputs_r+0x12>
 80038e0:	2000      	movs	r0, #0
 80038e2:	e007      	b.n	80038f4 <__sfputs_r+0x22>
 80038e4:	7821      	ldrb	r1, [r4, #0]
 80038e6:	003a      	movs	r2, r7
 80038e8:	0030      	movs	r0, r6
 80038ea:	f7ff ffdd 	bl	80038a8 <__sfputc_r>
 80038ee:	3401      	adds	r4, #1
 80038f0:	1c43      	adds	r3, r0, #1
 80038f2:	d1f3      	bne.n	80038dc <__sfputs_r+0xa>
 80038f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038f8 <_vfiprintf_r>:
 80038f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038fa:	b0a1      	sub	sp, #132	; 0x84
 80038fc:	0006      	movs	r6, r0
 80038fe:	000c      	movs	r4, r1
 8003900:	001f      	movs	r7, r3
 8003902:	9203      	str	r2, [sp, #12]
 8003904:	2800      	cmp	r0, #0
 8003906:	d004      	beq.n	8003912 <_vfiprintf_r+0x1a>
 8003908:	6983      	ldr	r3, [r0, #24]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <_vfiprintf_r+0x1a>
 800390e:	f7ff fe8f 	bl	8003630 <__sinit>
 8003912:	4b8e      	ldr	r3, [pc, #568]	; (8003b4c <_vfiprintf_r+0x254>)
 8003914:	429c      	cmp	r4, r3
 8003916:	d11c      	bne.n	8003952 <_vfiprintf_r+0x5a>
 8003918:	6874      	ldr	r4, [r6, #4]
 800391a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800391c:	07db      	lsls	r3, r3, #31
 800391e:	d405      	bmi.n	800392c <_vfiprintf_r+0x34>
 8003920:	89a3      	ldrh	r3, [r4, #12]
 8003922:	059b      	lsls	r3, r3, #22
 8003924:	d402      	bmi.n	800392c <_vfiprintf_r+0x34>
 8003926:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003928:	f7ff ff23 	bl	8003772 <__retarget_lock_acquire_recursive>
 800392c:	89a3      	ldrh	r3, [r4, #12]
 800392e:	071b      	lsls	r3, r3, #28
 8003930:	d502      	bpl.n	8003938 <_vfiprintf_r+0x40>
 8003932:	6923      	ldr	r3, [r4, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d11d      	bne.n	8003974 <_vfiprintf_r+0x7c>
 8003938:	0021      	movs	r1, r4
 800393a:	0030      	movs	r0, r6
 800393c:	f000 fb60 	bl	8004000 <__swsetup_r>
 8003940:	2800      	cmp	r0, #0
 8003942:	d017      	beq.n	8003974 <_vfiprintf_r+0x7c>
 8003944:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003946:	07db      	lsls	r3, r3, #31
 8003948:	d50d      	bpl.n	8003966 <_vfiprintf_r+0x6e>
 800394a:	2001      	movs	r0, #1
 800394c:	4240      	negs	r0, r0
 800394e:	b021      	add	sp, #132	; 0x84
 8003950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003952:	4b7f      	ldr	r3, [pc, #508]	; (8003b50 <_vfiprintf_r+0x258>)
 8003954:	429c      	cmp	r4, r3
 8003956:	d101      	bne.n	800395c <_vfiprintf_r+0x64>
 8003958:	68b4      	ldr	r4, [r6, #8]
 800395a:	e7de      	b.n	800391a <_vfiprintf_r+0x22>
 800395c:	4b7d      	ldr	r3, [pc, #500]	; (8003b54 <_vfiprintf_r+0x25c>)
 800395e:	429c      	cmp	r4, r3
 8003960:	d1db      	bne.n	800391a <_vfiprintf_r+0x22>
 8003962:	68f4      	ldr	r4, [r6, #12]
 8003964:	e7d9      	b.n	800391a <_vfiprintf_r+0x22>
 8003966:	89a3      	ldrh	r3, [r4, #12]
 8003968:	059b      	lsls	r3, r3, #22
 800396a:	d4ee      	bmi.n	800394a <_vfiprintf_r+0x52>
 800396c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800396e:	f7ff ff01 	bl	8003774 <__retarget_lock_release_recursive>
 8003972:	e7ea      	b.n	800394a <_vfiprintf_r+0x52>
 8003974:	2300      	movs	r3, #0
 8003976:	ad08      	add	r5, sp, #32
 8003978:	616b      	str	r3, [r5, #20]
 800397a:	3320      	adds	r3, #32
 800397c:	766b      	strb	r3, [r5, #25]
 800397e:	3310      	adds	r3, #16
 8003980:	76ab      	strb	r3, [r5, #26]
 8003982:	9707      	str	r7, [sp, #28]
 8003984:	9f03      	ldr	r7, [sp, #12]
 8003986:	783b      	ldrb	r3, [r7, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <_vfiprintf_r+0x98>
 800398c:	2b25      	cmp	r3, #37	; 0x25
 800398e:	d14e      	bne.n	8003a2e <_vfiprintf_r+0x136>
 8003990:	9b03      	ldr	r3, [sp, #12]
 8003992:	1afb      	subs	r3, r7, r3
 8003994:	9305      	str	r3, [sp, #20]
 8003996:	9b03      	ldr	r3, [sp, #12]
 8003998:	429f      	cmp	r7, r3
 800399a:	d00d      	beq.n	80039b8 <_vfiprintf_r+0xc0>
 800399c:	9b05      	ldr	r3, [sp, #20]
 800399e:	0021      	movs	r1, r4
 80039a0:	0030      	movs	r0, r6
 80039a2:	9a03      	ldr	r2, [sp, #12]
 80039a4:	f7ff ff95 	bl	80038d2 <__sfputs_r>
 80039a8:	1c43      	adds	r3, r0, #1
 80039aa:	d100      	bne.n	80039ae <_vfiprintf_r+0xb6>
 80039ac:	e0b5      	b.n	8003b1a <_vfiprintf_r+0x222>
 80039ae:	696a      	ldr	r2, [r5, #20]
 80039b0:	9b05      	ldr	r3, [sp, #20]
 80039b2:	4694      	mov	ip, r2
 80039b4:	4463      	add	r3, ip
 80039b6:	616b      	str	r3, [r5, #20]
 80039b8:	783b      	ldrb	r3, [r7, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d100      	bne.n	80039c0 <_vfiprintf_r+0xc8>
 80039be:	e0ac      	b.n	8003b1a <_vfiprintf_r+0x222>
 80039c0:	2201      	movs	r2, #1
 80039c2:	1c7b      	adds	r3, r7, #1
 80039c4:	9303      	str	r3, [sp, #12]
 80039c6:	2300      	movs	r3, #0
 80039c8:	4252      	negs	r2, r2
 80039ca:	606a      	str	r2, [r5, #4]
 80039cc:	a904      	add	r1, sp, #16
 80039ce:	3254      	adds	r2, #84	; 0x54
 80039d0:	1852      	adds	r2, r2, r1
 80039d2:	602b      	str	r3, [r5, #0]
 80039d4:	60eb      	str	r3, [r5, #12]
 80039d6:	60ab      	str	r3, [r5, #8]
 80039d8:	7013      	strb	r3, [r2, #0]
 80039da:	65ab      	str	r3, [r5, #88]	; 0x58
 80039dc:	9b03      	ldr	r3, [sp, #12]
 80039de:	2205      	movs	r2, #5
 80039e0:	7819      	ldrb	r1, [r3, #0]
 80039e2:	485d      	ldr	r0, [pc, #372]	; (8003b58 <_vfiprintf_r+0x260>)
 80039e4:	f000 fce2 	bl	80043ac <memchr>
 80039e8:	9b03      	ldr	r3, [sp, #12]
 80039ea:	1c5f      	adds	r7, r3, #1
 80039ec:	2800      	cmp	r0, #0
 80039ee:	d120      	bne.n	8003a32 <_vfiprintf_r+0x13a>
 80039f0:	682a      	ldr	r2, [r5, #0]
 80039f2:	06d3      	lsls	r3, r2, #27
 80039f4:	d504      	bpl.n	8003a00 <_vfiprintf_r+0x108>
 80039f6:	2353      	movs	r3, #83	; 0x53
 80039f8:	a904      	add	r1, sp, #16
 80039fa:	185b      	adds	r3, r3, r1
 80039fc:	2120      	movs	r1, #32
 80039fe:	7019      	strb	r1, [r3, #0]
 8003a00:	0713      	lsls	r3, r2, #28
 8003a02:	d504      	bpl.n	8003a0e <_vfiprintf_r+0x116>
 8003a04:	2353      	movs	r3, #83	; 0x53
 8003a06:	a904      	add	r1, sp, #16
 8003a08:	185b      	adds	r3, r3, r1
 8003a0a:	212b      	movs	r1, #43	; 0x2b
 8003a0c:	7019      	strb	r1, [r3, #0]
 8003a0e:	9b03      	ldr	r3, [sp, #12]
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b2a      	cmp	r3, #42	; 0x2a
 8003a14:	d016      	beq.n	8003a44 <_vfiprintf_r+0x14c>
 8003a16:	2100      	movs	r1, #0
 8003a18:	68eb      	ldr	r3, [r5, #12]
 8003a1a:	9f03      	ldr	r7, [sp, #12]
 8003a1c:	783a      	ldrb	r2, [r7, #0]
 8003a1e:	1c78      	adds	r0, r7, #1
 8003a20:	3a30      	subs	r2, #48	; 0x30
 8003a22:	4684      	mov	ip, r0
 8003a24:	2a09      	cmp	r2, #9
 8003a26:	d94f      	bls.n	8003ac8 <_vfiprintf_r+0x1d0>
 8003a28:	2900      	cmp	r1, #0
 8003a2a:	d111      	bne.n	8003a50 <_vfiprintf_r+0x158>
 8003a2c:	e017      	b.n	8003a5e <_vfiprintf_r+0x166>
 8003a2e:	3701      	adds	r7, #1
 8003a30:	e7a9      	b.n	8003986 <_vfiprintf_r+0x8e>
 8003a32:	4b49      	ldr	r3, [pc, #292]	; (8003b58 <_vfiprintf_r+0x260>)
 8003a34:	682a      	ldr	r2, [r5, #0]
 8003a36:	1ac0      	subs	r0, r0, r3
 8003a38:	2301      	movs	r3, #1
 8003a3a:	4083      	lsls	r3, r0
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	602b      	str	r3, [r5, #0]
 8003a40:	9703      	str	r7, [sp, #12]
 8003a42:	e7cb      	b.n	80039dc <_vfiprintf_r+0xe4>
 8003a44:	9b07      	ldr	r3, [sp, #28]
 8003a46:	1d19      	adds	r1, r3, #4
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	9107      	str	r1, [sp, #28]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	db01      	blt.n	8003a54 <_vfiprintf_r+0x15c>
 8003a50:	930b      	str	r3, [sp, #44]	; 0x2c
 8003a52:	e004      	b.n	8003a5e <_vfiprintf_r+0x166>
 8003a54:	425b      	negs	r3, r3
 8003a56:	60eb      	str	r3, [r5, #12]
 8003a58:	2302      	movs	r3, #2
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	602b      	str	r3, [r5, #0]
 8003a5e:	783b      	ldrb	r3, [r7, #0]
 8003a60:	2b2e      	cmp	r3, #46	; 0x2e
 8003a62:	d10a      	bne.n	8003a7a <_vfiprintf_r+0x182>
 8003a64:	787b      	ldrb	r3, [r7, #1]
 8003a66:	2b2a      	cmp	r3, #42	; 0x2a
 8003a68:	d137      	bne.n	8003ada <_vfiprintf_r+0x1e2>
 8003a6a:	9b07      	ldr	r3, [sp, #28]
 8003a6c:	3702      	adds	r7, #2
 8003a6e:	1d1a      	adds	r2, r3, #4
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	9207      	str	r2, [sp, #28]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db2d      	blt.n	8003ad4 <_vfiprintf_r+0x1dc>
 8003a78:	9309      	str	r3, [sp, #36]	; 0x24
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	7839      	ldrb	r1, [r7, #0]
 8003a7e:	4837      	ldr	r0, [pc, #220]	; (8003b5c <_vfiprintf_r+0x264>)
 8003a80:	f000 fc94 	bl	80043ac <memchr>
 8003a84:	2800      	cmp	r0, #0
 8003a86:	d007      	beq.n	8003a98 <_vfiprintf_r+0x1a0>
 8003a88:	4b34      	ldr	r3, [pc, #208]	; (8003b5c <_vfiprintf_r+0x264>)
 8003a8a:	682a      	ldr	r2, [r5, #0]
 8003a8c:	1ac0      	subs	r0, r0, r3
 8003a8e:	2340      	movs	r3, #64	; 0x40
 8003a90:	4083      	lsls	r3, r0
 8003a92:	4313      	orrs	r3, r2
 8003a94:	3701      	adds	r7, #1
 8003a96:	602b      	str	r3, [r5, #0]
 8003a98:	7839      	ldrb	r1, [r7, #0]
 8003a9a:	1c7b      	adds	r3, r7, #1
 8003a9c:	2206      	movs	r2, #6
 8003a9e:	4830      	ldr	r0, [pc, #192]	; (8003b60 <_vfiprintf_r+0x268>)
 8003aa0:	9303      	str	r3, [sp, #12]
 8003aa2:	7629      	strb	r1, [r5, #24]
 8003aa4:	f000 fc82 	bl	80043ac <memchr>
 8003aa8:	2800      	cmp	r0, #0
 8003aaa:	d045      	beq.n	8003b38 <_vfiprintf_r+0x240>
 8003aac:	4b2d      	ldr	r3, [pc, #180]	; (8003b64 <_vfiprintf_r+0x26c>)
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d127      	bne.n	8003b02 <_vfiprintf_r+0x20a>
 8003ab2:	2207      	movs	r2, #7
 8003ab4:	9b07      	ldr	r3, [sp, #28]
 8003ab6:	3307      	adds	r3, #7
 8003ab8:	4393      	bics	r3, r2
 8003aba:	3308      	adds	r3, #8
 8003abc:	9307      	str	r3, [sp, #28]
 8003abe:	696b      	ldr	r3, [r5, #20]
 8003ac0:	9a04      	ldr	r2, [sp, #16]
 8003ac2:	189b      	adds	r3, r3, r2
 8003ac4:	616b      	str	r3, [r5, #20]
 8003ac6:	e75d      	b.n	8003984 <_vfiprintf_r+0x8c>
 8003ac8:	210a      	movs	r1, #10
 8003aca:	434b      	muls	r3, r1
 8003acc:	4667      	mov	r7, ip
 8003ace:	189b      	adds	r3, r3, r2
 8003ad0:	3909      	subs	r1, #9
 8003ad2:	e7a3      	b.n	8003a1c <_vfiprintf_r+0x124>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	425b      	negs	r3, r3
 8003ad8:	e7ce      	b.n	8003a78 <_vfiprintf_r+0x180>
 8003ada:	2300      	movs	r3, #0
 8003adc:	001a      	movs	r2, r3
 8003ade:	3701      	adds	r7, #1
 8003ae0:	606b      	str	r3, [r5, #4]
 8003ae2:	7839      	ldrb	r1, [r7, #0]
 8003ae4:	1c78      	adds	r0, r7, #1
 8003ae6:	3930      	subs	r1, #48	; 0x30
 8003ae8:	4684      	mov	ip, r0
 8003aea:	2909      	cmp	r1, #9
 8003aec:	d903      	bls.n	8003af6 <_vfiprintf_r+0x1fe>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0c3      	beq.n	8003a7a <_vfiprintf_r+0x182>
 8003af2:	9209      	str	r2, [sp, #36]	; 0x24
 8003af4:	e7c1      	b.n	8003a7a <_vfiprintf_r+0x182>
 8003af6:	230a      	movs	r3, #10
 8003af8:	435a      	muls	r2, r3
 8003afa:	4667      	mov	r7, ip
 8003afc:	1852      	adds	r2, r2, r1
 8003afe:	3b09      	subs	r3, #9
 8003b00:	e7ef      	b.n	8003ae2 <_vfiprintf_r+0x1ea>
 8003b02:	ab07      	add	r3, sp, #28
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	0022      	movs	r2, r4
 8003b08:	0029      	movs	r1, r5
 8003b0a:	0030      	movs	r0, r6
 8003b0c:	4b16      	ldr	r3, [pc, #88]	; (8003b68 <_vfiprintf_r+0x270>)
 8003b0e:	e000      	b.n	8003b12 <_vfiprintf_r+0x21a>
 8003b10:	bf00      	nop
 8003b12:	9004      	str	r0, [sp, #16]
 8003b14:	9b04      	ldr	r3, [sp, #16]
 8003b16:	3301      	adds	r3, #1
 8003b18:	d1d1      	bne.n	8003abe <_vfiprintf_r+0x1c6>
 8003b1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b1c:	07db      	lsls	r3, r3, #31
 8003b1e:	d405      	bmi.n	8003b2c <_vfiprintf_r+0x234>
 8003b20:	89a3      	ldrh	r3, [r4, #12]
 8003b22:	059b      	lsls	r3, r3, #22
 8003b24:	d402      	bmi.n	8003b2c <_vfiprintf_r+0x234>
 8003b26:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b28:	f7ff fe24 	bl	8003774 <__retarget_lock_release_recursive>
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	065b      	lsls	r3, r3, #25
 8003b30:	d500      	bpl.n	8003b34 <_vfiprintf_r+0x23c>
 8003b32:	e70a      	b.n	800394a <_vfiprintf_r+0x52>
 8003b34:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003b36:	e70a      	b.n	800394e <_vfiprintf_r+0x56>
 8003b38:	ab07      	add	r3, sp, #28
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	0022      	movs	r2, r4
 8003b3e:	0029      	movs	r1, r5
 8003b40:	0030      	movs	r0, r6
 8003b42:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <_vfiprintf_r+0x270>)
 8003b44:	f000 f882 	bl	8003c4c <_printf_i>
 8003b48:	e7e3      	b.n	8003b12 <_vfiprintf_r+0x21a>
 8003b4a:	46c0      	nop			; (mov r8, r8)
 8003b4c:	08004620 	.word	0x08004620
 8003b50:	08004640 	.word	0x08004640
 8003b54:	08004600 	.word	0x08004600
 8003b58:	08004660 	.word	0x08004660
 8003b5c:	08004666 	.word	0x08004666
 8003b60:	0800466a 	.word	0x0800466a
 8003b64:	00000000 	.word	0x00000000
 8003b68:	080038d3 	.word	0x080038d3

08003b6c <_printf_common>:
 8003b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b6e:	0015      	movs	r5, r2
 8003b70:	9301      	str	r3, [sp, #4]
 8003b72:	688a      	ldr	r2, [r1, #8]
 8003b74:	690b      	ldr	r3, [r1, #16]
 8003b76:	000c      	movs	r4, r1
 8003b78:	9000      	str	r0, [sp, #0]
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	da00      	bge.n	8003b80 <_printf_common+0x14>
 8003b7e:	0013      	movs	r3, r2
 8003b80:	0022      	movs	r2, r4
 8003b82:	602b      	str	r3, [r5, #0]
 8003b84:	3243      	adds	r2, #67	; 0x43
 8003b86:	7812      	ldrb	r2, [r2, #0]
 8003b88:	2a00      	cmp	r2, #0
 8003b8a:	d001      	beq.n	8003b90 <_printf_common+0x24>
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	602b      	str	r3, [r5, #0]
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	069b      	lsls	r3, r3, #26
 8003b94:	d502      	bpl.n	8003b9c <_printf_common+0x30>
 8003b96:	682b      	ldr	r3, [r5, #0]
 8003b98:	3302      	adds	r3, #2
 8003b9a:	602b      	str	r3, [r5, #0]
 8003b9c:	6822      	ldr	r2, [r4, #0]
 8003b9e:	2306      	movs	r3, #6
 8003ba0:	0017      	movs	r7, r2
 8003ba2:	401f      	ands	r7, r3
 8003ba4:	421a      	tst	r2, r3
 8003ba6:	d027      	beq.n	8003bf8 <_printf_common+0x8c>
 8003ba8:	0023      	movs	r3, r4
 8003baa:	3343      	adds	r3, #67	; 0x43
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	1e5a      	subs	r2, r3, #1
 8003bb0:	4193      	sbcs	r3, r2
 8003bb2:	6822      	ldr	r2, [r4, #0]
 8003bb4:	0692      	lsls	r2, r2, #26
 8003bb6:	d430      	bmi.n	8003c1a <_printf_common+0xae>
 8003bb8:	0022      	movs	r2, r4
 8003bba:	9901      	ldr	r1, [sp, #4]
 8003bbc:	9800      	ldr	r0, [sp, #0]
 8003bbe:	9e08      	ldr	r6, [sp, #32]
 8003bc0:	3243      	adds	r2, #67	; 0x43
 8003bc2:	47b0      	blx	r6
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d025      	beq.n	8003c14 <_printf_common+0xa8>
 8003bc8:	2306      	movs	r3, #6
 8003bca:	6820      	ldr	r0, [r4, #0]
 8003bcc:	682a      	ldr	r2, [r5, #0]
 8003bce:	68e1      	ldr	r1, [r4, #12]
 8003bd0:	2500      	movs	r5, #0
 8003bd2:	4003      	ands	r3, r0
 8003bd4:	2b04      	cmp	r3, #4
 8003bd6:	d103      	bne.n	8003be0 <_printf_common+0x74>
 8003bd8:	1a8d      	subs	r5, r1, r2
 8003bda:	43eb      	mvns	r3, r5
 8003bdc:	17db      	asrs	r3, r3, #31
 8003bde:	401d      	ands	r5, r3
 8003be0:	68a3      	ldr	r3, [r4, #8]
 8003be2:	6922      	ldr	r2, [r4, #16]
 8003be4:	4293      	cmp	r3, r2
 8003be6:	dd01      	ble.n	8003bec <_printf_common+0x80>
 8003be8:	1a9b      	subs	r3, r3, r2
 8003bea:	18ed      	adds	r5, r5, r3
 8003bec:	2700      	movs	r7, #0
 8003bee:	42bd      	cmp	r5, r7
 8003bf0:	d120      	bne.n	8003c34 <_printf_common+0xc8>
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	e010      	b.n	8003c18 <_printf_common+0xac>
 8003bf6:	3701      	adds	r7, #1
 8003bf8:	68e3      	ldr	r3, [r4, #12]
 8003bfa:	682a      	ldr	r2, [r5, #0]
 8003bfc:	1a9b      	subs	r3, r3, r2
 8003bfe:	42bb      	cmp	r3, r7
 8003c00:	ddd2      	ble.n	8003ba8 <_printf_common+0x3c>
 8003c02:	0022      	movs	r2, r4
 8003c04:	2301      	movs	r3, #1
 8003c06:	9901      	ldr	r1, [sp, #4]
 8003c08:	9800      	ldr	r0, [sp, #0]
 8003c0a:	9e08      	ldr	r6, [sp, #32]
 8003c0c:	3219      	adds	r2, #25
 8003c0e:	47b0      	blx	r6
 8003c10:	1c43      	adds	r3, r0, #1
 8003c12:	d1f0      	bne.n	8003bf6 <_printf_common+0x8a>
 8003c14:	2001      	movs	r0, #1
 8003c16:	4240      	negs	r0, r0
 8003c18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c1a:	2030      	movs	r0, #48	; 0x30
 8003c1c:	18e1      	adds	r1, r4, r3
 8003c1e:	3143      	adds	r1, #67	; 0x43
 8003c20:	7008      	strb	r0, [r1, #0]
 8003c22:	0021      	movs	r1, r4
 8003c24:	1c5a      	adds	r2, r3, #1
 8003c26:	3145      	adds	r1, #69	; 0x45
 8003c28:	7809      	ldrb	r1, [r1, #0]
 8003c2a:	18a2      	adds	r2, r4, r2
 8003c2c:	3243      	adds	r2, #67	; 0x43
 8003c2e:	3302      	adds	r3, #2
 8003c30:	7011      	strb	r1, [r2, #0]
 8003c32:	e7c1      	b.n	8003bb8 <_printf_common+0x4c>
 8003c34:	0022      	movs	r2, r4
 8003c36:	2301      	movs	r3, #1
 8003c38:	9901      	ldr	r1, [sp, #4]
 8003c3a:	9800      	ldr	r0, [sp, #0]
 8003c3c:	9e08      	ldr	r6, [sp, #32]
 8003c3e:	321a      	adds	r2, #26
 8003c40:	47b0      	blx	r6
 8003c42:	1c43      	adds	r3, r0, #1
 8003c44:	d0e6      	beq.n	8003c14 <_printf_common+0xa8>
 8003c46:	3701      	adds	r7, #1
 8003c48:	e7d1      	b.n	8003bee <_printf_common+0x82>
	...

08003c4c <_printf_i>:
 8003c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c4e:	b08b      	sub	sp, #44	; 0x2c
 8003c50:	9206      	str	r2, [sp, #24]
 8003c52:	000a      	movs	r2, r1
 8003c54:	3243      	adds	r2, #67	; 0x43
 8003c56:	9307      	str	r3, [sp, #28]
 8003c58:	9005      	str	r0, [sp, #20]
 8003c5a:	9204      	str	r2, [sp, #16]
 8003c5c:	7e0a      	ldrb	r2, [r1, #24]
 8003c5e:	000c      	movs	r4, r1
 8003c60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003c62:	2a78      	cmp	r2, #120	; 0x78
 8003c64:	d807      	bhi.n	8003c76 <_printf_i+0x2a>
 8003c66:	2a62      	cmp	r2, #98	; 0x62
 8003c68:	d809      	bhi.n	8003c7e <_printf_i+0x32>
 8003c6a:	2a00      	cmp	r2, #0
 8003c6c:	d100      	bne.n	8003c70 <_printf_i+0x24>
 8003c6e:	e0c1      	b.n	8003df4 <_printf_i+0x1a8>
 8003c70:	2a58      	cmp	r2, #88	; 0x58
 8003c72:	d100      	bne.n	8003c76 <_printf_i+0x2a>
 8003c74:	e08c      	b.n	8003d90 <_printf_i+0x144>
 8003c76:	0026      	movs	r6, r4
 8003c78:	3642      	adds	r6, #66	; 0x42
 8003c7a:	7032      	strb	r2, [r6, #0]
 8003c7c:	e022      	b.n	8003cc4 <_printf_i+0x78>
 8003c7e:	0010      	movs	r0, r2
 8003c80:	3863      	subs	r0, #99	; 0x63
 8003c82:	2815      	cmp	r0, #21
 8003c84:	d8f7      	bhi.n	8003c76 <_printf_i+0x2a>
 8003c86:	f7fc fa3f 	bl	8000108 <__gnu_thumb1_case_shi>
 8003c8a:	0016      	.short	0x0016
 8003c8c:	fff6001f 	.word	0xfff6001f
 8003c90:	fff6fff6 	.word	0xfff6fff6
 8003c94:	001ffff6 	.word	0x001ffff6
 8003c98:	fff6fff6 	.word	0xfff6fff6
 8003c9c:	fff6fff6 	.word	0xfff6fff6
 8003ca0:	003600a8 	.word	0x003600a8
 8003ca4:	fff6009a 	.word	0xfff6009a
 8003ca8:	00b9fff6 	.word	0x00b9fff6
 8003cac:	0036fff6 	.word	0x0036fff6
 8003cb0:	fff6fff6 	.word	0xfff6fff6
 8003cb4:	009e      	.short	0x009e
 8003cb6:	0026      	movs	r6, r4
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	3642      	adds	r6, #66	; 0x42
 8003cbc:	1d11      	adds	r1, r2, #4
 8003cbe:	6019      	str	r1, [r3, #0]
 8003cc0:	6813      	ldr	r3, [r2, #0]
 8003cc2:	7033      	strb	r3, [r6, #0]
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0a7      	b.n	8003e18 <_printf_i+0x1cc>
 8003cc8:	6808      	ldr	r0, [r1, #0]
 8003cca:	6819      	ldr	r1, [r3, #0]
 8003ccc:	1d0a      	adds	r2, r1, #4
 8003cce:	0605      	lsls	r5, r0, #24
 8003cd0:	d50b      	bpl.n	8003cea <_printf_i+0x9e>
 8003cd2:	680d      	ldr	r5, [r1, #0]
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	2d00      	cmp	r5, #0
 8003cd8:	da03      	bge.n	8003ce2 <_printf_i+0x96>
 8003cda:	232d      	movs	r3, #45	; 0x2d
 8003cdc:	9a04      	ldr	r2, [sp, #16]
 8003cde:	426d      	negs	r5, r5
 8003ce0:	7013      	strb	r3, [r2, #0]
 8003ce2:	4b61      	ldr	r3, [pc, #388]	; (8003e68 <_printf_i+0x21c>)
 8003ce4:	270a      	movs	r7, #10
 8003ce6:	9303      	str	r3, [sp, #12]
 8003ce8:	e01b      	b.n	8003d22 <_printf_i+0xd6>
 8003cea:	680d      	ldr	r5, [r1, #0]
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	0641      	lsls	r1, r0, #25
 8003cf0:	d5f1      	bpl.n	8003cd6 <_printf_i+0x8a>
 8003cf2:	b22d      	sxth	r5, r5
 8003cf4:	e7ef      	b.n	8003cd6 <_printf_i+0x8a>
 8003cf6:	680d      	ldr	r5, [r1, #0]
 8003cf8:	6819      	ldr	r1, [r3, #0]
 8003cfa:	1d08      	adds	r0, r1, #4
 8003cfc:	6018      	str	r0, [r3, #0]
 8003cfe:	062e      	lsls	r6, r5, #24
 8003d00:	d501      	bpl.n	8003d06 <_printf_i+0xba>
 8003d02:	680d      	ldr	r5, [r1, #0]
 8003d04:	e003      	b.n	8003d0e <_printf_i+0xc2>
 8003d06:	066d      	lsls	r5, r5, #25
 8003d08:	d5fb      	bpl.n	8003d02 <_printf_i+0xb6>
 8003d0a:	680d      	ldr	r5, [r1, #0]
 8003d0c:	b2ad      	uxth	r5, r5
 8003d0e:	4b56      	ldr	r3, [pc, #344]	; (8003e68 <_printf_i+0x21c>)
 8003d10:	2708      	movs	r7, #8
 8003d12:	9303      	str	r3, [sp, #12]
 8003d14:	2a6f      	cmp	r2, #111	; 0x6f
 8003d16:	d000      	beq.n	8003d1a <_printf_i+0xce>
 8003d18:	3702      	adds	r7, #2
 8003d1a:	0023      	movs	r3, r4
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	3343      	adds	r3, #67	; 0x43
 8003d20:	701a      	strb	r2, [r3, #0]
 8003d22:	6863      	ldr	r3, [r4, #4]
 8003d24:	60a3      	str	r3, [r4, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	db03      	blt.n	8003d32 <_printf_i+0xe6>
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	6821      	ldr	r1, [r4, #0]
 8003d2e:	4391      	bics	r1, r2
 8003d30:	6021      	str	r1, [r4, #0]
 8003d32:	2d00      	cmp	r5, #0
 8003d34:	d102      	bne.n	8003d3c <_printf_i+0xf0>
 8003d36:	9e04      	ldr	r6, [sp, #16]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00c      	beq.n	8003d56 <_printf_i+0x10a>
 8003d3c:	9e04      	ldr	r6, [sp, #16]
 8003d3e:	0028      	movs	r0, r5
 8003d40:	0039      	movs	r1, r7
 8003d42:	f7fc fa71 	bl	8000228 <__aeabi_uidivmod>
 8003d46:	9b03      	ldr	r3, [sp, #12]
 8003d48:	3e01      	subs	r6, #1
 8003d4a:	5c5b      	ldrb	r3, [r3, r1]
 8003d4c:	7033      	strb	r3, [r6, #0]
 8003d4e:	002b      	movs	r3, r5
 8003d50:	0005      	movs	r5, r0
 8003d52:	429f      	cmp	r7, r3
 8003d54:	d9f3      	bls.n	8003d3e <_printf_i+0xf2>
 8003d56:	2f08      	cmp	r7, #8
 8003d58:	d109      	bne.n	8003d6e <_printf_i+0x122>
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	07db      	lsls	r3, r3, #31
 8003d5e:	d506      	bpl.n	8003d6e <_printf_i+0x122>
 8003d60:	6863      	ldr	r3, [r4, #4]
 8003d62:	6922      	ldr	r2, [r4, #16]
 8003d64:	4293      	cmp	r3, r2
 8003d66:	dc02      	bgt.n	8003d6e <_printf_i+0x122>
 8003d68:	2330      	movs	r3, #48	; 0x30
 8003d6a:	3e01      	subs	r6, #1
 8003d6c:	7033      	strb	r3, [r6, #0]
 8003d6e:	9b04      	ldr	r3, [sp, #16]
 8003d70:	1b9b      	subs	r3, r3, r6
 8003d72:	6123      	str	r3, [r4, #16]
 8003d74:	9b07      	ldr	r3, [sp, #28]
 8003d76:	0021      	movs	r1, r4
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	9805      	ldr	r0, [sp, #20]
 8003d7c:	9b06      	ldr	r3, [sp, #24]
 8003d7e:	aa09      	add	r2, sp, #36	; 0x24
 8003d80:	f7ff fef4 	bl	8003b6c <_printf_common>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d14c      	bne.n	8003e22 <_printf_i+0x1d6>
 8003d88:	2001      	movs	r0, #1
 8003d8a:	4240      	negs	r0, r0
 8003d8c:	b00b      	add	sp, #44	; 0x2c
 8003d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d90:	3145      	adds	r1, #69	; 0x45
 8003d92:	700a      	strb	r2, [r1, #0]
 8003d94:	4a34      	ldr	r2, [pc, #208]	; (8003e68 <_printf_i+0x21c>)
 8003d96:	9203      	str	r2, [sp, #12]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	6821      	ldr	r1, [r4, #0]
 8003d9c:	ca20      	ldmia	r2!, {r5}
 8003d9e:	601a      	str	r2, [r3, #0]
 8003da0:	0608      	lsls	r0, r1, #24
 8003da2:	d516      	bpl.n	8003dd2 <_printf_i+0x186>
 8003da4:	07cb      	lsls	r3, r1, #31
 8003da6:	d502      	bpl.n	8003dae <_printf_i+0x162>
 8003da8:	2320      	movs	r3, #32
 8003daa:	4319      	orrs	r1, r3
 8003dac:	6021      	str	r1, [r4, #0]
 8003dae:	2710      	movs	r7, #16
 8003db0:	2d00      	cmp	r5, #0
 8003db2:	d1b2      	bne.n	8003d1a <_printf_i+0xce>
 8003db4:	2320      	movs	r3, #32
 8003db6:	6822      	ldr	r2, [r4, #0]
 8003db8:	439a      	bics	r2, r3
 8003dba:	6022      	str	r2, [r4, #0]
 8003dbc:	e7ad      	b.n	8003d1a <_printf_i+0xce>
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	6809      	ldr	r1, [r1, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	6022      	str	r2, [r4, #0]
 8003dc6:	0022      	movs	r2, r4
 8003dc8:	2178      	movs	r1, #120	; 0x78
 8003dca:	3245      	adds	r2, #69	; 0x45
 8003dcc:	7011      	strb	r1, [r2, #0]
 8003dce:	4a27      	ldr	r2, [pc, #156]	; (8003e6c <_printf_i+0x220>)
 8003dd0:	e7e1      	b.n	8003d96 <_printf_i+0x14a>
 8003dd2:	0648      	lsls	r0, r1, #25
 8003dd4:	d5e6      	bpl.n	8003da4 <_printf_i+0x158>
 8003dd6:	b2ad      	uxth	r5, r5
 8003dd8:	e7e4      	b.n	8003da4 <_printf_i+0x158>
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	680d      	ldr	r5, [r1, #0]
 8003dde:	1d10      	adds	r0, r2, #4
 8003de0:	6949      	ldr	r1, [r1, #20]
 8003de2:	6018      	str	r0, [r3, #0]
 8003de4:	6813      	ldr	r3, [r2, #0]
 8003de6:	062e      	lsls	r6, r5, #24
 8003de8:	d501      	bpl.n	8003dee <_printf_i+0x1a2>
 8003dea:	6019      	str	r1, [r3, #0]
 8003dec:	e002      	b.n	8003df4 <_printf_i+0x1a8>
 8003dee:	066d      	lsls	r5, r5, #25
 8003df0:	d5fb      	bpl.n	8003dea <_printf_i+0x19e>
 8003df2:	8019      	strh	r1, [r3, #0]
 8003df4:	2300      	movs	r3, #0
 8003df6:	9e04      	ldr	r6, [sp, #16]
 8003df8:	6123      	str	r3, [r4, #16]
 8003dfa:	e7bb      	b.n	8003d74 <_printf_i+0x128>
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	1d11      	adds	r1, r2, #4
 8003e00:	6019      	str	r1, [r3, #0]
 8003e02:	6816      	ldr	r6, [r2, #0]
 8003e04:	2100      	movs	r1, #0
 8003e06:	0030      	movs	r0, r6
 8003e08:	6862      	ldr	r2, [r4, #4]
 8003e0a:	f000 facf 	bl	80043ac <memchr>
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	d001      	beq.n	8003e16 <_printf_i+0x1ca>
 8003e12:	1b80      	subs	r0, r0, r6
 8003e14:	6060      	str	r0, [r4, #4]
 8003e16:	6863      	ldr	r3, [r4, #4]
 8003e18:	6123      	str	r3, [r4, #16]
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	9a04      	ldr	r2, [sp, #16]
 8003e1e:	7013      	strb	r3, [r2, #0]
 8003e20:	e7a8      	b.n	8003d74 <_printf_i+0x128>
 8003e22:	6923      	ldr	r3, [r4, #16]
 8003e24:	0032      	movs	r2, r6
 8003e26:	9906      	ldr	r1, [sp, #24]
 8003e28:	9805      	ldr	r0, [sp, #20]
 8003e2a:	9d07      	ldr	r5, [sp, #28]
 8003e2c:	47a8      	blx	r5
 8003e2e:	1c43      	adds	r3, r0, #1
 8003e30:	d0aa      	beq.n	8003d88 <_printf_i+0x13c>
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	079b      	lsls	r3, r3, #30
 8003e36:	d415      	bmi.n	8003e64 <_printf_i+0x218>
 8003e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e3a:	68e0      	ldr	r0, [r4, #12]
 8003e3c:	4298      	cmp	r0, r3
 8003e3e:	daa5      	bge.n	8003d8c <_printf_i+0x140>
 8003e40:	0018      	movs	r0, r3
 8003e42:	e7a3      	b.n	8003d8c <_printf_i+0x140>
 8003e44:	0022      	movs	r2, r4
 8003e46:	2301      	movs	r3, #1
 8003e48:	9906      	ldr	r1, [sp, #24]
 8003e4a:	9805      	ldr	r0, [sp, #20]
 8003e4c:	9e07      	ldr	r6, [sp, #28]
 8003e4e:	3219      	adds	r2, #25
 8003e50:	47b0      	blx	r6
 8003e52:	1c43      	adds	r3, r0, #1
 8003e54:	d098      	beq.n	8003d88 <_printf_i+0x13c>
 8003e56:	3501      	adds	r5, #1
 8003e58:	68e3      	ldr	r3, [r4, #12]
 8003e5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	42ab      	cmp	r3, r5
 8003e60:	dcf0      	bgt.n	8003e44 <_printf_i+0x1f8>
 8003e62:	e7e9      	b.n	8003e38 <_printf_i+0x1ec>
 8003e64:	2500      	movs	r5, #0
 8003e66:	e7f7      	b.n	8003e58 <_printf_i+0x20c>
 8003e68:	08004671 	.word	0x08004671
 8003e6c:	08004682 	.word	0x08004682

08003e70 <_sbrk_r>:
 8003e70:	2300      	movs	r3, #0
 8003e72:	b570      	push	{r4, r5, r6, lr}
 8003e74:	4d06      	ldr	r5, [pc, #24]	; (8003e90 <_sbrk_r+0x20>)
 8003e76:	0004      	movs	r4, r0
 8003e78:	0008      	movs	r0, r1
 8003e7a:	602b      	str	r3, [r5, #0]
 8003e7c:	f7fc fe10 	bl	8000aa0 <_sbrk>
 8003e80:	1c43      	adds	r3, r0, #1
 8003e82:	d103      	bne.n	8003e8c <_sbrk_r+0x1c>
 8003e84:	682b      	ldr	r3, [r5, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d000      	beq.n	8003e8c <_sbrk_r+0x1c>
 8003e8a:	6023      	str	r3, [r4, #0]
 8003e8c:	bd70      	pop	{r4, r5, r6, pc}
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	2000019c 	.word	0x2000019c

08003e94 <__sread>:
 8003e94:	b570      	push	{r4, r5, r6, lr}
 8003e96:	000c      	movs	r4, r1
 8003e98:	250e      	movs	r5, #14
 8003e9a:	5f49      	ldrsh	r1, [r1, r5]
 8003e9c:	f000 faec 	bl	8004478 <_read_r>
 8003ea0:	2800      	cmp	r0, #0
 8003ea2:	db03      	blt.n	8003eac <__sread+0x18>
 8003ea4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ea6:	181b      	adds	r3, r3, r0
 8003ea8:	6563      	str	r3, [r4, #84]	; 0x54
 8003eaa:	bd70      	pop	{r4, r5, r6, pc}
 8003eac:	89a3      	ldrh	r3, [r4, #12]
 8003eae:	4a02      	ldr	r2, [pc, #8]	; (8003eb8 <__sread+0x24>)
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	81a3      	strh	r3, [r4, #12]
 8003eb4:	e7f9      	b.n	8003eaa <__sread+0x16>
 8003eb6:	46c0      	nop			; (mov r8, r8)
 8003eb8:	ffffefff 	.word	0xffffefff

08003ebc <__swrite>:
 8003ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ebe:	001f      	movs	r7, r3
 8003ec0:	898b      	ldrh	r3, [r1, #12]
 8003ec2:	0005      	movs	r5, r0
 8003ec4:	000c      	movs	r4, r1
 8003ec6:	0016      	movs	r6, r2
 8003ec8:	05db      	lsls	r3, r3, #23
 8003eca:	d505      	bpl.n	8003ed8 <__swrite+0x1c>
 8003ecc:	230e      	movs	r3, #14
 8003ece:	5ec9      	ldrsh	r1, [r1, r3]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	f000 f9ea 	bl	80042ac <_lseek_r>
 8003ed8:	89a3      	ldrh	r3, [r4, #12]
 8003eda:	4a05      	ldr	r2, [pc, #20]	; (8003ef0 <__swrite+0x34>)
 8003edc:	0028      	movs	r0, r5
 8003ede:	4013      	ands	r3, r2
 8003ee0:	81a3      	strh	r3, [r4, #12]
 8003ee2:	0032      	movs	r2, r6
 8003ee4:	230e      	movs	r3, #14
 8003ee6:	5ee1      	ldrsh	r1, [r4, r3]
 8003ee8:	003b      	movs	r3, r7
 8003eea:	f000 f875 	bl	8003fd8 <_write_r>
 8003eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ef0:	ffffefff 	.word	0xffffefff

08003ef4 <__sseek>:
 8003ef4:	b570      	push	{r4, r5, r6, lr}
 8003ef6:	000c      	movs	r4, r1
 8003ef8:	250e      	movs	r5, #14
 8003efa:	5f49      	ldrsh	r1, [r1, r5]
 8003efc:	f000 f9d6 	bl	80042ac <_lseek_r>
 8003f00:	89a3      	ldrh	r3, [r4, #12]
 8003f02:	1c42      	adds	r2, r0, #1
 8003f04:	d103      	bne.n	8003f0e <__sseek+0x1a>
 8003f06:	4a05      	ldr	r2, [pc, #20]	; (8003f1c <__sseek+0x28>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	81a3      	strh	r3, [r4, #12]
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	2280      	movs	r2, #128	; 0x80
 8003f10:	0152      	lsls	r2, r2, #5
 8003f12:	4313      	orrs	r3, r2
 8003f14:	81a3      	strh	r3, [r4, #12]
 8003f16:	6560      	str	r0, [r4, #84]	; 0x54
 8003f18:	e7f8      	b.n	8003f0c <__sseek+0x18>
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	ffffefff 	.word	0xffffefff

08003f20 <__sclose>:
 8003f20:	b510      	push	{r4, lr}
 8003f22:	230e      	movs	r3, #14
 8003f24:	5ec9      	ldrsh	r1, [r1, r3]
 8003f26:	f000 f8e3 	bl	80040f0 <_close_r>
 8003f2a:	bd10      	pop	{r4, pc}

08003f2c <__swbuf_r>:
 8003f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2e:	0005      	movs	r5, r0
 8003f30:	000e      	movs	r6, r1
 8003f32:	0014      	movs	r4, r2
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d004      	beq.n	8003f42 <__swbuf_r+0x16>
 8003f38:	6983      	ldr	r3, [r0, #24]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <__swbuf_r+0x16>
 8003f3e:	f7ff fb77 	bl	8003630 <__sinit>
 8003f42:	4b22      	ldr	r3, [pc, #136]	; (8003fcc <__swbuf_r+0xa0>)
 8003f44:	429c      	cmp	r4, r3
 8003f46:	d12e      	bne.n	8003fa6 <__swbuf_r+0x7a>
 8003f48:	686c      	ldr	r4, [r5, #4]
 8003f4a:	69a3      	ldr	r3, [r4, #24]
 8003f4c:	60a3      	str	r3, [r4, #8]
 8003f4e:	89a3      	ldrh	r3, [r4, #12]
 8003f50:	071b      	lsls	r3, r3, #28
 8003f52:	d532      	bpl.n	8003fba <__swbuf_r+0x8e>
 8003f54:	6923      	ldr	r3, [r4, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d02f      	beq.n	8003fba <__swbuf_r+0x8e>
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	6922      	ldr	r2, [r4, #16]
 8003f5e:	b2f7      	uxtb	r7, r6
 8003f60:	1a98      	subs	r0, r3, r2
 8003f62:	6963      	ldr	r3, [r4, #20]
 8003f64:	b2f6      	uxtb	r6, r6
 8003f66:	4283      	cmp	r3, r0
 8003f68:	dc05      	bgt.n	8003f76 <__swbuf_r+0x4a>
 8003f6a:	0021      	movs	r1, r4
 8003f6c:	0028      	movs	r0, r5
 8003f6e:	f000 f95d 	bl	800422c <_fflush_r>
 8003f72:	2800      	cmp	r0, #0
 8003f74:	d127      	bne.n	8003fc6 <__swbuf_r+0x9a>
 8003f76:	68a3      	ldr	r3, [r4, #8]
 8003f78:	3001      	adds	r0, #1
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	60a3      	str	r3, [r4, #8]
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	6022      	str	r2, [r4, #0]
 8003f84:	701f      	strb	r7, [r3, #0]
 8003f86:	6963      	ldr	r3, [r4, #20]
 8003f88:	4283      	cmp	r3, r0
 8003f8a:	d004      	beq.n	8003f96 <__swbuf_r+0x6a>
 8003f8c:	89a3      	ldrh	r3, [r4, #12]
 8003f8e:	07db      	lsls	r3, r3, #31
 8003f90:	d507      	bpl.n	8003fa2 <__swbuf_r+0x76>
 8003f92:	2e0a      	cmp	r6, #10
 8003f94:	d105      	bne.n	8003fa2 <__swbuf_r+0x76>
 8003f96:	0021      	movs	r1, r4
 8003f98:	0028      	movs	r0, r5
 8003f9a:	f000 f947 	bl	800422c <_fflush_r>
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d111      	bne.n	8003fc6 <__swbuf_r+0x9a>
 8003fa2:	0030      	movs	r0, r6
 8003fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <__swbuf_r+0xa4>)
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d101      	bne.n	8003fb0 <__swbuf_r+0x84>
 8003fac:	68ac      	ldr	r4, [r5, #8]
 8003fae:	e7cc      	b.n	8003f4a <__swbuf_r+0x1e>
 8003fb0:	4b08      	ldr	r3, [pc, #32]	; (8003fd4 <__swbuf_r+0xa8>)
 8003fb2:	429c      	cmp	r4, r3
 8003fb4:	d1c9      	bne.n	8003f4a <__swbuf_r+0x1e>
 8003fb6:	68ec      	ldr	r4, [r5, #12]
 8003fb8:	e7c7      	b.n	8003f4a <__swbuf_r+0x1e>
 8003fba:	0021      	movs	r1, r4
 8003fbc:	0028      	movs	r0, r5
 8003fbe:	f000 f81f 	bl	8004000 <__swsetup_r>
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	d0c9      	beq.n	8003f5a <__swbuf_r+0x2e>
 8003fc6:	2601      	movs	r6, #1
 8003fc8:	4276      	negs	r6, r6
 8003fca:	e7ea      	b.n	8003fa2 <__swbuf_r+0x76>
 8003fcc:	08004620 	.word	0x08004620
 8003fd0:	08004640 	.word	0x08004640
 8003fd4:	08004600 	.word	0x08004600

08003fd8 <_write_r>:
 8003fd8:	b570      	push	{r4, r5, r6, lr}
 8003fda:	0004      	movs	r4, r0
 8003fdc:	0008      	movs	r0, r1
 8003fde:	0011      	movs	r1, r2
 8003fe0:	001a      	movs	r2, r3
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	4d05      	ldr	r5, [pc, #20]	; (8003ffc <_write_r+0x24>)
 8003fe6:	602b      	str	r3, [r5, #0]
 8003fe8:	f7fc fd12 	bl	8000a10 <_write>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d103      	bne.n	8003ff8 <_write_r+0x20>
 8003ff0:	682b      	ldr	r3, [r5, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d000      	beq.n	8003ff8 <_write_r+0x20>
 8003ff6:	6023      	str	r3, [r4, #0]
 8003ff8:	bd70      	pop	{r4, r5, r6, pc}
 8003ffa:	46c0      	nop			; (mov r8, r8)
 8003ffc:	2000019c 	.word	0x2000019c

08004000 <__swsetup_r>:
 8004000:	4b37      	ldr	r3, [pc, #220]	; (80040e0 <__swsetup_r+0xe0>)
 8004002:	b570      	push	{r4, r5, r6, lr}
 8004004:	681d      	ldr	r5, [r3, #0]
 8004006:	0006      	movs	r6, r0
 8004008:	000c      	movs	r4, r1
 800400a:	2d00      	cmp	r5, #0
 800400c:	d005      	beq.n	800401a <__swsetup_r+0x1a>
 800400e:	69ab      	ldr	r3, [r5, #24]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d102      	bne.n	800401a <__swsetup_r+0x1a>
 8004014:	0028      	movs	r0, r5
 8004016:	f7ff fb0b 	bl	8003630 <__sinit>
 800401a:	4b32      	ldr	r3, [pc, #200]	; (80040e4 <__swsetup_r+0xe4>)
 800401c:	429c      	cmp	r4, r3
 800401e:	d10f      	bne.n	8004040 <__swsetup_r+0x40>
 8004020:	686c      	ldr	r4, [r5, #4]
 8004022:	230c      	movs	r3, #12
 8004024:	5ee2      	ldrsh	r2, [r4, r3]
 8004026:	b293      	uxth	r3, r2
 8004028:	0711      	lsls	r1, r2, #28
 800402a:	d42d      	bmi.n	8004088 <__swsetup_r+0x88>
 800402c:	06d9      	lsls	r1, r3, #27
 800402e:	d411      	bmi.n	8004054 <__swsetup_r+0x54>
 8004030:	2309      	movs	r3, #9
 8004032:	2001      	movs	r0, #1
 8004034:	6033      	str	r3, [r6, #0]
 8004036:	3337      	adds	r3, #55	; 0x37
 8004038:	4313      	orrs	r3, r2
 800403a:	81a3      	strh	r3, [r4, #12]
 800403c:	4240      	negs	r0, r0
 800403e:	bd70      	pop	{r4, r5, r6, pc}
 8004040:	4b29      	ldr	r3, [pc, #164]	; (80040e8 <__swsetup_r+0xe8>)
 8004042:	429c      	cmp	r4, r3
 8004044:	d101      	bne.n	800404a <__swsetup_r+0x4a>
 8004046:	68ac      	ldr	r4, [r5, #8]
 8004048:	e7eb      	b.n	8004022 <__swsetup_r+0x22>
 800404a:	4b28      	ldr	r3, [pc, #160]	; (80040ec <__swsetup_r+0xec>)
 800404c:	429c      	cmp	r4, r3
 800404e:	d1e8      	bne.n	8004022 <__swsetup_r+0x22>
 8004050:	68ec      	ldr	r4, [r5, #12]
 8004052:	e7e6      	b.n	8004022 <__swsetup_r+0x22>
 8004054:	075b      	lsls	r3, r3, #29
 8004056:	d513      	bpl.n	8004080 <__swsetup_r+0x80>
 8004058:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800405a:	2900      	cmp	r1, #0
 800405c:	d008      	beq.n	8004070 <__swsetup_r+0x70>
 800405e:	0023      	movs	r3, r4
 8004060:	3344      	adds	r3, #68	; 0x44
 8004062:	4299      	cmp	r1, r3
 8004064:	d002      	beq.n	800406c <__swsetup_r+0x6c>
 8004066:	0030      	movs	r0, r6
 8004068:	f000 f9bc 	bl	80043e4 <_free_r>
 800406c:	2300      	movs	r3, #0
 800406e:	6363      	str	r3, [r4, #52]	; 0x34
 8004070:	2224      	movs	r2, #36	; 0x24
 8004072:	89a3      	ldrh	r3, [r4, #12]
 8004074:	4393      	bics	r3, r2
 8004076:	81a3      	strh	r3, [r4, #12]
 8004078:	2300      	movs	r3, #0
 800407a:	6063      	str	r3, [r4, #4]
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	6023      	str	r3, [r4, #0]
 8004080:	2308      	movs	r3, #8
 8004082:	89a2      	ldrh	r2, [r4, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	81a3      	strh	r3, [r4, #12]
 8004088:	6923      	ldr	r3, [r4, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10b      	bne.n	80040a6 <__swsetup_r+0xa6>
 800408e:	21a0      	movs	r1, #160	; 0xa0
 8004090:	2280      	movs	r2, #128	; 0x80
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	0089      	lsls	r1, r1, #2
 8004096:	0092      	lsls	r2, r2, #2
 8004098:	400b      	ands	r3, r1
 800409a:	4293      	cmp	r3, r2
 800409c:	d003      	beq.n	80040a6 <__swsetup_r+0xa6>
 800409e:	0021      	movs	r1, r4
 80040a0:	0030      	movs	r0, r6
 80040a2:	f000 f93f 	bl	8004324 <__smakebuf_r>
 80040a6:	220c      	movs	r2, #12
 80040a8:	5ea3      	ldrsh	r3, [r4, r2]
 80040aa:	2001      	movs	r0, #1
 80040ac:	001a      	movs	r2, r3
 80040ae:	b299      	uxth	r1, r3
 80040b0:	4002      	ands	r2, r0
 80040b2:	4203      	tst	r3, r0
 80040b4:	d00f      	beq.n	80040d6 <__swsetup_r+0xd6>
 80040b6:	2200      	movs	r2, #0
 80040b8:	60a2      	str	r2, [r4, #8]
 80040ba:	6962      	ldr	r2, [r4, #20]
 80040bc:	4252      	negs	r2, r2
 80040be:	61a2      	str	r2, [r4, #24]
 80040c0:	2000      	movs	r0, #0
 80040c2:	6922      	ldr	r2, [r4, #16]
 80040c4:	4282      	cmp	r2, r0
 80040c6:	d1ba      	bne.n	800403e <__swsetup_r+0x3e>
 80040c8:	060a      	lsls	r2, r1, #24
 80040ca:	d5b8      	bpl.n	800403e <__swsetup_r+0x3e>
 80040cc:	2240      	movs	r2, #64	; 0x40
 80040ce:	4313      	orrs	r3, r2
 80040d0:	81a3      	strh	r3, [r4, #12]
 80040d2:	3801      	subs	r0, #1
 80040d4:	e7b3      	b.n	800403e <__swsetup_r+0x3e>
 80040d6:	0788      	lsls	r0, r1, #30
 80040d8:	d400      	bmi.n	80040dc <__swsetup_r+0xdc>
 80040da:	6962      	ldr	r2, [r4, #20]
 80040dc:	60a2      	str	r2, [r4, #8]
 80040de:	e7ef      	b.n	80040c0 <__swsetup_r+0xc0>
 80040e0:	2000000c 	.word	0x2000000c
 80040e4:	08004620 	.word	0x08004620
 80040e8:	08004640 	.word	0x08004640
 80040ec:	08004600 	.word	0x08004600

080040f0 <_close_r>:
 80040f0:	2300      	movs	r3, #0
 80040f2:	b570      	push	{r4, r5, r6, lr}
 80040f4:	4d06      	ldr	r5, [pc, #24]	; (8004110 <_close_r+0x20>)
 80040f6:	0004      	movs	r4, r0
 80040f8:	0008      	movs	r0, r1
 80040fa:	602b      	str	r3, [r5, #0]
 80040fc:	f7fc fca4 	bl	8000a48 <_close>
 8004100:	1c43      	adds	r3, r0, #1
 8004102:	d103      	bne.n	800410c <_close_r+0x1c>
 8004104:	682b      	ldr	r3, [r5, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d000      	beq.n	800410c <_close_r+0x1c>
 800410a:	6023      	str	r3, [r4, #0]
 800410c:	bd70      	pop	{r4, r5, r6, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	2000019c 	.word	0x2000019c

08004114 <__sflush_r>:
 8004114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004116:	898b      	ldrh	r3, [r1, #12]
 8004118:	0005      	movs	r5, r0
 800411a:	000c      	movs	r4, r1
 800411c:	071a      	lsls	r2, r3, #28
 800411e:	d45f      	bmi.n	80041e0 <__sflush_r+0xcc>
 8004120:	684a      	ldr	r2, [r1, #4]
 8004122:	2a00      	cmp	r2, #0
 8004124:	dc04      	bgt.n	8004130 <__sflush_r+0x1c>
 8004126:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004128:	2a00      	cmp	r2, #0
 800412a:	dc01      	bgt.n	8004130 <__sflush_r+0x1c>
 800412c:	2000      	movs	r0, #0
 800412e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004130:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004132:	2f00      	cmp	r7, #0
 8004134:	d0fa      	beq.n	800412c <__sflush_r+0x18>
 8004136:	2200      	movs	r2, #0
 8004138:	2180      	movs	r1, #128	; 0x80
 800413a:	682e      	ldr	r6, [r5, #0]
 800413c:	602a      	str	r2, [r5, #0]
 800413e:	001a      	movs	r2, r3
 8004140:	0149      	lsls	r1, r1, #5
 8004142:	400a      	ands	r2, r1
 8004144:	420b      	tst	r3, r1
 8004146:	d034      	beq.n	80041b2 <__sflush_r+0x9e>
 8004148:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800414a:	89a3      	ldrh	r3, [r4, #12]
 800414c:	075b      	lsls	r3, r3, #29
 800414e:	d506      	bpl.n	800415e <__sflush_r+0x4a>
 8004150:	6863      	ldr	r3, [r4, #4]
 8004152:	1ac0      	subs	r0, r0, r3
 8004154:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <__sflush_r+0x4a>
 800415a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800415c:	1ac0      	subs	r0, r0, r3
 800415e:	0002      	movs	r2, r0
 8004160:	6a21      	ldr	r1, [r4, #32]
 8004162:	2300      	movs	r3, #0
 8004164:	0028      	movs	r0, r5
 8004166:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004168:	47b8      	blx	r7
 800416a:	89a1      	ldrh	r1, [r4, #12]
 800416c:	1c43      	adds	r3, r0, #1
 800416e:	d106      	bne.n	800417e <__sflush_r+0x6a>
 8004170:	682b      	ldr	r3, [r5, #0]
 8004172:	2b1d      	cmp	r3, #29
 8004174:	d831      	bhi.n	80041da <__sflush_r+0xc6>
 8004176:	4a2c      	ldr	r2, [pc, #176]	; (8004228 <__sflush_r+0x114>)
 8004178:	40da      	lsrs	r2, r3
 800417a:	07d3      	lsls	r3, r2, #31
 800417c:	d52d      	bpl.n	80041da <__sflush_r+0xc6>
 800417e:	2300      	movs	r3, #0
 8004180:	6063      	str	r3, [r4, #4]
 8004182:	6923      	ldr	r3, [r4, #16]
 8004184:	6023      	str	r3, [r4, #0]
 8004186:	04cb      	lsls	r3, r1, #19
 8004188:	d505      	bpl.n	8004196 <__sflush_r+0x82>
 800418a:	1c43      	adds	r3, r0, #1
 800418c:	d102      	bne.n	8004194 <__sflush_r+0x80>
 800418e:	682b      	ldr	r3, [r5, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d100      	bne.n	8004196 <__sflush_r+0x82>
 8004194:	6560      	str	r0, [r4, #84]	; 0x54
 8004196:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004198:	602e      	str	r6, [r5, #0]
 800419a:	2900      	cmp	r1, #0
 800419c:	d0c6      	beq.n	800412c <__sflush_r+0x18>
 800419e:	0023      	movs	r3, r4
 80041a0:	3344      	adds	r3, #68	; 0x44
 80041a2:	4299      	cmp	r1, r3
 80041a4:	d002      	beq.n	80041ac <__sflush_r+0x98>
 80041a6:	0028      	movs	r0, r5
 80041a8:	f000 f91c 	bl	80043e4 <_free_r>
 80041ac:	2000      	movs	r0, #0
 80041ae:	6360      	str	r0, [r4, #52]	; 0x34
 80041b0:	e7bd      	b.n	800412e <__sflush_r+0x1a>
 80041b2:	2301      	movs	r3, #1
 80041b4:	0028      	movs	r0, r5
 80041b6:	6a21      	ldr	r1, [r4, #32]
 80041b8:	47b8      	blx	r7
 80041ba:	1c43      	adds	r3, r0, #1
 80041bc:	d1c5      	bne.n	800414a <__sflush_r+0x36>
 80041be:	682b      	ldr	r3, [r5, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0c2      	beq.n	800414a <__sflush_r+0x36>
 80041c4:	2b1d      	cmp	r3, #29
 80041c6:	d001      	beq.n	80041cc <__sflush_r+0xb8>
 80041c8:	2b16      	cmp	r3, #22
 80041ca:	d101      	bne.n	80041d0 <__sflush_r+0xbc>
 80041cc:	602e      	str	r6, [r5, #0]
 80041ce:	e7ad      	b.n	800412c <__sflush_r+0x18>
 80041d0:	2340      	movs	r3, #64	; 0x40
 80041d2:	89a2      	ldrh	r2, [r4, #12]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	81a3      	strh	r3, [r4, #12]
 80041d8:	e7a9      	b.n	800412e <__sflush_r+0x1a>
 80041da:	2340      	movs	r3, #64	; 0x40
 80041dc:	430b      	orrs	r3, r1
 80041de:	e7fa      	b.n	80041d6 <__sflush_r+0xc2>
 80041e0:	690f      	ldr	r7, [r1, #16]
 80041e2:	2f00      	cmp	r7, #0
 80041e4:	d0a2      	beq.n	800412c <__sflush_r+0x18>
 80041e6:	680a      	ldr	r2, [r1, #0]
 80041e8:	600f      	str	r7, [r1, #0]
 80041ea:	1bd2      	subs	r2, r2, r7
 80041ec:	9201      	str	r2, [sp, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	079b      	lsls	r3, r3, #30
 80041f2:	d100      	bne.n	80041f6 <__sflush_r+0xe2>
 80041f4:	694a      	ldr	r2, [r1, #20]
 80041f6:	60a2      	str	r2, [r4, #8]
 80041f8:	9b01      	ldr	r3, [sp, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	dc00      	bgt.n	8004200 <__sflush_r+0xec>
 80041fe:	e795      	b.n	800412c <__sflush_r+0x18>
 8004200:	003a      	movs	r2, r7
 8004202:	0028      	movs	r0, r5
 8004204:	9b01      	ldr	r3, [sp, #4]
 8004206:	6a21      	ldr	r1, [r4, #32]
 8004208:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800420a:	47b0      	blx	r6
 800420c:	2800      	cmp	r0, #0
 800420e:	dc06      	bgt.n	800421e <__sflush_r+0x10a>
 8004210:	2340      	movs	r3, #64	; 0x40
 8004212:	2001      	movs	r0, #1
 8004214:	89a2      	ldrh	r2, [r4, #12]
 8004216:	4240      	negs	r0, r0
 8004218:	4313      	orrs	r3, r2
 800421a:	81a3      	strh	r3, [r4, #12]
 800421c:	e787      	b.n	800412e <__sflush_r+0x1a>
 800421e:	9b01      	ldr	r3, [sp, #4]
 8004220:	183f      	adds	r7, r7, r0
 8004222:	1a1b      	subs	r3, r3, r0
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	e7e7      	b.n	80041f8 <__sflush_r+0xe4>
 8004228:	20400001 	.word	0x20400001

0800422c <_fflush_r>:
 800422c:	690b      	ldr	r3, [r1, #16]
 800422e:	b570      	push	{r4, r5, r6, lr}
 8004230:	0005      	movs	r5, r0
 8004232:	000c      	movs	r4, r1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d102      	bne.n	800423e <_fflush_r+0x12>
 8004238:	2500      	movs	r5, #0
 800423a:	0028      	movs	r0, r5
 800423c:	bd70      	pop	{r4, r5, r6, pc}
 800423e:	2800      	cmp	r0, #0
 8004240:	d004      	beq.n	800424c <_fflush_r+0x20>
 8004242:	6983      	ldr	r3, [r0, #24]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <_fflush_r+0x20>
 8004248:	f7ff f9f2 	bl	8003630 <__sinit>
 800424c:	4b14      	ldr	r3, [pc, #80]	; (80042a0 <_fflush_r+0x74>)
 800424e:	429c      	cmp	r4, r3
 8004250:	d11b      	bne.n	800428a <_fflush_r+0x5e>
 8004252:	686c      	ldr	r4, [r5, #4]
 8004254:	220c      	movs	r2, #12
 8004256:	5ea3      	ldrsh	r3, [r4, r2]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d0ed      	beq.n	8004238 <_fflush_r+0xc>
 800425c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800425e:	07d2      	lsls	r2, r2, #31
 8004260:	d404      	bmi.n	800426c <_fflush_r+0x40>
 8004262:	059b      	lsls	r3, r3, #22
 8004264:	d402      	bmi.n	800426c <_fflush_r+0x40>
 8004266:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004268:	f7ff fa83 	bl	8003772 <__retarget_lock_acquire_recursive>
 800426c:	0028      	movs	r0, r5
 800426e:	0021      	movs	r1, r4
 8004270:	f7ff ff50 	bl	8004114 <__sflush_r>
 8004274:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004276:	0005      	movs	r5, r0
 8004278:	07db      	lsls	r3, r3, #31
 800427a:	d4de      	bmi.n	800423a <_fflush_r+0xe>
 800427c:	89a3      	ldrh	r3, [r4, #12]
 800427e:	059b      	lsls	r3, r3, #22
 8004280:	d4db      	bmi.n	800423a <_fflush_r+0xe>
 8004282:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004284:	f7ff fa76 	bl	8003774 <__retarget_lock_release_recursive>
 8004288:	e7d7      	b.n	800423a <_fflush_r+0xe>
 800428a:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <_fflush_r+0x78>)
 800428c:	429c      	cmp	r4, r3
 800428e:	d101      	bne.n	8004294 <_fflush_r+0x68>
 8004290:	68ac      	ldr	r4, [r5, #8]
 8004292:	e7df      	b.n	8004254 <_fflush_r+0x28>
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <_fflush_r+0x7c>)
 8004296:	429c      	cmp	r4, r3
 8004298:	d1dc      	bne.n	8004254 <_fflush_r+0x28>
 800429a:	68ec      	ldr	r4, [r5, #12]
 800429c:	e7da      	b.n	8004254 <_fflush_r+0x28>
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	08004620 	.word	0x08004620
 80042a4:	08004640 	.word	0x08004640
 80042a8:	08004600 	.word	0x08004600

080042ac <_lseek_r>:
 80042ac:	b570      	push	{r4, r5, r6, lr}
 80042ae:	0004      	movs	r4, r0
 80042b0:	0008      	movs	r0, r1
 80042b2:	0011      	movs	r1, r2
 80042b4:	001a      	movs	r2, r3
 80042b6:	2300      	movs	r3, #0
 80042b8:	4d05      	ldr	r5, [pc, #20]	; (80042d0 <_lseek_r+0x24>)
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7fc fbe5 	bl	8000a8a <_lseek>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d103      	bne.n	80042cc <_lseek_r+0x20>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d000      	beq.n	80042cc <_lseek_r+0x20>
 80042ca:	6023      	str	r3, [r4, #0]
 80042cc:	bd70      	pop	{r4, r5, r6, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	2000019c 	.word	0x2000019c

080042d4 <__swhatbuf_r>:
 80042d4:	b570      	push	{r4, r5, r6, lr}
 80042d6:	000e      	movs	r6, r1
 80042d8:	001d      	movs	r5, r3
 80042da:	230e      	movs	r3, #14
 80042dc:	5ec9      	ldrsh	r1, [r1, r3]
 80042de:	0014      	movs	r4, r2
 80042e0:	b096      	sub	sp, #88	; 0x58
 80042e2:	2900      	cmp	r1, #0
 80042e4:	da08      	bge.n	80042f8 <__swhatbuf_r+0x24>
 80042e6:	220c      	movs	r2, #12
 80042e8:	5eb3      	ldrsh	r3, [r6, r2]
 80042ea:	2200      	movs	r2, #0
 80042ec:	602a      	str	r2, [r5, #0]
 80042ee:	061b      	lsls	r3, r3, #24
 80042f0:	d411      	bmi.n	8004316 <__swhatbuf_r+0x42>
 80042f2:	2380      	movs	r3, #128	; 0x80
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	e00f      	b.n	8004318 <__swhatbuf_r+0x44>
 80042f8:	466a      	mov	r2, sp
 80042fa:	f000 f8d1 	bl	80044a0 <_fstat_r>
 80042fe:	2800      	cmp	r0, #0
 8004300:	dbf1      	blt.n	80042e6 <__swhatbuf_r+0x12>
 8004302:	23f0      	movs	r3, #240	; 0xf0
 8004304:	9901      	ldr	r1, [sp, #4]
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	4019      	ands	r1, r3
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <__swhatbuf_r+0x4c>)
 800430c:	18c9      	adds	r1, r1, r3
 800430e:	424b      	negs	r3, r1
 8004310:	4159      	adcs	r1, r3
 8004312:	6029      	str	r1, [r5, #0]
 8004314:	e7ed      	b.n	80042f2 <__swhatbuf_r+0x1e>
 8004316:	2340      	movs	r3, #64	; 0x40
 8004318:	2000      	movs	r0, #0
 800431a:	6023      	str	r3, [r4, #0]
 800431c:	b016      	add	sp, #88	; 0x58
 800431e:	bd70      	pop	{r4, r5, r6, pc}
 8004320:	ffffe000 	.word	0xffffe000

08004324 <__smakebuf_r>:
 8004324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004326:	2602      	movs	r6, #2
 8004328:	898b      	ldrh	r3, [r1, #12]
 800432a:	0005      	movs	r5, r0
 800432c:	000c      	movs	r4, r1
 800432e:	4233      	tst	r3, r6
 8004330:	d006      	beq.n	8004340 <__smakebuf_r+0x1c>
 8004332:	0023      	movs	r3, r4
 8004334:	3347      	adds	r3, #71	; 0x47
 8004336:	6023      	str	r3, [r4, #0]
 8004338:	6123      	str	r3, [r4, #16]
 800433a:	2301      	movs	r3, #1
 800433c:	6163      	str	r3, [r4, #20]
 800433e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004340:	466a      	mov	r2, sp
 8004342:	ab01      	add	r3, sp, #4
 8004344:	f7ff ffc6 	bl	80042d4 <__swhatbuf_r>
 8004348:	9900      	ldr	r1, [sp, #0]
 800434a:	0007      	movs	r7, r0
 800434c:	0028      	movs	r0, r5
 800434e:	f7ff fa35 	bl	80037bc <_malloc_r>
 8004352:	2800      	cmp	r0, #0
 8004354:	d108      	bne.n	8004368 <__smakebuf_r+0x44>
 8004356:	220c      	movs	r2, #12
 8004358:	5ea3      	ldrsh	r3, [r4, r2]
 800435a:	059a      	lsls	r2, r3, #22
 800435c:	d4ef      	bmi.n	800433e <__smakebuf_r+0x1a>
 800435e:	2203      	movs	r2, #3
 8004360:	4393      	bics	r3, r2
 8004362:	431e      	orrs	r6, r3
 8004364:	81a6      	strh	r6, [r4, #12]
 8004366:	e7e4      	b.n	8004332 <__smakebuf_r+0xe>
 8004368:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <__smakebuf_r+0x84>)
 800436a:	62ab      	str	r3, [r5, #40]	; 0x28
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	89a2      	ldrh	r2, [r4, #12]
 8004370:	6020      	str	r0, [r4, #0]
 8004372:	4313      	orrs	r3, r2
 8004374:	81a3      	strh	r3, [r4, #12]
 8004376:	9b00      	ldr	r3, [sp, #0]
 8004378:	6120      	str	r0, [r4, #16]
 800437a:	6163      	str	r3, [r4, #20]
 800437c:	9b01      	ldr	r3, [sp, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00d      	beq.n	800439e <__smakebuf_r+0x7a>
 8004382:	0028      	movs	r0, r5
 8004384:	230e      	movs	r3, #14
 8004386:	5ee1      	ldrsh	r1, [r4, r3]
 8004388:	f000 f89c 	bl	80044c4 <_isatty_r>
 800438c:	2800      	cmp	r0, #0
 800438e:	d006      	beq.n	800439e <__smakebuf_r+0x7a>
 8004390:	2203      	movs	r2, #3
 8004392:	89a3      	ldrh	r3, [r4, #12]
 8004394:	4393      	bics	r3, r2
 8004396:	001a      	movs	r2, r3
 8004398:	2301      	movs	r3, #1
 800439a:	4313      	orrs	r3, r2
 800439c:	81a3      	strh	r3, [r4, #12]
 800439e:	89a0      	ldrh	r0, [r4, #12]
 80043a0:	4307      	orrs	r7, r0
 80043a2:	81a7      	strh	r7, [r4, #12]
 80043a4:	e7cb      	b.n	800433e <__smakebuf_r+0x1a>
 80043a6:	46c0      	nop			; (mov r8, r8)
 80043a8:	080035b5 	.word	0x080035b5

080043ac <memchr>:
 80043ac:	b2c9      	uxtb	r1, r1
 80043ae:	1882      	adds	r2, r0, r2
 80043b0:	4290      	cmp	r0, r2
 80043b2:	d101      	bne.n	80043b8 <memchr+0xc>
 80043b4:	2000      	movs	r0, #0
 80043b6:	4770      	bx	lr
 80043b8:	7803      	ldrb	r3, [r0, #0]
 80043ba:	428b      	cmp	r3, r1
 80043bc:	d0fb      	beq.n	80043b6 <memchr+0xa>
 80043be:	3001      	adds	r0, #1
 80043c0:	e7f6      	b.n	80043b0 <memchr+0x4>
	...

080043c4 <__malloc_lock>:
 80043c4:	b510      	push	{r4, lr}
 80043c6:	4802      	ldr	r0, [pc, #8]	; (80043d0 <__malloc_lock+0xc>)
 80043c8:	f7ff f9d3 	bl	8003772 <__retarget_lock_acquire_recursive>
 80043cc:	bd10      	pop	{r4, pc}
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	20000190 	.word	0x20000190

080043d4 <__malloc_unlock>:
 80043d4:	b510      	push	{r4, lr}
 80043d6:	4802      	ldr	r0, [pc, #8]	; (80043e0 <__malloc_unlock+0xc>)
 80043d8:	f7ff f9cc 	bl	8003774 <__retarget_lock_release_recursive>
 80043dc:	bd10      	pop	{r4, pc}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	20000190 	.word	0x20000190

080043e4 <_free_r>:
 80043e4:	b570      	push	{r4, r5, r6, lr}
 80043e6:	0005      	movs	r5, r0
 80043e8:	2900      	cmp	r1, #0
 80043ea:	d010      	beq.n	800440e <_free_r+0x2a>
 80043ec:	1f0c      	subs	r4, r1, #4
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	da00      	bge.n	80043f6 <_free_r+0x12>
 80043f4:	18e4      	adds	r4, r4, r3
 80043f6:	0028      	movs	r0, r5
 80043f8:	f7ff ffe4 	bl	80043c4 <__malloc_lock>
 80043fc:	4a1d      	ldr	r2, [pc, #116]	; (8004474 <_free_r+0x90>)
 80043fe:	6813      	ldr	r3, [r2, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d105      	bne.n	8004410 <_free_r+0x2c>
 8004404:	6063      	str	r3, [r4, #4]
 8004406:	6014      	str	r4, [r2, #0]
 8004408:	0028      	movs	r0, r5
 800440a:	f7ff ffe3 	bl	80043d4 <__malloc_unlock>
 800440e:	bd70      	pop	{r4, r5, r6, pc}
 8004410:	42a3      	cmp	r3, r4
 8004412:	d908      	bls.n	8004426 <_free_r+0x42>
 8004414:	6821      	ldr	r1, [r4, #0]
 8004416:	1860      	adds	r0, r4, r1
 8004418:	4283      	cmp	r3, r0
 800441a:	d1f3      	bne.n	8004404 <_free_r+0x20>
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	1841      	adds	r1, r0, r1
 8004422:	6021      	str	r1, [r4, #0]
 8004424:	e7ee      	b.n	8004404 <_free_r+0x20>
 8004426:	001a      	movs	r2, r3
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <_free_r+0x4e>
 800442e:	42a3      	cmp	r3, r4
 8004430:	d9f9      	bls.n	8004426 <_free_r+0x42>
 8004432:	6811      	ldr	r1, [r2, #0]
 8004434:	1850      	adds	r0, r2, r1
 8004436:	42a0      	cmp	r0, r4
 8004438:	d10b      	bne.n	8004452 <_free_r+0x6e>
 800443a:	6820      	ldr	r0, [r4, #0]
 800443c:	1809      	adds	r1, r1, r0
 800443e:	1850      	adds	r0, r2, r1
 8004440:	6011      	str	r1, [r2, #0]
 8004442:	4283      	cmp	r3, r0
 8004444:	d1e0      	bne.n	8004408 <_free_r+0x24>
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	1841      	adds	r1, r0, r1
 800444c:	6011      	str	r1, [r2, #0]
 800444e:	6053      	str	r3, [r2, #4]
 8004450:	e7da      	b.n	8004408 <_free_r+0x24>
 8004452:	42a0      	cmp	r0, r4
 8004454:	d902      	bls.n	800445c <_free_r+0x78>
 8004456:	230c      	movs	r3, #12
 8004458:	602b      	str	r3, [r5, #0]
 800445a:	e7d5      	b.n	8004408 <_free_r+0x24>
 800445c:	6821      	ldr	r1, [r4, #0]
 800445e:	1860      	adds	r0, r4, r1
 8004460:	4283      	cmp	r3, r0
 8004462:	d103      	bne.n	800446c <_free_r+0x88>
 8004464:	6818      	ldr	r0, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	1841      	adds	r1, r0, r1
 800446a:	6021      	str	r1, [r4, #0]
 800446c:	6063      	str	r3, [r4, #4]
 800446e:	6054      	str	r4, [r2, #4]
 8004470:	e7ca      	b.n	8004408 <_free_r+0x24>
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	20000194 	.word	0x20000194

08004478 <_read_r>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	0004      	movs	r4, r0
 800447c:	0008      	movs	r0, r1
 800447e:	0011      	movs	r1, r2
 8004480:	001a      	movs	r2, r3
 8004482:	2300      	movs	r3, #0
 8004484:	4d05      	ldr	r5, [pc, #20]	; (800449c <_read_r+0x24>)
 8004486:	602b      	str	r3, [r5, #0]
 8004488:	f7fc faa5 	bl	80009d6 <_read>
 800448c:	1c43      	adds	r3, r0, #1
 800448e:	d103      	bne.n	8004498 <_read_r+0x20>
 8004490:	682b      	ldr	r3, [r5, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d000      	beq.n	8004498 <_read_r+0x20>
 8004496:	6023      	str	r3, [r4, #0]
 8004498:	bd70      	pop	{r4, r5, r6, pc}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	2000019c 	.word	0x2000019c

080044a0 <_fstat_r>:
 80044a0:	2300      	movs	r3, #0
 80044a2:	b570      	push	{r4, r5, r6, lr}
 80044a4:	4d06      	ldr	r5, [pc, #24]	; (80044c0 <_fstat_r+0x20>)
 80044a6:	0004      	movs	r4, r0
 80044a8:	0008      	movs	r0, r1
 80044aa:	0011      	movs	r1, r2
 80044ac:	602b      	str	r3, [r5, #0]
 80044ae:	f7fc fad5 	bl	8000a5c <_fstat>
 80044b2:	1c43      	adds	r3, r0, #1
 80044b4:	d103      	bne.n	80044be <_fstat_r+0x1e>
 80044b6:	682b      	ldr	r3, [r5, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d000      	beq.n	80044be <_fstat_r+0x1e>
 80044bc:	6023      	str	r3, [r4, #0]
 80044be:	bd70      	pop	{r4, r5, r6, pc}
 80044c0:	2000019c 	.word	0x2000019c

080044c4 <_isatty_r>:
 80044c4:	2300      	movs	r3, #0
 80044c6:	b570      	push	{r4, r5, r6, lr}
 80044c8:	4d06      	ldr	r5, [pc, #24]	; (80044e4 <_isatty_r+0x20>)
 80044ca:	0004      	movs	r4, r0
 80044cc:	0008      	movs	r0, r1
 80044ce:	602b      	str	r3, [r5, #0]
 80044d0:	f7fc fad2 	bl	8000a78 <_isatty>
 80044d4:	1c43      	adds	r3, r0, #1
 80044d6:	d103      	bne.n	80044e0 <_isatty_r+0x1c>
 80044d8:	682b      	ldr	r3, [r5, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d000      	beq.n	80044e0 <_isatty_r+0x1c>
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	bd70      	pop	{r4, r5, r6, pc}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	2000019c 	.word	0x2000019c

080044e8 <_init>:
 80044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ea:	46c0      	nop			; (mov r8, r8)
 80044ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ee:	bc08      	pop	{r3}
 80044f0:	469e      	mov	lr, r3
 80044f2:	4770      	bx	lr

080044f4 <_fini>:
 80044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fa:	bc08      	pop	{r3}
 80044fc:	469e      	mov	lr, r3
 80044fe:	4770      	bx	lr
