Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 22:42:25 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_40/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.782      -19.004                     40                 1139       -0.032       -0.186                     17                 1139        1.725        0.000                       0                  1119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.782      -19.004                     40                 1139       -0.032       -0.186                     17                 1139        1.725        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           40  Failing Endpoints,  Worst Slack       -0.782ns,  Total Violation      -19.004ns
Hold  :           17  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.186ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 genblk1[8].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.753ns (38.026%)  route 2.857ns (61.974%))
  Logic Levels:           17  (CARRY8=8 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 6.024 - 4.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.582ns (routing 0.629ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.574ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.582     2.528    genblk1[8].reg_in/clk_IBUF_BUFG
    SLICE_X114Y524       FDRE                                         r  genblk1[8].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y524       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.609 r  genblk1[8].reg_in/reg_out_reg[4]/Q
                         net (fo=5, estimated)        0.221     2.830    genblk1[8].reg_in/Q[4]
    SLICE_X114Y524       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.976 f  genblk1[8].reg_in/reg_out[0]_i_443/O
                         net (fo=12, estimated)       0.364     3.340    conv/mul04/reg_out_reg[0]_i_120
    SLICE_X116Y529       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.377 r  conv/mul04/reg_out[21]_i_176/O
                         net (fo=5, estimated)        0.248     3.625    conv/add000066/reg_out_reg[21]_i_67_0[0]
    SLICE_X116Y526       CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[2])
                                                      0.109     3.734 r  conv/add000066/reg_out_reg[21]_i_114/O[2]
                         net (fo=2, estimated)        0.221     3.955    conv/add000066/reg_out_reg[21]_i_114_n_13
    SLICE_X116Y523       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.006 r  conv/add000066/reg_out[21]_i_119/O
                         net (fo=1, routed)           0.025     4.031    conv/add000066/reg_out[21]_i_119_n_0
    SLICE_X116Y523       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.215 r  conv/add000066/reg_out_reg[21]_i_67/O[5]
                         net (fo=1, estimated)        0.292     4.507    conv/add000066/reg_out_reg[21]_i_67_n_10
    SLICE_X118Y520       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.542 r  conv/add000066/reg_out[21]_i_38/O
                         net (fo=1, routed)           0.011     4.553    conv/add000066/reg_out[21]_i_38_n_0
    SLICE_X118Y520       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.680 r  conv/add000066/reg_out_reg[21]_i_23/O[6]
                         net (fo=2, estimated)        0.177     4.857    conv/add000066/reg_out_reg[21]_i_23_n_9
    SLICE_X117Y520       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.910 r  conv/add000066/reg_out[16]_i_30/O
                         net (fo=1, routed)           0.015     4.925    conv/add000066/reg_out[16]_i_30_n_0
    SLICE_X117Y520       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.042 r  conv/add000066/reg_out_reg[16]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.068    conv/add000066/reg_out_reg[16]_i_20_n_0
    SLICE_X117Y521       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.124 r  conv/add000066/reg_out_reg[21]_i_16/O[0]
                         net (fo=2, estimated)        0.387     5.511    conv/add000066/reg_out_reg[21]_i_16_n_15
    SLICE_X113Y519       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     5.549 r  conv/add000066/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.013     5.562    conv/add000066/reg_out[21]_i_20_n_0
    SLICE_X113Y519       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.696 r  conv/add000066/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, estimated)        0.187     5.883    conv/add000066/reg_out_reg[21]_i_10_n_13
    SLICE_X113Y522       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     5.971 r  conv/add000066/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.021     5.992    conv/add000066/reg_out[21]_i_13_n_0
    SLICE_X113Y522       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     6.159 r  conv/add000066/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.220     6.379    conv/add000066/reg_out_reg[21]_i_3_n_11
    SLICE_X114Y522       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.415 r  conv/add000066/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.424    conv/add000066/reg_out[21]_i_6_n_0
    SLICE_X114Y522       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.604 r  conv/add000066/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.133     6.737    reg_out/a[21]
    SLICE_X114Y522       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.851 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.287     7.138    reg_out/reg_out[21]_i_1_n_0
    SLICE_X114Y521       FDRE                                         r  reg_out/reg_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.368     6.024    reg_out/clk_IBUF_BUFG
    SLICE_X114Y521       FDRE                                         r  reg_out/reg_out_reg[2]/C
                         clock pessimism              0.442     6.466    
                         clock uncertainty           -0.035     6.430    
    SLICE_X114Y521       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.356    reg_out/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 demux/genblk1[8].z_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[8].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      1.364ns (routing 0.574ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.629ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.364     2.020    demux/clk_IBUF_BUFG
    SLICE_X112Y524       FDRE                                         r  demux/genblk1[8].z_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y524       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.080 r  demux/genblk1[8].z_reg[8][3]/Q
                         net (fo=1, estimated)        0.075     2.155    genblk1[8].reg_in/D[3]
    SLICE_X114Y524       FDRE                                         r  genblk1[8].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.582     2.528    genblk1[8].reg_in/clk_IBUF_BUFG
    SLICE_X114Y524       FDRE                                         r  genblk1[8].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.404     2.125    
    SLICE_X114Y524       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.187    genblk1[8].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y521  demux/genblk1[40].z_reg[40][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y521  demux/genblk1[40].z_reg[40][0]/C



