// Seed: 3498110470
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wor id_3
    , id_6,
    input tri1 id_4
);
  tri id_7;
  always @(negedge 1) id_6 = !id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    output logic id_8,
    input supply1 id_9,
    input wor id_10,
    inout tri id_11,
    output uwire id_12,
    input tri0 id_13
);
  wire id_15;
  always @(posedge id_2) @(posedge {1} & id_10) id_8 <= 1;
  module_0(
      id_0, id_11, id_4, id_4, id_9
  );
endmodule
