#! /home/woody/bin/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-479-ga1a7f5de)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559733dae5c0 .scope module, "tb_shiftreg4b" "tb_shiftreg4b" 2 1;
 .timescale 0 0;
v0x559733e06d10_0 .var "CLK", 0 0;
v0x559733e06de0_0 .var "REG_IN", 3 0;
v0x559733e06eb0_0 .net "REG_OUT", 3 0, v0x559733e06ba0_0;  1 drivers
S_0x559733dae750 .scope module, "sr1" "shiftreg4b" 2 8, 2 14 0, S_0x559733dae5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "reg_out"
    .port_info 1 /INPUT 4 "reg_in"
    .port_info 2 /INPUT 1 "clock"
v0x559733dae930_0 .net "clock", 0 0, v0x559733e06d10_0;  1 drivers
v0x559733e06ac0_0 .net "reg_in", 3 0, v0x559733e06de0_0;  1 drivers
v0x559733e06ba0_0 .var "reg_out", 3 0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shiftreg4b.v";
