
STM32_NOW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cd8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08004d98  08004d98  00005d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004eb8  08004eb8  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004eb8  08004eb8  0000606c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004eb8  08004eb8  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eb8  08004eb8  00005eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ebc  08004ebc  00005ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004ec0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000558  2000006c  08004f2c  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005c4  08004f2c  000065c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dcfa  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002094  00000000  00000000  00013d8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  00015e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a65  00000000  00000000  00016b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013501  00000000  00000000  000175cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f989  00000000  00000000  0002aace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00073172  00000000  00000000  0003a457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad5c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ae0  00000000  00000000  000ad60c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000b10ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004d80 	.word	0x08004d80

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08004d80 	.word	0x08004d80

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_lmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	46ce      	mov	lr, r9
 800040c:	4699      	mov	r9, r3
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	469c      	mov	ip, r3
 8000412:	0413      	lsls	r3, r2, #16
 8000414:	4647      	mov	r7, r8
 8000416:	0c1b      	lsrs	r3, r3, #16
 8000418:	001d      	movs	r5, r3
 800041a:	000e      	movs	r6, r1
 800041c:	4661      	mov	r1, ip
 800041e:	0404      	lsls	r4, r0, #16
 8000420:	0c24      	lsrs	r4, r4, #16
 8000422:	b580      	push	{r7, lr}
 8000424:	0007      	movs	r7, r0
 8000426:	0c10      	lsrs	r0, r2, #16
 8000428:	434b      	muls	r3, r1
 800042a:	4365      	muls	r5, r4
 800042c:	4341      	muls	r1, r0
 800042e:	4360      	muls	r0, r4
 8000430:	0c2c      	lsrs	r4, r5, #16
 8000432:	18c0      	adds	r0, r0, r3
 8000434:	1824      	adds	r4, r4, r0
 8000436:	468c      	mov	ip, r1
 8000438:	42a3      	cmp	r3, r4
 800043a:	d903      	bls.n	8000444 <__aeabi_lmul+0x3c>
 800043c:	2380      	movs	r3, #128	@ 0x80
 800043e:	025b      	lsls	r3, r3, #9
 8000440:	4698      	mov	r8, r3
 8000442:	44c4      	add	ip, r8
 8000444:	4649      	mov	r1, r9
 8000446:	4379      	muls	r1, r7
 8000448:	4356      	muls	r6, r2
 800044a:	0c23      	lsrs	r3, r4, #16
 800044c:	042d      	lsls	r5, r5, #16
 800044e:	0c2d      	lsrs	r5, r5, #16
 8000450:	1989      	adds	r1, r1, r6
 8000452:	4463      	add	r3, ip
 8000454:	0424      	lsls	r4, r4, #16
 8000456:	1960      	adds	r0, r4, r5
 8000458:	18c9      	adds	r1, r1, r3
 800045a:	bcc0      	pop	{r6, r7}
 800045c:	46b9      	mov	r9, r7
 800045e:	46b0      	mov	r8, r6
 8000460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <XOR_Checksum>:
void SendError(uint8_t cmd, uint8_t err);
void SendTimer(void);

/* ================= CHECKSUM ================= */
uint8_t XOR_Checksum(uint8_t *data, uint16_t len)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	000a      	movs	r2, r1
 800046e:	1cbb      	adds	r3, r7, #2
 8000470:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 8000472:	230f      	movs	r3, #15
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	2200      	movs	r2, #0
 8000478:	701a      	strb	r2, [r3, #0]
    for(uint16_t i=0;i<len;i++) c ^= data[i];
 800047a:	230c      	movs	r3, #12
 800047c:	18fb      	adds	r3, r7, r3
 800047e:	2200      	movs	r2, #0
 8000480:	801a      	strh	r2, [r3, #0]
 8000482:	e010      	b.n	80004a6 <XOR_Checksum+0x42>
 8000484:	200c      	movs	r0, #12
 8000486:	183b      	adds	r3, r7, r0
 8000488:	881b      	ldrh	r3, [r3, #0]
 800048a:	687a      	ldr	r2, [r7, #4]
 800048c:	18d3      	adds	r3, r2, r3
 800048e:	7819      	ldrb	r1, [r3, #0]
 8000490:	220f      	movs	r2, #15
 8000492:	18bb      	adds	r3, r7, r2
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	7812      	ldrb	r2, [r2, #0]
 8000498:	404a      	eors	r2, r1
 800049a:	701a      	strb	r2, [r3, #0]
 800049c:	183b      	adds	r3, r7, r0
 800049e:	881a      	ldrh	r2, [r3, #0]
 80004a0:	183b      	adds	r3, r7, r0
 80004a2:	3201      	adds	r2, #1
 80004a4:	801a      	strh	r2, [r3, #0]
 80004a6:	230c      	movs	r3, #12
 80004a8:	18fa      	adds	r2, r7, r3
 80004aa:	1cbb      	adds	r3, r7, #2
 80004ac:	8812      	ldrh	r2, [r2, #0]
 80004ae:	881b      	ldrh	r3, [r3, #0]
 80004b0:	429a      	cmp	r2, r3
 80004b2:	d3e7      	bcc.n	8000484 <XOR_Checksum+0x20>
    return c;
 80004b4:	230f      	movs	r3, #15
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	781b      	ldrb	r3, [r3, #0]
}
 80004ba:	0018      	movs	r0, r3
 80004bc:	46bd      	mov	sp, r7
 80004be:	b004      	add	sp, #16
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <RNG_Init>:

/* ================= RNG ================= */
void RNG_Init(void)
{
 80004c2:	b580      	push	{r7, lr}
 80004c4:	af00      	add	r7, sp, #0
    srand(HAL_GetTick());
 80004c6:	f001 f843 	bl	8001550 <HAL_GetTick>
 80004ca:	0003      	movs	r3, r0
 80004cc:	0018      	movs	r0, r3
 80004ce:	f003 fa3f 	bl	8003950 <srand>
}
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <ClearOpened>:

/* ================= FIELD ================= */
void ClearOpened(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
    openedTotal = 0;
 80004de:	4b18      	ldr	r3, [pc, #96]	@ (8000540 <ClearOpened+0x68>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	801a      	strh	r2, [r3, #0]
    for(uint8_t i=0;i<fieldSize;i++)
 80004e4:	1dfb      	adds	r3, r7, #7
 80004e6:	2200      	movs	r2, #0
 80004e8:	701a      	strb	r2, [r3, #0]
 80004ea:	e01e      	b.n	800052a <ClearOpened+0x52>
        for(uint8_t j=0;j<fieldSize;j++)
 80004ec:	1dbb      	adds	r3, r7, #6
 80004ee:	2200      	movs	r2, #0
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	e00f      	b.n	8000514 <ClearOpened+0x3c>
            opened[i][j] = 0;
 80004f4:	1dfb      	adds	r3, r7, #7
 80004f6:	781a      	ldrb	r2, [r3, #0]
 80004f8:	1dbb      	adds	r3, r7, #6
 80004fa:	7819      	ldrb	r1, [r3, #0]
 80004fc:	4811      	ldr	r0, [pc, #68]	@ (8000544 <ClearOpened+0x6c>)
 80004fe:	0013      	movs	r3, r2
 8000500:	011b      	lsls	r3, r3, #4
 8000502:	1a9b      	subs	r3, r3, r2
 8000504:	18c3      	adds	r3, r0, r3
 8000506:	2200      	movs	r2, #0
 8000508:	545a      	strb	r2, [r3, r1]
        for(uint8_t j=0;j<fieldSize;j++)
 800050a:	1dbb      	adds	r3, r7, #6
 800050c:	781a      	ldrb	r2, [r3, #0]
 800050e:	1dbb      	adds	r3, r7, #6
 8000510:	3201      	adds	r2, #1
 8000512:	701a      	strb	r2, [r3, #0]
 8000514:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <ClearOpened+0x70>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	1dba      	adds	r2, r7, #6
 800051a:	7812      	ldrb	r2, [r2, #0]
 800051c:	429a      	cmp	r2, r3
 800051e:	d3e9      	bcc.n	80004f4 <ClearOpened+0x1c>
    for(uint8_t i=0;i<fieldSize;i++)
 8000520:	1dfb      	adds	r3, r7, #7
 8000522:	781a      	ldrb	r2, [r3, #0]
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	3201      	adds	r2, #1
 8000528:	701a      	strb	r2, [r3, #0]
 800052a:	4b07      	ldr	r3, [pc, #28]	@ (8000548 <ClearOpened+0x70>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	1dfa      	adds	r2, r7, #7
 8000530:	7812      	ldrb	r2, [r2, #0]
 8000532:	429a      	cmp	r2, r3
 8000534:	d3da      	bcc.n	80004ec <ClearOpened+0x14>
}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46c0      	nop			@ (mov r8, r8)
 800053a:	46bd      	mov	sp, r7
 800053c:	b002      	add	sp, #8
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000464 	.word	0x20000464
 8000544:	20000380 	.word	0x20000380
 8000548:	20000461 	.word	0x20000461

0800054c <ClearField>:

void ClearField(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
    for(uint8_t i=0;i<fieldSize;i++)
 8000552:	1dfb      	adds	r3, r7, #7
 8000554:	2200      	movs	r2, #0
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	e01e      	b.n	8000598 <ClearField+0x4c>
        for(uint8_t j=0;j<fieldSize;j++)
 800055a:	1dbb      	adds	r3, r7, #6
 800055c:	2200      	movs	r2, #0
 800055e:	701a      	strb	r2, [r3, #0]
 8000560:	e00f      	b.n	8000582 <ClearField+0x36>
            minefield[i][j] = 0;
 8000562:	1dfb      	adds	r3, r7, #7
 8000564:	781a      	ldrb	r2, [r3, #0]
 8000566:	1dbb      	adds	r3, r7, #6
 8000568:	7819      	ldrb	r1, [r3, #0]
 800056a:	4811      	ldr	r0, [pc, #68]	@ (80005b0 <ClearField+0x64>)
 800056c:	0013      	movs	r3, r2
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	1a9b      	subs	r3, r3, r2
 8000572:	18c3      	adds	r3, r0, r3
 8000574:	2200      	movs	r2, #0
 8000576:	545a      	strb	r2, [r3, r1]
        for(uint8_t j=0;j<fieldSize;j++)
 8000578:	1dbb      	adds	r3, r7, #6
 800057a:	781a      	ldrb	r2, [r3, #0]
 800057c:	1dbb      	adds	r3, r7, #6
 800057e:	3201      	adds	r2, #1
 8000580:	701a      	strb	r2, [r3, #0]
 8000582:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <ClearField+0x68>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	1dba      	adds	r2, r7, #6
 8000588:	7812      	ldrb	r2, [r2, #0]
 800058a:	429a      	cmp	r2, r3
 800058c:	d3e9      	bcc.n	8000562 <ClearField+0x16>
    for(uint8_t i=0;i<fieldSize;i++)
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	781a      	ldrb	r2, [r3, #0]
 8000592:	1dfb      	adds	r3, r7, #7
 8000594:	3201      	adds	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <ClearField+0x68>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	1dfa      	adds	r2, r7, #7
 800059e:	7812      	ldrb	r2, [r2, #0]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d3da      	bcc.n	800055a <ClearField+0xe>
}
 80005a4:	46c0      	nop			@ (mov r8, r8)
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	2000029c 	.word	0x2000029c
 80005b4:	20000461 	.word	0x20000461

080005b8 <PlaceMines>:

void PlaceMines(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
    uint8_t placed = 0;
 80005be:	1dfb      	adds	r3, r7, #7
 80005c0:	2200      	movs	r2, #0
 80005c2:	701a      	strb	r2, [r3, #0]
    while(placed < mineCount)
 80005c4:	e039      	b.n	800063a <PlaceMines+0x82>
    {
        uint8_t x = rand() % fieldSize;
 80005c6:	f003 f9f3 	bl	80039b0 <rand>
 80005ca:	0002      	movs	r2, r0
 80005cc:	4b20      	ldr	r3, [pc, #128]	@ (8000650 <PlaceMines+0x98>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	0019      	movs	r1, r3
 80005d2:	0010      	movs	r0, r2
 80005d4:	f7ff ff12 	bl	80003fc <__aeabi_idivmod>
 80005d8:	000b      	movs	r3, r1
 80005da:	001a      	movs	r2, r3
 80005dc:	1dbb      	adds	r3, r7, #6
 80005de:	701a      	strb	r2, [r3, #0]
        uint8_t y = rand() % fieldSize;
 80005e0:	f003 f9e6 	bl	80039b0 <rand>
 80005e4:	0002      	movs	r2, r0
 80005e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000650 <PlaceMines+0x98>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	0019      	movs	r1, r3
 80005ec:	0010      	movs	r0, r2
 80005ee:	f7ff ff05 	bl	80003fc <__aeabi_idivmod>
 80005f2:	000b      	movs	r3, r1
 80005f4:	001a      	movs	r2, r3
 80005f6:	1d7b      	adds	r3, r7, #5
 80005f8:	701a      	strb	r2, [r3, #0]
        if(minefield[x][y] != MINE)
 80005fa:	1dbb      	adds	r3, r7, #6
 80005fc:	781a      	ldrb	r2, [r3, #0]
 80005fe:	1d7b      	adds	r3, r7, #5
 8000600:	7819      	ldrb	r1, [r3, #0]
 8000602:	4814      	ldr	r0, [pc, #80]	@ (8000654 <PlaceMines+0x9c>)
 8000604:	0013      	movs	r3, r2
 8000606:	011b      	lsls	r3, r3, #4
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	18c3      	adds	r3, r0, r3
 800060c:	565b      	ldrsb	r3, [r3, r1]
 800060e:	1dfa      	adds	r2, r7, #7
 8000610:	1df9      	adds	r1, r7, #7
 8000612:	7809      	ldrb	r1, [r1, #0]
 8000614:	7011      	strb	r1, [r2, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	d00f      	beq.n	800063a <PlaceMines+0x82>
        {
            minefield[x][y] = MINE;
 800061a:	1dbb      	adds	r3, r7, #6
 800061c:	781a      	ldrb	r2, [r3, #0]
 800061e:	1d7b      	adds	r3, r7, #5
 8000620:	7819      	ldrb	r1, [r3, #0]
 8000622:	480c      	ldr	r0, [pc, #48]	@ (8000654 <PlaceMines+0x9c>)
 8000624:	0013      	movs	r3, r2
 8000626:	011b      	lsls	r3, r3, #4
 8000628:	1a9b      	subs	r3, r3, r2
 800062a:	18c3      	adds	r3, r0, r3
 800062c:	22ff      	movs	r2, #255	@ 0xff
 800062e:	545a      	strb	r2, [r3, r1]
            placed++;
 8000630:	1dfb      	adds	r3, r7, #7
 8000632:	781a      	ldrb	r2, [r3, #0]
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	3201      	adds	r2, #1
 8000638:	701a      	strb	r2, [r3, #0]
    while(placed < mineCount)
 800063a:	4b07      	ldr	r3, [pc, #28]	@ (8000658 <PlaceMines+0xa0>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	1dfa      	adds	r2, r7, #7
 8000640:	7812      	ldrb	r2, [r2, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	d3bf      	bcc.n	80005c6 <PlaceMines+0xe>
        }
    }
}
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b002      	add	sp, #8
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000461 	.word	0x20000461
 8000654:	2000029c 	.word	0x2000029c
 8000658:	20000462 	.word	0x20000462

0800065c <CountAdjacent>:

uint8_t CountAdjacent(uint8_t x, uint8_t y)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	0002      	movs	r2, r0
 8000664:	1dfb      	adds	r3, r7, #7
 8000666:	701a      	strb	r2, [r3, #0]
 8000668:	1dbb      	adds	r3, r7, #6
 800066a:	1c0a      	adds	r2, r1, #0
 800066c:	701a      	strb	r2, [r3, #0]
    uint8_t cnt = 0;
 800066e:	230f      	movs	r3, #15
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]
    for(int8_t dx=-1; dx<=1; dx++)
 8000676:	230e      	movs	r3, #14
 8000678:	18fb      	adds	r3, r7, r3
 800067a:	22ff      	movs	r2, #255	@ 0xff
 800067c:	701a      	strb	r2, [r3, #0]
 800067e:	e068      	b.n	8000752 <CountAdjacent+0xf6>
        for(int8_t dy=-1; dy<=1; dy++)
 8000680:	230d      	movs	r3, #13
 8000682:	18fb      	adds	r3, r7, r3
 8000684:	22ff      	movs	r2, #255	@ 0xff
 8000686:	701a      	strb	r2, [r3, #0]
 8000688:	e054      	b.n	8000734 <CountAdjacent+0xd8>
        {
            if(!dx && !dy) continue;
 800068a:	230e      	movs	r3, #14
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b25b      	sxtb	r3, r3
 8000692:	2b00      	cmp	r3, #0
 8000694:	d105      	bne.n	80006a2 <CountAdjacent+0x46>
 8000696:	230d      	movs	r3, #13
 8000698:	18fb      	adds	r3, r7, r3
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b25b      	sxtb	r3, r3
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d03e      	beq.n	8000720 <CountAdjacent+0xc4>
            int8_t nx = x + dx;
 80006a2:	230e      	movs	r3, #14
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	18d3      	adds	r3, r2, r3
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	210c      	movs	r1, #12
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	701a      	strb	r2, [r3, #0]
            int8_t ny = y + dy;
 80006b6:	230d      	movs	r3, #13
 80006b8:	18fb      	adds	r3, r7, r3
 80006ba:	781a      	ldrb	r2, [r3, #0]
 80006bc:	1dbb      	adds	r3, r7, #6
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	18d3      	adds	r3, r2, r3
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	200b      	movs	r0, #11
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	701a      	strb	r2, [r3, #0]
            if(nx>=0 && ny>=0 && nx<fieldSize && ny<fieldSize)
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80006d0:	d827      	bhi.n	8000722 <CountAdjacent+0xc6>
 80006d2:	183b      	adds	r3, r7, r0
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80006d8:	d823      	bhi.n	8000722 <CountAdjacent+0xc6>
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b25b      	sxtb	r3, r3
 80006e0:	4a22      	ldr	r2, [pc, #136]	@ (800076c <CountAdjacent+0x110>)
 80006e2:	7812      	ldrb	r2, [r2, #0]
 80006e4:	4293      	cmp	r3, r2
 80006e6:	da1c      	bge.n	8000722 <CountAdjacent+0xc6>
 80006e8:	183b      	adds	r3, r7, r0
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b25b      	sxtb	r3, r3
 80006ee:	4a1f      	ldr	r2, [pc, #124]	@ (800076c <CountAdjacent+0x110>)
 80006f0:	7812      	ldrb	r2, [r2, #0]
 80006f2:	4293      	cmp	r3, r2
 80006f4:	da15      	bge.n	8000722 <CountAdjacent+0xc6>
                if(minefield[nx][ny] == MINE)
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2200      	movs	r2, #0
 80006fa:	569a      	ldrsb	r2, [r3, r2]
 80006fc:	183b      	adds	r3, r7, r0
 80006fe:	2100      	movs	r1, #0
 8000700:	5659      	ldrsb	r1, [r3, r1]
 8000702:	481b      	ldr	r0, [pc, #108]	@ (8000770 <CountAdjacent+0x114>)
 8000704:	0013      	movs	r3, r2
 8000706:	011b      	lsls	r3, r3, #4
 8000708:	1a9b      	subs	r3, r3, r2
 800070a:	18c3      	adds	r3, r0, r3
 800070c:	565b      	ldrsb	r3, [r3, r1]
 800070e:	3301      	adds	r3, #1
 8000710:	d107      	bne.n	8000722 <CountAdjacent+0xc6>
                    cnt++;
 8000712:	210f      	movs	r1, #15
 8000714:	187b      	adds	r3, r7, r1
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	187b      	adds	r3, r7, r1
 800071a:	3201      	adds	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	e000      	b.n	8000722 <CountAdjacent+0xc6>
            if(!dx && !dy) continue;
 8000720:	46c0      	nop			@ (mov r8, r8)
        for(int8_t dy=-1; dy<=1; dy++)
 8000722:	210d      	movs	r1, #13
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b25b      	sxtb	r3, r3
 800072a:	b2db      	uxtb	r3, r3
 800072c:	3301      	adds	r3, #1
 800072e:	b2da      	uxtb	r2, r3
 8000730:	187b      	adds	r3, r7, r1
 8000732:	701a      	strb	r2, [r3, #0]
 8000734:	230d      	movs	r3, #13
 8000736:	18fb      	adds	r3, r7, r3
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	b25b      	sxtb	r3, r3
 800073c:	2b01      	cmp	r3, #1
 800073e:	dda4      	ble.n	800068a <CountAdjacent+0x2e>
    for(int8_t dx=-1; dx<=1; dx++)
 8000740:	210e      	movs	r1, #14
 8000742:	187b      	adds	r3, r7, r1
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	b25b      	sxtb	r3, r3
 8000748:	b2db      	uxtb	r3, r3
 800074a:	3301      	adds	r3, #1
 800074c:	b2da      	uxtb	r2, r3
 800074e:	187b      	adds	r3, r7, r1
 8000750:	701a      	strb	r2, [r3, #0]
 8000752:	230e      	movs	r3, #14
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	b25b      	sxtb	r3, r3
 800075a:	2b01      	cmp	r3, #1
 800075c:	dd90      	ble.n	8000680 <CountAdjacent+0x24>
        }
    return cnt;
 800075e:	230f      	movs	r3, #15
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	781b      	ldrb	r3, [r3, #0]
}
 8000764:	0018      	movs	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	b004      	add	sp, #16
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000461 	.word	0x20000461
 8000770:	2000029c 	.word	0x2000029c

08000774 <GenerateMinefield>:

void GenerateMinefield(uint8_t level)
{
 8000774:	b5b0      	push	{r4, r5, r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	0002      	movs	r2, r0
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	701a      	strb	r2, [r3, #0]
    gameOver = 0;
 8000780:	4b40      	ldr	r3, [pc, #256]	@ (8000884 <GenerateMinefield+0x110>)
 8000782:	2200      	movs	r2, #0
 8000784:	701a      	strb	r2, [r3, #0]
    timerSeconds = 0;
 8000786:	4b40      	ldr	r3, [pc, #256]	@ (8000888 <GenerateMinefield+0x114>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
    timerRunning = 1;
 800078c:	4b3f      	ldr	r3, [pc, #252]	@ (800088c <GenerateMinefield+0x118>)
 800078e:	2201      	movs	r2, #1
 8000790:	701a      	strb	r2, [r3, #0]

    switch(level)
 8000792:	1dfb      	adds	r3, r7, #7
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b4d      	cmp	r3, #77	@ 0x4d
 8000798:	d00c      	beq.n	80007b4 <GenerateMinefield+0x40>
 800079a:	dc19      	bgt.n	80007d0 <GenerateMinefield+0x5c>
 800079c:	2b45      	cmp	r3, #69	@ 0x45
 800079e:	d002      	beq.n	80007a6 <GenerateMinefield+0x32>
 80007a0:	2b48      	cmp	r3, #72	@ 0x48
 80007a2:	d00e      	beq.n	80007c2 <GenerateMinefield+0x4e>
 80007a4:	e014      	b.n	80007d0 <GenerateMinefield+0x5c>
    {
        case DIFF_EASY:   fieldSize = 5;  mineCount = 5;  break;
 80007a6:	4b3a      	ldr	r3, [pc, #232]	@ (8000890 <GenerateMinefield+0x11c>)
 80007a8:	2205      	movs	r2, #5
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	4b39      	ldr	r3, [pc, #228]	@ (8000894 <GenerateMinefield+0x120>)
 80007ae:	2205      	movs	r2, #5
 80007b0:	701a      	strb	r2, [r3, #0]
 80007b2:	e014      	b.n	80007de <GenerateMinefield+0x6a>
        case DIFF_MEDIUM: fieldSize = 10; mineCount = 20; break;
 80007b4:	4b36      	ldr	r3, [pc, #216]	@ (8000890 <GenerateMinefield+0x11c>)
 80007b6:	220a      	movs	r2, #10
 80007b8:	701a      	strb	r2, [r3, #0]
 80007ba:	4b36      	ldr	r3, [pc, #216]	@ (8000894 <GenerateMinefield+0x120>)
 80007bc:	2214      	movs	r2, #20
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	e00d      	b.n	80007de <GenerateMinefield+0x6a>
        case DIFF_HARD:   fieldSize = 15; mineCount = 30; break;
 80007c2:	4b33      	ldr	r3, [pc, #204]	@ (8000890 <GenerateMinefield+0x11c>)
 80007c4:	220f      	movs	r2, #15
 80007c6:	701a      	strb	r2, [r3, #0]
 80007c8:	4b32      	ldr	r3, [pc, #200]	@ (8000894 <GenerateMinefield+0x120>)
 80007ca:	221e      	movs	r2, #30
 80007cc:	701a      	strb	r2, [r3, #0]
 80007ce:	e006      	b.n	80007de <GenerateMinefield+0x6a>
        default:          fieldSize = 5;  mineCount = 5;  break;
 80007d0:	4b2f      	ldr	r3, [pc, #188]	@ (8000890 <GenerateMinefield+0x11c>)
 80007d2:	2205      	movs	r2, #5
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000894 <GenerateMinefield+0x120>)
 80007d8:	2205      	movs	r2, #5
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	46c0      	nop			@ (mov r8, r8)
    }

    ClearField();
 80007de:	f7ff feb5 	bl	800054c <ClearField>
    ClearOpened();
 80007e2:	f7ff fe79 	bl	80004d8 <ClearOpened>
    PlaceMines();
 80007e6:	f7ff fee7 	bl	80005b8 <PlaceMines>

    for(uint8_t i=0;i<fieldSize;i++)
 80007ea:	230f      	movs	r3, #15
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
 80007f2:	e03b      	b.n	800086c <GenerateMinefield+0xf8>
        for(uint8_t j=0;j<fieldSize;j++)
 80007f4:	230e      	movs	r3, #14
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	e029      	b.n	8000852 <GenerateMinefield+0xde>
            if(minefield[i][j] != MINE)
 80007fe:	240f      	movs	r4, #15
 8000800:	193b      	adds	r3, r7, r4
 8000802:	781a      	ldrb	r2, [r3, #0]
 8000804:	250e      	movs	r5, #14
 8000806:	197b      	adds	r3, r7, r5
 8000808:	7819      	ldrb	r1, [r3, #0]
 800080a:	4823      	ldr	r0, [pc, #140]	@ (8000898 <GenerateMinefield+0x124>)
 800080c:	0013      	movs	r3, r2
 800080e:	011b      	lsls	r3, r3, #4
 8000810:	1a9b      	subs	r3, r3, r2
 8000812:	18c3      	adds	r3, r0, r3
 8000814:	565b      	ldrsb	r3, [r3, r1]
 8000816:	3301      	adds	r3, #1
 8000818:	d015      	beq.n	8000846 <GenerateMinefield+0xd2>
                minefield[i][j] = CountAdjacent(i,j);
 800081a:	197b      	adds	r3, r7, r5
 800081c:	781a      	ldrb	r2, [r3, #0]
 800081e:	193b      	adds	r3, r7, r4
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f7ff ff19 	bl	800065c <CountAdjacent>
 800082a:	0003      	movs	r3, r0
 800082c:	0018      	movs	r0, r3
 800082e:	193b      	adds	r3, r7, r4
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	197b      	adds	r3, r7, r5
 8000834:	7819      	ldrb	r1, [r3, #0]
 8000836:	b244      	sxtb	r4, r0
 8000838:	4817      	ldr	r0, [pc, #92]	@ (8000898 <GenerateMinefield+0x124>)
 800083a:	0013      	movs	r3, r2
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	1a9b      	subs	r3, r3, r2
 8000840:	18c3      	adds	r3, r0, r3
 8000842:	1c22      	adds	r2, r4, #0
 8000844:	545a      	strb	r2, [r3, r1]
        for(uint8_t j=0;j<fieldSize;j++)
 8000846:	210e      	movs	r1, #14
 8000848:	187b      	adds	r3, r7, r1
 800084a:	781a      	ldrb	r2, [r3, #0]
 800084c:	187b      	adds	r3, r7, r1
 800084e:	3201      	adds	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <GenerateMinefield+0x11c>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	220e      	movs	r2, #14
 8000858:	18ba      	adds	r2, r7, r2
 800085a:	7812      	ldrb	r2, [r2, #0]
 800085c:	429a      	cmp	r2, r3
 800085e:	d3ce      	bcc.n	80007fe <GenerateMinefield+0x8a>
    for(uint8_t i=0;i<fieldSize;i++)
 8000860:	210f      	movs	r1, #15
 8000862:	187b      	adds	r3, r7, r1
 8000864:	781a      	ldrb	r2, [r3, #0]
 8000866:	187b      	adds	r3, r7, r1
 8000868:	3201      	adds	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
 800086c:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <GenerateMinefield+0x11c>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	220f      	movs	r2, #15
 8000872:	18ba      	adds	r2, r7, r2
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	429a      	cmp	r2, r3
 8000878:	d3bc      	bcc.n	80007f4 <GenerateMinefield+0x80>
}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	46c0      	nop			@ (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	b004      	add	sp, #16
 8000882:	bdb0      	pop	{r4, r5, r7, pc}
 8000884:	20000000 	.word	0x20000000
 8000888:	20000468 	.word	0x20000468
 800088c:	2000046c 	.word	0x2000046c
 8000890:	20000461 	.word	0x20000461
 8000894:	20000462 	.word	0x20000462
 8000898:	2000029c 	.word	0x2000029c

0800089c <FloodOpen>:

void FloodOpen(uint8_t x, uint8_t y)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	0002      	movs	r2, r0
 80008a4:	1dfb      	adds	r3, r7, #7
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	1dbb      	adds	r3, r7, #6
 80008aa:	1c0a      	adds	r2, r1, #0
 80008ac:	701a      	strb	r2, [r3, #0]
    if(x>=fieldSize || y>=fieldSize) return;
 80008ae:	4b53      	ldr	r3, [pc, #332]	@ (80009fc <FloodOpen+0x160>)
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	1dfa      	adds	r2, r7, #7
 80008b4:	7812      	ldrb	r2, [r2, #0]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d300      	bcc.n	80008bc <FloodOpen+0x20>
 80008ba:	e097      	b.n	80009ec <FloodOpen+0x150>
 80008bc:	4b4f      	ldr	r3, [pc, #316]	@ (80009fc <FloodOpen+0x160>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	1dba      	adds	r2, r7, #6
 80008c2:	7812      	ldrb	r2, [r2, #0]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d300      	bcc.n	80008ca <FloodOpen+0x2e>
 80008c8:	e090      	b.n	80009ec <FloodOpen+0x150>
    if(opened[x][y]) return;
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781a      	ldrb	r2, [r3, #0]
 80008ce:	1dbb      	adds	r3, r7, #6
 80008d0:	7819      	ldrb	r1, [r3, #0]
 80008d2:	484b      	ldr	r0, [pc, #300]	@ (8000a00 <FloodOpen+0x164>)
 80008d4:	0013      	movs	r3, r2
 80008d6:	011b      	lsls	r3, r3, #4
 80008d8:	1a9b      	subs	r3, r3, r2
 80008da:	18c3      	adds	r3, r0, r3
 80008dc:	5c5b      	ldrb	r3, [r3, r1]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d000      	beq.n	80008e4 <FloodOpen+0x48>
 80008e2:	e085      	b.n	80009f0 <FloodOpen+0x154>

    opened[x][y] = 1;
 80008e4:	1dfb      	adds	r3, r7, #7
 80008e6:	781a      	ldrb	r2, [r3, #0]
 80008e8:	1dbb      	adds	r3, r7, #6
 80008ea:	7819      	ldrb	r1, [r3, #0]
 80008ec:	4844      	ldr	r0, [pc, #272]	@ (8000a00 <FloodOpen+0x164>)
 80008ee:	0013      	movs	r3, r2
 80008f0:	011b      	lsls	r3, r3, #4
 80008f2:	1a9b      	subs	r3, r3, r2
 80008f4:	18c3      	adds	r3, r0, r3
 80008f6:	2201      	movs	r2, #1
 80008f8:	545a      	strb	r2, [r3, r1]
    openedTotal++;
 80008fa:	4b42      	ldr	r3, [pc, #264]	@ (8000a04 <FloodOpen+0x168>)
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	3301      	adds	r3, #1
 8000900:	b29a      	uxth	r2, r3
 8000902:	4b40      	ldr	r3, [pc, #256]	@ (8000a04 <FloodOpen+0x168>)
 8000904:	801a      	strh	r2, [r3, #0]

    if(minefield[x][y] != 0) return;
 8000906:	1dfb      	adds	r3, r7, #7
 8000908:	781a      	ldrb	r2, [r3, #0]
 800090a:	1dbb      	adds	r3, r7, #6
 800090c:	7819      	ldrb	r1, [r3, #0]
 800090e:	483e      	ldr	r0, [pc, #248]	@ (8000a08 <FloodOpen+0x16c>)
 8000910:	0013      	movs	r3, r2
 8000912:	011b      	lsls	r3, r3, #4
 8000914:	1a9b      	subs	r3, r3, r2
 8000916:	18c3      	adds	r3, r0, r3
 8000918:	565b      	ldrsb	r3, [r3, r1]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d16a      	bne.n	80009f4 <FloodOpen+0x158>

    for(int8_t dx=-1; dx<=1; dx++)
 800091e:	230f      	movs	r3, #15
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	22ff      	movs	r2, #255	@ 0xff
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	e05a      	b.n	80009de <FloodOpen+0x142>
        for(int8_t dy=-1; dy<=1; dy++)
 8000928:	230e      	movs	r3, #14
 800092a:	18fb      	adds	r3, r7, r3
 800092c:	22ff      	movs	r2, #255	@ 0xff
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e046      	b.n	80009c0 <FloodOpen+0x124>
            if(dx || dy)
 8000932:	230f      	movs	r3, #15
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b25b      	sxtb	r3, r3
 800093a:	2b00      	cmp	r3, #0
 800093c:	d105      	bne.n	800094a <FloodOpen+0xae>
 800093e:	230e      	movs	r3, #14
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b25b      	sxtb	r3, r3
 8000946:	2b00      	cmp	r3, #0
 8000948:	d031      	beq.n	80009ae <FloodOpen+0x112>
            {
                int8_t nx=x+dx, ny=y+dy;
 800094a:	230f      	movs	r3, #15
 800094c:	18fb      	adds	r3, r7, r3
 800094e:	781a      	ldrb	r2, [r3, #0]
 8000950:	1dfb      	adds	r3, r7, #7
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	18d3      	adds	r3, r2, r3
 8000956:	b2da      	uxtb	r2, r3
 8000958:	210d      	movs	r1, #13
 800095a:	187b      	adds	r3, r7, r1
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	230e      	movs	r3, #14
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	1dbb      	adds	r3, r7, #6
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	18d3      	adds	r3, r2, r3
 800096a:	b2da      	uxtb	r2, r3
 800096c:	200c      	movs	r0, #12
 800096e:	183b      	adds	r3, r7, r0
 8000970:	701a      	strb	r2, [r3, #0]
                if(nx>=0 && ny>=0 && nx<fieldSize && ny<fieldSize)
 8000972:	187b      	adds	r3, r7, r1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b7f      	cmp	r3, #127	@ 0x7f
 8000978:	d819      	bhi.n	80009ae <FloodOpen+0x112>
 800097a:	183b      	adds	r3, r7, r0
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000980:	d815      	bhi.n	80009ae <FloodOpen+0x112>
 8000982:	187b      	adds	r3, r7, r1
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b25b      	sxtb	r3, r3
 8000988:	4a1c      	ldr	r2, [pc, #112]	@ (80009fc <FloodOpen+0x160>)
 800098a:	7812      	ldrb	r2, [r2, #0]
 800098c:	4293      	cmp	r3, r2
 800098e:	da0e      	bge.n	80009ae <FloodOpen+0x112>
 8000990:	183b      	adds	r3, r7, r0
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	b25b      	sxtb	r3, r3
 8000996:	4a19      	ldr	r2, [pc, #100]	@ (80009fc <FloodOpen+0x160>)
 8000998:	7812      	ldrb	r2, [r2, #0]
 800099a:	4293      	cmp	r3, r2
 800099c:	da07      	bge.n	80009ae <FloodOpen+0x112>
                    FloodOpen(nx,ny);
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	183b      	adds	r3, r7, r0
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	0019      	movs	r1, r3
 80009a8:	0010      	movs	r0, r2
 80009aa:	f7ff ff77 	bl	800089c <FloodOpen>
        for(int8_t dy=-1; dy<=1; dy++)
 80009ae:	210e      	movs	r1, #14
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b25b      	sxtb	r3, r3
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	3301      	adds	r3, #1
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	701a      	strb	r2, [r3, #0]
 80009c0:	230e      	movs	r3, #14
 80009c2:	18fb      	adds	r3, r7, r3
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b25b      	sxtb	r3, r3
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	ddb2      	ble.n	8000932 <FloodOpen+0x96>
    for(int8_t dx=-1; dx<=1; dx++)
 80009cc:	210f      	movs	r1, #15
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	b25b      	sxtb	r3, r3
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	3301      	adds	r3, #1
 80009d8:	b2da      	uxtb	r2, r3
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	701a      	strb	r2, [r3, #0]
 80009de:	230f      	movs	r3, #15
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b25b      	sxtb	r3, r3
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	dd9e      	ble.n	8000928 <FloodOpen+0x8c>
 80009ea:	e004      	b.n	80009f6 <FloodOpen+0x15a>
    if(x>=fieldSize || y>=fieldSize) return;
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	e002      	b.n	80009f6 <FloodOpen+0x15a>
    if(opened[x][y]) return;
 80009f0:	46c0      	nop			@ (mov r8, r8)
 80009f2:	e000      	b.n	80009f6 <FloodOpen+0x15a>
    if(minefield[x][y] != 0) return;
 80009f4:	46c0      	nop			@ (mov r8, r8)
            }
}
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b004      	add	sp, #16
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000461 	.word	0x20000461
 8000a00:	20000380 	.word	0x20000380
 8000a04:	20000464 	.word	0x20000464
 8000a08:	2000029c 	.word	0x2000029c

08000a0c <SendError>:

/* ================= RESPONSES ================= */
void SendError(uint8_t cmd, uint8_t err)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	0002      	movs	r2, r0
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	701a      	strb	r2, [r3, #0]
 8000a18:	1dbb      	adds	r3, r7, #6
 8000a1a:	1c0a      	adds	r2, r1, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
    txBuf[0]=cmd;
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a5c <SendError+0x50>)
 8000a20:	1dfa      	adds	r2, r7, #7
 8000a22:	7812      	ldrb	r2, [r2, #0]
 8000a24:	701a      	strb	r2, [r3, #0]
    txBuf[1]=err;
 8000a26:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <SendError+0x50>)
 8000a28:	1dba      	adds	r2, r7, #6
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	705a      	strb	r2, [r3, #1]
    txBuf[2]=0;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <SendError+0x50>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	709a      	strb	r2, [r3, #2]
    txBuf[3]=XOR_Checksum(txBuf,3);
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <SendError+0x50>)
 8000a36:	2103      	movs	r1, #3
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff fd13 	bl	8000464 <XOR_Checksum>
 8000a3e:	0003      	movs	r3, r0
 8000a40:	001a      	movs	r2, r3
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <SendError+0x50>)
 8000a44:	70da      	strb	r2, [r3, #3]
    HAL_UART_Transmit(&huart2,txBuf,4,100);
 8000a46:	4905      	ldr	r1, [pc, #20]	@ (8000a5c <SendError+0x50>)
 8000a48:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <SendError+0x54>)
 8000a4a:	2364      	movs	r3, #100	@ 0x64
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	f001 ff55 	bl	80028fc <HAL_UART_Transmit>
}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b002      	add	sp, #8
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	20000198 	.word	0x20000198
 8000a60:	20000088 	.word	0x20000088

08000a64 <SendMinefieldResponse>:

void SendMinefieldResponse(void)
{
 8000a64:	b590      	push	{r4, r7, lr}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
    uint16_t idx=0;
 8000a6a:	1dbb      	adds	r3, r7, #6
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	801a      	strh	r2, [r3, #0]
    txBuf[idx++]=CMD_MINEFIELD;
 8000a70:	1dbb      	adds	r3, r7, #6
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	1dba      	adds	r2, r7, #6
 8000a76:	1c59      	adds	r1, r3, #1
 8000a78:	8011      	strh	r1, [r2, #0]
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	4b39      	ldr	r3, [pc, #228]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000a7e:	214d      	movs	r1, #77	@ 0x4d
 8000a80:	5499      	strb	r1, [r3, r2]
    txBuf[idx++]=STATUS_OK;
 8000a82:	1dbb      	adds	r3, r7, #6
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	1dba      	adds	r2, r7, #6
 8000a88:	1c59      	adds	r1, r3, #1
 8000a8a:	8011      	strh	r1, [r2, #0]
 8000a8c:	001a      	movs	r2, r3
 8000a8e:	4b35      	ldr	r3, [pc, #212]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000a90:	2100      	movs	r1, #0
 8000a92:	5499      	strb	r1, [r3, r2]
    txBuf[idx++]=fieldSize*fieldSize;
 8000a94:	4b34      	ldr	r3, [pc, #208]	@ (8000b68 <SendMinefieldResponse+0x104>)
 8000a96:	781a      	ldrb	r2, [r3, #0]
 8000a98:	4b33      	ldr	r3, [pc, #204]	@ (8000b68 <SendMinefieldResponse+0x104>)
 8000a9a:	7819      	ldrb	r1, [r3, #0]
 8000a9c:	1dbb      	adds	r3, r7, #6
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	1db8      	adds	r0, r7, #6
 8000aa2:	1c5c      	adds	r4, r3, #1
 8000aa4:	8004      	strh	r4, [r0, #0]
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	000b      	movs	r3, r1
 8000aaa:	4353      	muls	r3, r2
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000ab0:	541a      	strb	r2, [r3, r0]

    for(uint8_t i=0;i<fieldSize;i++)
 8000ab2:	1d7b      	adds	r3, r7, #5
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	e034      	b.n	8000b24 <SendMinefieldResponse+0xc0>
        for(uint8_t j=0;j<fieldSize;j++)
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]
 8000ac0:	e025      	b.n	8000b0e <SendMinefieldResponse+0xaa>
            txBuf[idx++] = (minefield[i][j]==MINE)?9:minefield[i][j];
 8000ac2:	1d7b      	adds	r3, r7, #5
 8000ac4:	781a      	ldrb	r2, [r3, #0]
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	7819      	ldrb	r1, [r3, #0]
 8000aca:	4828      	ldr	r0, [pc, #160]	@ (8000b6c <SendMinefieldResponse+0x108>)
 8000acc:	0013      	movs	r3, r2
 8000ace:	011b      	lsls	r3, r3, #4
 8000ad0:	1a9b      	subs	r3, r3, r2
 8000ad2:	18c3      	adds	r3, r0, r3
 8000ad4:	565b      	ldrsb	r3, [r3, r1]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	d00b      	beq.n	8000af2 <SendMinefieldResponse+0x8e>
 8000ada:	1d7b      	adds	r3, r7, #5
 8000adc:	781a      	ldrb	r2, [r3, #0]
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	7819      	ldrb	r1, [r3, #0]
 8000ae2:	4822      	ldr	r0, [pc, #136]	@ (8000b6c <SendMinefieldResponse+0x108>)
 8000ae4:	0013      	movs	r3, r2
 8000ae6:	011b      	lsls	r3, r3, #4
 8000ae8:	1a9b      	subs	r3, r3, r2
 8000aea:	18c3      	adds	r3, r0, r3
 8000aec:	565b      	ldrsb	r3, [r3, r1]
 8000aee:	b2d9      	uxtb	r1, r3
 8000af0:	e000      	b.n	8000af4 <SendMinefieldResponse+0x90>
 8000af2:	2109      	movs	r1, #9
 8000af4:	1dbb      	adds	r3, r7, #6
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	1dba      	adds	r2, r7, #6
 8000afa:	1c58      	adds	r0, r3, #1
 8000afc:	8010      	strh	r0, [r2, #0]
 8000afe:	001a      	movs	r2, r3
 8000b00:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000b02:	5499      	strb	r1, [r3, r2]
        for(uint8_t j=0;j<fieldSize;j++)
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	781a      	ldrb	r2, [r3, #0]
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	3201      	adds	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
 8000b0e:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <SendMinefieldResponse+0x104>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	1d3a      	adds	r2, r7, #4
 8000b14:	7812      	ldrb	r2, [r2, #0]
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d3d3      	bcc.n	8000ac2 <SendMinefieldResponse+0x5e>
    for(uint8_t i=0;i<fieldSize;i++)
 8000b1a:	1d7b      	adds	r3, r7, #5
 8000b1c:	781a      	ldrb	r2, [r3, #0]
 8000b1e:	1d7b      	adds	r3, r7, #5
 8000b20:	3201      	adds	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
 8000b24:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <SendMinefieldResponse+0x104>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	1d7a      	adds	r2, r7, #5
 8000b2a:	7812      	ldrb	r2, [r2, #0]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d3c4      	bcc.n	8000aba <SendMinefieldResponse+0x56>

    txBuf[idx]=XOR_Checksum(txBuf,idx);
 8000b30:	1dbb      	adds	r3, r7, #6
 8000b32:	881c      	ldrh	r4, [r3, #0]
 8000b34:	1dbb      	adds	r3, r7, #6
 8000b36:	881a      	ldrh	r2, [r3, #0]
 8000b38:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff fc91 	bl	8000464 <XOR_Checksum>
 8000b42:	0003      	movs	r3, r0
 8000b44:	001a      	movs	r2, r3
 8000b46:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000b48:	551a      	strb	r2, [r3, r4]
    HAL_UART_Transmit(&huart2,txBuf,idx+1,100);
 8000b4a:	1dbb      	adds	r3, r7, #6
 8000b4c:	881b      	ldrh	r3, [r3, #0]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	b29a      	uxth	r2, r3
 8000b52:	4904      	ldr	r1, [pc, #16]	@ (8000b64 <SendMinefieldResponse+0x100>)
 8000b54:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <SendMinefieldResponse+0x10c>)
 8000b56:	2364      	movs	r3, #100	@ 0x64
 8000b58:	f001 fed0 	bl	80028fc <HAL_UART_Transmit>
}
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b003      	add	sp, #12
 8000b62:	bd90      	pop	{r4, r7, pc}
 8000b64:	20000198 	.word	0x20000198
 8000b68:	20000461 	.word	0x20000461
 8000b6c:	2000029c 	.word	0x2000029c
 8000b70:	20000088 	.word	0x20000088

08000b74 <SendClickResponse>:

void SendClickResponse(uint8_t status)
{
 8000b74:	b5b0      	push	{r4, r5, r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	1dfb      	adds	r3, r7, #7
 8000b7e:	701a      	strb	r2, [r3, #0]
    uint16_t idx=0;
 8000b80:	200e      	movs	r0, #14
 8000b82:	183b      	adds	r3, r7, r0
 8000b84:	2200      	movs	r2, #0
 8000b86:	801a      	strh	r2, [r3, #0]
    txBuf[idx++]=CMD_CLICK;
 8000b88:	183b      	adds	r3, r7, r0
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	183a      	adds	r2, r7, r0
 8000b8e:	1c59      	adds	r1, r3, #1
 8000b90:	8011      	strh	r1, [r2, #0]
 8000b92:	001a      	movs	r2, r3
 8000b94:	4b55      	ldr	r3, [pc, #340]	@ (8000cec <SendClickResponse+0x178>)
 8000b96:	2143      	movs	r1, #67	@ 0x43
 8000b98:	5499      	strb	r1, [r3, r2]
    txBuf[idx++]=status;
 8000b9a:	183b      	adds	r3, r7, r0
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	183a      	adds	r2, r7, r0
 8000ba0:	1c59      	adds	r1, r3, #1
 8000ba2:	8011      	strh	r1, [r2, #0]
 8000ba4:	0019      	movs	r1, r3
 8000ba6:	4b51      	ldr	r3, [pc, #324]	@ (8000cec <SendClickResponse+0x178>)
 8000ba8:	1dfa      	adds	r2, r7, #7
 8000baa:	7812      	ldrb	r2, [r2, #0]
 8000bac:	545a      	strb	r2, [r3, r1]

    uint16_t lenPos = idx++;
 8000bae:	183b      	adds	r3, r7, r0
 8000bb0:	881b      	ldrh	r3, [r3, #0]
 8000bb2:	183a      	adds	r2, r7, r0
 8000bb4:	1c59      	adds	r1, r3, #1
 8000bb6:	8011      	strh	r1, [r2, #0]
 8000bb8:	2208      	movs	r2, #8
 8000bba:	18ba      	adds	r2, r7, r2
 8000bbc:	8013      	strh	r3, [r2, #0]
    uint8_t payloadLen = 0;
 8000bbe:	230d      	movs	r3, #13
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]

    for(uint8_t i=0;i<fieldSize;i++)
 8000bc6:	230c      	movs	r3, #12
 8000bc8:	18fb      	adds	r3, r7, r3
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
 8000bce:	e062      	b.n	8000c96 <SendClickResponse+0x122>
        for(uint8_t j=0;j<fieldSize;j++)
 8000bd0:	230b      	movs	r3, #11
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
 8000bd8:	e050      	b.n	8000c7c <SendClickResponse+0x108>
            if(opened[i][j])
 8000bda:	240c      	movs	r4, #12
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	250b      	movs	r5, #11
 8000be2:	197b      	adds	r3, r7, r5
 8000be4:	7819      	ldrb	r1, [r3, #0]
 8000be6:	4842      	ldr	r0, [pc, #264]	@ (8000cf0 <SendClickResponse+0x17c>)
 8000be8:	0013      	movs	r3, r2
 8000bea:	011b      	lsls	r3, r3, #4
 8000bec:	1a9b      	subs	r3, r3, r2
 8000bee:	18c3      	adds	r3, r0, r3
 8000bf0:	5c5b      	ldrb	r3, [r3, r1]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d03c      	beq.n	8000c70 <SendClickResponse+0xfc>
            {
                txBuf[idx++]=i;
 8000bf6:	200e      	movs	r0, #14
 8000bf8:	183b      	adds	r3, r7, r0
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	183a      	adds	r2, r7, r0
 8000bfe:	1c59      	adds	r1, r3, #1
 8000c00:	8011      	strh	r1, [r2, #0]
 8000c02:	0019      	movs	r1, r3
 8000c04:	4b39      	ldr	r3, [pc, #228]	@ (8000cec <SendClickResponse+0x178>)
 8000c06:	193a      	adds	r2, r7, r4
 8000c08:	7812      	ldrb	r2, [r2, #0]
 8000c0a:	545a      	strb	r2, [r3, r1]
                txBuf[idx++]=j;
 8000c0c:	183b      	adds	r3, r7, r0
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	183a      	adds	r2, r7, r0
 8000c12:	1c59      	adds	r1, r3, #1
 8000c14:	8011      	strh	r1, [r2, #0]
 8000c16:	0019      	movs	r1, r3
 8000c18:	4b34      	ldr	r3, [pc, #208]	@ (8000cec <SendClickResponse+0x178>)
 8000c1a:	197a      	adds	r2, r7, r5
 8000c1c:	7812      	ldrb	r2, [r2, #0]
 8000c1e:	545a      	strb	r2, [r3, r1]
                txBuf[idx++]=(minefield[i][j]==MINE)?9:minefield[i][j];
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	781a      	ldrb	r2, [r3, #0]
 8000c24:	197b      	adds	r3, r7, r5
 8000c26:	7819      	ldrb	r1, [r3, #0]
 8000c28:	4832      	ldr	r0, [pc, #200]	@ (8000cf4 <SendClickResponse+0x180>)
 8000c2a:	0013      	movs	r3, r2
 8000c2c:	011b      	lsls	r3, r3, #4
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	18c3      	adds	r3, r0, r3
 8000c32:	565b      	ldrsb	r3, [r3, r1]
 8000c34:	3301      	adds	r3, #1
 8000c36:	d00b      	beq.n	8000c50 <SendClickResponse+0xdc>
 8000c38:	193b      	adds	r3, r7, r4
 8000c3a:	781a      	ldrb	r2, [r3, #0]
 8000c3c:	197b      	adds	r3, r7, r5
 8000c3e:	7819      	ldrb	r1, [r3, #0]
 8000c40:	482c      	ldr	r0, [pc, #176]	@ (8000cf4 <SendClickResponse+0x180>)
 8000c42:	0013      	movs	r3, r2
 8000c44:	011b      	lsls	r3, r3, #4
 8000c46:	1a9b      	subs	r3, r3, r2
 8000c48:	18c3      	adds	r3, r0, r3
 8000c4a:	565b      	ldrsb	r3, [r3, r1]
 8000c4c:	b2d9      	uxtb	r1, r3
 8000c4e:	e000      	b.n	8000c52 <SendClickResponse+0xde>
 8000c50:	2109      	movs	r1, #9
 8000c52:	220e      	movs	r2, #14
 8000c54:	18bb      	adds	r3, r7, r2
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	18ba      	adds	r2, r7, r2
 8000c5a:	1c58      	adds	r0, r3, #1
 8000c5c:	8010      	strh	r0, [r2, #0]
 8000c5e:	001a      	movs	r2, r3
 8000c60:	4b22      	ldr	r3, [pc, #136]	@ (8000cec <SendClickResponse+0x178>)
 8000c62:	5499      	strb	r1, [r3, r2]
                payloadLen+=3;
 8000c64:	220d      	movs	r2, #13
 8000c66:	18bb      	adds	r3, r7, r2
 8000c68:	18ba      	adds	r2, r7, r2
 8000c6a:	7812      	ldrb	r2, [r2, #0]
 8000c6c:	3203      	adds	r2, #3
 8000c6e:	701a      	strb	r2, [r3, #0]
        for(uint8_t j=0;j<fieldSize;j++)
 8000c70:	210b      	movs	r1, #11
 8000c72:	187b      	adds	r3, r7, r1
 8000c74:	781a      	ldrb	r2, [r3, #0]
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	3201      	adds	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <SendClickResponse+0x184>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	220b      	movs	r2, #11
 8000c82:	18ba      	adds	r2, r7, r2
 8000c84:	7812      	ldrb	r2, [r2, #0]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d3a7      	bcc.n	8000bda <SendClickResponse+0x66>
    for(uint8_t i=0;i<fieldSize;i++)
 8000c8a:	210c      	movs	r1, #12
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	781a      	ldrb	r2, [r3, #0]
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	3201      	adds	r2, #1
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <SendClickResponse+0x184>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	18ba      	adds	r2, r7, r2
 8000c9e:	7812      	ldrb	r2, [r2, #0]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d395      	bcc.n	8000bd0 <SendClickResponse+0x5c>
            }

    txBuf[lenPos]=payloadLen;
 8000ca4:	2308      	movs	r3, #8
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	4a10      	ldr	r2, [pc, #64]	@ (8000cec <SendClickResponse+0x178>)
 8000cac:	210d      	movs	r1, #13
 8000cae:	1879      	adds	r1, r7, r1
 8000cb0:	7809      	ldrb	r1, [r1, #0]
 8000cb2:	54d1      	strb	r1, [r2, r3]
    txBuf[idx]=XOR_Checksum(txBuf,idx);
 8000cb4:	250e      	movs	r5, #14
 8000cb6:	197b      	adds	r3, r7, r5
 8000cb8:	881c      	ldrh	r4, [r3, #0]
 8000cba:	197b      	adds	r3, r7, r5
 8000cbc:	881a      	ldrh	r2, [r3, #0]
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <SendClickResponse+0x178>)
 8000cc0:	0011      	movs	r1, r2
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f7ff fbce 	bl	8000464 <XOR_Checksum>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	001a      	movs	r2, r3
 8000ccc:	4b07      	ldr	r3, [pc, #28]	@ (8000cec <SendClickResponse+0x178>)
 8000cce:	551a      	strb	r2, [r3, r4]
    HAL_UART_Transmit(&huart2,txBuf,idx+1,100);
 8000cd0:	197b      	adds	r3, r7, r5
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	4904      	ldr	r1, [pc, #16]	@ (8000cec <SendClickResponse+0x178>)
 8000cda:	4808      	ldr	r0, [pc, #32]	@ (8000cfc <SendClickResponse+0x188>)
 8000cdc:	2364      	movs	r3, #100	@ 0x64
 8000cde:	f001 fe0d 	bl	80028fc <HAL_UART_Transmit>
}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	b004      	add	sp, #16
 8000ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	20000198 	.word	0x20000198
 8000cf0:	20000380 	.word	0x20000380
 8000cf4:	2000029c 	.word	0x2000029c
 8000cf8:	20000461 	.word	0x20000461
 8000cfc:	20000088 	.word	0x20000088

08000d00 <SendTimer>:

void SendTimer(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
    if(!timerRunning) return;
 8000d06:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <SendTimer+0x38>)
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d010      	beq.n	8000d30 <SendTimer+0x30>
    char buf[16];
    int n = sprintf(buf,"T%lu\n",timerSeconds);
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <SendTimer+0x3c>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	490b      	ldr	r1, [pc, #44]	@ (8000d40 <SendTimer+0x40>)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	0018      	movs	r0, r3
 8000d18:	f002 ff4c 	bl	8003bb4 <siprintf>
 8000d1c:	0003      	movs	r3, r0
 8000d1e:	617b      	str	r3, [r7, #20]
    HAL_UART_Transmit(&huart2,(uint8_t*)buf,n,10);
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	1d39      	adds	r1, r7, #4
 8000d26:	4807      	ldr	r0, [pc, #28]	@ (8000d44 <SendTimer+0x44>)
 8000d28:	230a      	movs	r3, #10
 8000d2a:	f001 fde7 	bl	80028fc <HAL_UART_Transmit>
 8000d2e:	e000      	b.n	8000d32 <SendTimer+0x32>
    if(!timerRunning) return;
 8000d30:	46c0      	nop			@ (mov r8, r8)
}
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b006      	add	sp, #24
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	2000046c 	.word	0x2000046c
 8000d3c:	20000468 	.word	0x20000468
 8000d40:	08004d98 	.word	0x08004d98
 8000d44:	20000088 	.word	0x20000088

08000d48 <HandleMinefield>:

/* ================= HANDLERS ================= */
void HandleMinefield(uint8_t *packet)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
    GenerateMinefield(packet[2]);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3302      	adds	r3, #2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	0018      	movs	r0, r3
 8000d58:	f7ff fd0c 	bl	8000774 <GenerateMinefield>
    SendMinefieldResponse();
 8000d5c:	f7ff fe82 	bl	8000a64 <SendMinefieldResponse>
}
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	b002      	add	sp, #8
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HandleClick>:

void HandleClick(uint8_t *packet)
{
 8000d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
    if(packet[1]!=2 || gameOver) return;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3301      	adds	r3, #1
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d15b      	bne.n	8000e32 <HandleClick+0xca>
 8000d7a:	4b31      	ldr	r3, [pc, #196]	@ (8000e40 <HandleClick+0xd8>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d157      	bne.n	8000e32 <HandleClick+0xca>

    uint8_t x = packet[2];
 8000d82:	210e      	movs	r1, #14
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	7892      	ldrb	r2, [r2, #2]
 8000d8a:	701a      	strb	r2, [r3, #0]
    uint8_t y = packet[3];
 8000d8c:	250d      	movs	r5, #13
 8000d8e:	197b      	adds	r3, r7, r5
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	78d2      	ldrb	r2, [r2, #3]
 8000d94:	701a      	strb	r2, [r3, #0]
    if(x>=fieldSize || y>=fieldSize) return;
 8000d96:	4b2b      	ldr	r3, [pc, #172]	@ (8000e44 <HandleClick+0xdc>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	187a      	adds	r2, r7, r1
 8000d9c:	7812      	ldrb	r2, [r2, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d249      	bcs.n	8000e36 <HandleClick+0xce>
 8000da2:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <HandleClick+0xdc>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	197a      	adds	r2, r7, r5
 8000da8:	7812      	ldrb	r2, [r2, #0]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d243      	bcs.n	8000e36 <HandleClick+0xce>

    FloodOpen(x,y);
 8000dae:	197b      	adds	r3, r7, r5
 8000db0:	781a      	ldrb	r2, [r3, #0]
 8000db2:	000c      	movs	r4, r1
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	0011      	movs	r1, r2
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff fd6e 	bl	800089c <FloodOpen>

    uint8_t status = STATUS_OK;
 8000dc0:	260f      	movs	r6, #15
 8000dc2:	19bb      	adds	r3, r7, r6
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]

    if(minefield[x][y] == MINE)
 8000dc8:	193b      	adds	r3, r7, r4
 8000dca:	781a      	ldrb	r2, [r3, #0]
 8000dcc:	197b      	adds	r3, r7, r5
 8000dce:	7819      	ldrb	r1, [r3, #0]
 8000dd0:	481d      	ldr	r0, [pc, #116]	@ (8000e48 <HandleClick+0xe0>)
 8000dd2:	0013      	movs	r3, r2
 8000dd4:	011b      	lsls	r3, r3, #4
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	18c3      	adds	r3, r0, r3
 8000dda:	565b      	ldrsb	r3, [r3, r1]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	d109      	bne.n	8000df4 <HandleClick+0x8c>
    {
        status = STATUS_LOSE;
 8000de0:	19bb      	adds	r3, r7, r6
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]
        gameOver = 1;
 8000de6:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <HandleClick+0xd8>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	701a      	strb	r2, [r3, #0]
        timerRunning = 0;
 8000dec:	4b17      	ldr	r3, [pc, #92]	@ (8000e4c <HandleClick+0xe4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
 8000df2:	e017      	b.n	8000e24 <HandleClick+0xbc>
    }
    else if(openedTotal >= fieldSize*fieldSize - mineCount)
 8000df4:	4b16      	ldr	r3, [pc, #88]	@ (8000e50 <HandleClick+0xe8>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	0019      	movs	r1, r3
 8000dfa:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <HandleClick+0xdc>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	001a      	movs	r2, r3
 8000e00:	4b10      	ldr	r3, [pc, #64]	@ (8000e44 <HandleClick+0xdc>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	4353      	muls	r3, r2
 8000e06:	4a13      	ldr	r2, [pc, #76]	@ (8000e54 <HandleClick+0xec>)
 8000e08:	7812      	ldrb	r2, [r2, #0]
 8000e0a:	1a9b      	subs	r3, r3, r2
 8000e0c:	4299      	cmp	r1, r3
 8000e0e:	db09      	blt.n	8000e24 <HandleClick+0xbc>
    {
        status = STATUS_WIN;
 8000e10:	230f      	movs	r3, #15
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	2202      	movs	r2, #2
 8000e16:	701a      	strb	r2, [r3, #0]
        gameOver = 1;
 8000e18:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <HandleClick+0xd8>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	701a      	strb	r2, [r3, #0]
        timerRunning = 0;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <HandleClick+0xe4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
    }

    SendClickResponse(status);
 8000e24:	230f      	movs	r3, #15
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f7ff fea2 	bl	8000b74 <SendClickResponse>
 8000e30:	e002      	b.n	8000e38 <HandleClick+0xd0>
    if(packet[1]!=2 || gameOver) return;
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	e000      	b.n	8000e38 <HandleClick+0xd0>
    if(x>=fieldSize || y>=fieldSize) return;
 8000e36:	46c0      	nop			@ (mov r8, r8)
}
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b005      	add	sp, #20
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	20000000 	.word	0x20000000
 8000e44:	20000461 	.word	0x20000461
 8000e48:	2000029c 	.word	0x2000029c
 8000e4c:	2000046c 	.word	0x2000046c
 8000e50:	20000464 	.word	0x20000464
 8000e54:	20000462 	.word	0x20000462

08000e58 <HandleAbort>:

void HandleAbort(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
    gameOver = 1;
 8000e5c:	4b05      	ldr	r3, [pc, #20]	@ (8000e74 <HandleAbort+0x1c>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
    timerRunning = 0;
 8000e62:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <HandleAbort+0x20>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]
    openedTotal = 0;
 8000e68:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <HandleAbort+0x24>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	801a      	strh	r2, [r3, #0]
}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000000 	.word	0x20000000
 8000e78:	2000046c 	.word	0x2000046c
 8000e7c:	20000464 	.word	0x20000464

08000e80 <ProcessPacket>:

/* ================= PACKET ================= */
void ProcessPacket(uint8_t *packet, uint8_t totalLen)
{
 8000e80:	b590      	push	{r4, r7, lr}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	000a      	movs	r2, r1
 8000e8a:	1cfb      	adds	r3, r7, #3
 8000e8c:	701a      	strb	r2, [r3, #0]
    uint8_t payloadLen = packet[1];
 8000e8e:	210f      	movs	r1, #15
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	7852      	ldrb	r2, [r2, #1]
 8000e96:	701a      	strb	r2, [r3, #0]
    uint8_t chkIndex = payloadLen + 2;
 8000e98:	200e      	movs	r0, #14
 8000e9a:	183b      	adds	r3, r7, r0
 8000e9c:	187a      	adds	r2, r7, r1
 8000e9e:	7812      	ldrb	r2, [r2, #0]
 8000ea0:	3202      	adds	r2, #2
 8000ea2:	701a      	strb	r2, [r3, #0]

    if(totalLen != payloadLen + 3) return;
 8000ea4:	1cfb      	adds	r3, r7, #3
 8000ea6:	781a      	ldrb	r2, [r3, #0]
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	3303      	adds	r3, #3
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d12d      	bne.n	8000f0e <ProcessPacket+0x8e>
    if(packet[chkIndex] != XOR_Checksum(packet, chkIndex)) return;
 8000eb2:	183b      	adds	r3, r7, r0
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	18d3      	adds	r3, r2, r3
 8000eba:	781c      	ldrb	r4, [r3, #0]
 8000ebc:	183b      	adds	r3, r7, r0
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f7ff facc 	bl	8000464 <XOR_Checksum>
 8000ecc:	0003      	movs	r3, r0
 8000ece:	429c      	cmp	r4, r3
 8000ed0:	d11f      	bne.n	8000f12 <ProcessPacket+0x92>

    switch(packet[0])
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b4d      	cmp	r3, #77	@ 0x4d
 8000ed8:	d005      	beq.n	8000ee6 <ProcessPacket+0x66>
 8000eda:	dc11      	bgt.n	8000f00 <ProcessPacket+0x80>
 8000edc:	2b41      	cmp	r3, #65	@ 0x41
 8000ede:	d00c      	beq.n	8000efa <ProcessPacket+0x7a>
 8000ee0:	2b43      	cmp	r3, #67	@ 0x43
 8000ee2:	d005      	beq.n	8000ef0 <ProcessPacket+0x70>
 8000ee4:	e00c      	b.n	8000f00 <ProcessPacket+0x80>
    {
        case CMD_MINEFIELD: HandleMinefield(packet); break;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f7ff ff2d 	bl	8000d48 <HandleMinefield>
 8000eee:	e011      	b.n	8000f14 <ProcessPacket+0x94>
        case CMD_CLICK:     HandleClick(packet);     break;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f7ff ff38 	bl	8000d68 <HandleClick>
 8000ef8:	e00c      	b.n	8000f14 <ProcessPacket+0x94>
        case CMD_ABORT:     HandleAbort();           break;
 8000efa:	f7ff ffad 	bl	8000e58 <HandleAbort>
 8000efe:	e009      	b.n	8000f14 <ProcessPacket+0x94>
        default:            SendError(packet[0], STATUS_ERR);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	21ff      	movs	r1, #255	@ 0xff
 8000f06:	0018      	movs	r0, r3
 8000f08:	f7ff fd80 	bl	8000a0c <SendError>
 8000f0c:	e002      	b.n	8000f14 <ProcessPacket+0x94>
    if(totalLen != payloadLen + 3) return;
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	e000      	b.n	8000f14 <ProcessPacket+0x94>
    if(packet[chkIndex] != XOR_Checksum(packet, chkIndex)) return;
 8000f12:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b005      	add	sp, #20
 8000f18:	bd90      	pop	{r4, r7, pc}
	...

08000f1c <UART_Task>:

/* ================= UART ================= */
void UART_Task(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
    uint8_t b;
    if(HAL_UART_Receive(&huart2,&b,1,HAL_MAX_DELAY) == HAL_OK)
 8000f22:	2301      	movs	r3, #1
 8000f24:	425b      	negs	r3, r3
 8000f26:	1db9      	adds	r1, r7, #6
 8000f28:	481f      	ldr	r0, [pc, #124]	@ (8000fa8 <UART_Task+0x8c>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f001 fd86 	bl	8002a3c <HAL_UART_Receive>
 8000f30:	1e03      	subs	r3, r0, #0
 8000f32:	d134      	bne.n	8000f9e <UART_Task+0x82>
    {
        rxBuf[rxIndex++] = b;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <UART_Task+0x90>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	1c5a      	adds	r2, r3, #1
 8000f3a:	b2d1      	uxtb	r1, r2
 8000f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fac <UART_Task+0x90>)
 8000f3e:	7011      	strb	r1, [r2, #0]
 8000f40:	001a      	movs	r2, r3
 8000f42:	1dbb      	adds	r3, r7, #6
 8000f44:	7819      	ldrb	r1, [r3, #0]
 8000f46:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <UART_Task+0x94>)
 8000f48:	5499      	strb	r1, [r3, r2]

        if(rxIndex >= 3)
 8000f4a:	4b18      	ldr	r3, [pc, #96]	@ (8000fac <UART_Task+0x90>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d91e      	bls.n	8000f90 <UART_Task+0x74>
        {
            uint8_t totalLen = rxBuf[1] + 3;
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <UART_Task+0x94>)
 8000f54:	785a      	ldrb	r2, [r3, #1]
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	3203      	adds	r2, #3
 8000f5a:	701a      	strb	r2, [r3, #0]
            if(rxIndex == totalLen)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <UART_Task+0x90>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	1dfa      	adds	r2, r7, #7
 8000f62:	7812      	ldrb	r2, [r2, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d10a      	bne.n	8000f7e <UART_Task+0x62>
            {
                ProcessPacket(rxBuf,totalLen);
 8000f68:	1dfb      	adds	r3, r7, #7
 8000f6a:	781a      	ldrb	r2, [r3, #0]
 8000f6c:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <UART_Task+0x94>)
 8000f6e:	0011      	movs	r1, r2
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff ff85 	bl	8000e80 <ProcessPacket>
                rxIndex = 0;
 8000f76:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <UART_Task+0x90>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	e008      	b.n	8000f90 <UART_Task+0x74>
            }
            else if(rxIndex > totalLen)
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <UART_Task+0x90>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	1dfa      	adds	r2, r7, #7
 8000f84:	7812      	ldrb	r2, [r2, #0]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d202      	bcs.n	8000f90 <UART_Task+0x74>
                rxIndex = 0;
 8000f8a:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <UART_Task+0x90>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
        }

        if(rxIndex >= RX_BUFFER_SIZE) rxIndex = 0;
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <UART_Task+0x90>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f96:	d902      	bls.n	8000f9e <UART_Task+0x82>
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <UART_Task+0x90>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
    }
}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b002      	add	sp, #8
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	20000088 	.word	0x20000088
 8000fac:	20000298 	.word	0x20000298
 8000fb0:	20000158 	.word	0x20000158

08000fb4 <HAL_TIM_PeriodElapsedCallback>:

/* ================= TIMER ================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2 && timerRunning)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	2380      	movs	r3, #128	@ 0x80
 8000fc2:	05db      	lsls	r3, r3, #23
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d10a      	bne.n	8000fde <HAL_TIM_PeriodElapsedCallback+0x2a>
 8000fc8:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d006      	beq.n	8000fde <HAL_TIM_PeriodElapsedCallback+0x2a>
    {
        timerSeconds++;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	4b05      	ldr	r3, [pc, #20]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fd8:	601a      	str	r2, [r3, #0]
        SendTimer();
 8000fda:	f7ff fe91 	bl	8000d00 <SendTimer>
    }
}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b002      	add	sp, #8
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	2000046c 	.word	0x2000046c
 8000fec:	20000468 	.word	0x20000468

08000ff0 <main>:

/* ================= MAIN ================= */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
    HAL_Init();
 8000ff4:	f000 fa52 	bl	800149c <HAL_Init>
    SystemClock_Config();
 8000ff8:	f000 f812 	bl	8001020 <SystemClock_Config>
    MX_GPIO_Init();
 8000ffc:	f000 f85e 	bl	80010bc <MX_GPIO_Init>
    MX_USART2_UART_Init();
 8001000:	f000 f83c 	bl	800107c <MX_USART2_UART_Init>
    MX_TIM2_Init();
 8001004:	f000 f872 	bl	80010ec <MX_TIM2_Init>

    HAL_TIM_Base_Start_IT(&htim2);
 8001008:	4b04      	ldr	r3, [pc, #16]	@ (800101c <main+0x2c>)
 800100a:	0018      	movs	r0, r3
 800100c:	f001 fa24 	bl	8002458 <HAL_TIM_Base_Start_IT>
    RNG_Init();
 8001010:	f7ff fa57 	bl	80004c2 <RNG_Init>

    while(1)
    {
        UART_Task();
 8001014:	f7ff ff82 	bl	8000f1c <UART_Task>
 8001018:	e7fc      	b.n	8001014 <main+0x24>
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	20000110 	.word	0x20000110

08001020 <SystemClock_Config>:
    }
}

/* ================= INIT ================= */
void SystemClock_Config(void)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b091      	sub	sp, #68	@ 0x44
 8001024:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct={0};
 8001026:	2410      	movs	r4, #16
 8001028:	193b      	adds	r3, r7, r4
 800102a:	0018      	movs	r0, r3
 800102c:	2330      	movs	r3, #48	@ 0x30
 800102e:	001a      	movs	r2, r3
 8001030:	2100      	movs	r1, #0
 8001032:	f002 fe2d 	bl	8003c90 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct={0};
 8001036:	003b      	movs	r3, r7
 8001038:	0018      	movs	r0, r3
 800103a:	2310      	movs	r3, #16
 800103c:	001a      	movs	r2, r3
 800103e:	2100      	movs	r1, #0
 8001040:	f002 fe26 	bl	8003c90 <memset>

    RCC_OscInitStruct.OscillatorType=RCC_OSCILLATORTYPE_HSI;
 8001044:	193b      	adds	r3, r7, r4
 8001046:	2202      	movs	r2, #2
 8001048:	601a      	str	r2, [r3, #0]
    RCC_OscInitStruct.HSIState=RCC_HSI_ON;
 800104a:	193b      	adds	r3, r7, r4
 800104c:	2201      	movs	r2, #1
 800104e:	60da      	str	r2, [r3, #12]
    RCC_OscInitStruct.PLL.PLLState=RCC_PLL_NONE;
 8001050:	193b      	adds	r3, r7, r4
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001056:	193b      	adds	r3, r7, r4
 8001058:	0018      	movs	r0, r3
 800105a:	f000 fd4f 	bl	8001afc <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType=RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1;
 800105e:	003b      	movs	r3, r7
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
    RCC_ClkInitStruct.SYSCLKSource=RCC_SYSCLKSOURCE_HSI;
 8001064:	003b      	movs	r3, r7
 8001066:	2200      	movs	r2, #0
 8001068:	605a      	str	r2, [r3, #4]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_0);
 800106a:	003b      	movs	r3, r7
 800106c:	2100      	movs	r1, #0
 800106e:	0018      	movs	r0, r3
 8001070:	f001 f85e 	bl	8002130 <HAL_RCC_ClockConfig>
}
 8001074:	46c0      	nop			@ (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	b011      	add	sp, #68	@ 0x44
 800107a:	bd90      	pop	{r4, r7, pc}

0800107c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    huart2.Instance=USART2;
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 8001082:	4a0d      	ldr	r2, [pc, #52]	@ (80010b8 <MX_USART2_UART_Init+0x3c>)
 8001084:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate=115200;
 8001086:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 8001088:	22e1      	movs	r2, #225	@ 0xe1
 800108a:	0252      	lsls	r2, r2, #9
 800108c:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength=UART_WORDLENGTH_8B;
 800108e:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits=UART_STOPBITS_1;
 8001094:	4b07      	ldr	r3, [pc, #28]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity=UART_PARITY_NONE;
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode=UART_MODE_TX_RX;
 80010a0:	4b04      	ldr	r3, [pc, #16]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 80010a2:	220c      	movs	r2, #12
 80010a4:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&huart2);
 80010a6:	4b03      	ldr	r3, [pc, #12]	@ (80010b4 <MX_USART2_UART_Init+0x38>)
 80010a8:	0018      	movs	r0, r3
 80010aa:	f001 fbd3 	bl	8002854 <HAL_UART_Init>
}
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000088 	.word	0x20000088
 80010b8:	40004400 	.word	0x40004400

080010bc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <MX_GPIO_Init+0x2c>)
 80010c4:	695a      	ldr	r2, [r3, #20]
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <MX_GPIO_Init+0x2c>)
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	0289      	lsls	r1, r1, #10
 80010cc:	430a      	orrs	r2, r1
 80010ce:	615a      	str	r2, [r3, #20]
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <MX_GPIO_Init+0x2c>)
 80010d2:	695a      	ldr	r2, [r3, #20]
 80010d4:	2380      	movs	r3, #128	@ 0x80
 80010d6:	029b      	lsls	r3, r3, #10
 80010d8:	4013      	ands	r3, r2
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	40021000 	.word	0x40021000

080010ec <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
    htim2.Instance = TIM2;
 80010f0:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_TIM2_Init+0x2c>)
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	05d2      	lsls	r2, r2, #23
 80010f6:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 8000-1;
 80010f8:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <MX_TIM2_Init+0x2c>)
 80010fa:	4a08      	ldr	r2, [pc, #32]	@ (800111c <MX_TIM2_Init+0x30>)
 80010fc:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <MX_TIM2_Init+0x2c>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 1000-1;
 8001104:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <MX_TIM2_Init+0x2c>)
 8001106:	4a06      	ldr	r2, [pc, #24]	@ (8001120 <MX_TIM2_Init+0x34>)
 8001108:	60da      	str	r2, [r3, #12]
    HAL_TIM_Base_Init(&htim2);
 800110a:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <MX_TIM2_Init+0x2c>)
 800110c:	0018      	movs	r0, r3
 800110e:	f001 f953 	bl	80023b8 <HAL_TIM_Base_Init>
}
 8001112:	46c0      	nop			@ (mov r8, r8)
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000110 	.word	0x20000110
 800111c:	00001f3f 	.word	0x00001f3f
 8001120:	000003e7 	.word	0x000003e7

08001124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112a:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <HAL_MspInit+0x44>)
 800112c:	699a      	ldr	r2, [r3, #24]
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <HAL_MspInit+0x44>)
 8001130:	2101      	movs	r1, #1
 8001132:	430a      	orrs	r2, r1
 8001134:	619a      	str	r2, [r3, #24]
 8001136:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <HAL_MspInit+0x44>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001142:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <HAL_MspInit+0x44>)
 8001144:	69da      	ldr	r2, [r3, #28]
 8001146:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <HAL_MspInit+0x44>)
 8001148:	2180      	movs	r1, #128	@ 0x80
 800114a:	0549      	lsls	r1, r1, #21
 800114c:	430a      	orrs	r2, r1
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <HAL_MspInit+0x44>)
 8001152:	69da      	ldr	r2, [r3, #28]
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	055b      	lsls	r3, r3, #21
 8001158:	4013      	ands	r3, r2
 800115a:	603b      	str	r3, [r7, #0]
 800115c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	40021000 	.word	0x40021000

0800116c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	05db      	lsls	r3, r3, #23
 800117c:	429a      	cmp	r2, r3
 800117e:	d113      	bne.n	80011a8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001180:	4b0b      	ldr	r3, [pc, #44]	@ (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 8001182:	69da      	ldr	r2, [r3, #28]
 8001184:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 8001186:	2101      	movs	r1, #1
 8001188:	430a      	orrs	r2, r1
 800118a:	61da      	str	r2, [r3, #28]
 800118c:	4b08      	ldr	r3, [pc, #32]	@ (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 800118e:	69db      	ldr	r3, [r3, #28]
 8001190:	2201      	movs	r2, #1
 8001192:	4013      	ands	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	200f      	movs	r0, #15
 800119e:	f000 fa8d 	bl	80016bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011a2:	200f      	movs	r0, #15
 80011a4:	f000 fa9f 	bl	80016e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011a8:	46c0      	nop			@ (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b004      	add	sp, #16
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40021000 	.word	0x40021000

080011b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b08b      	sub	sp, #44	@ 0x2c
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	2414      	movs	r4, #20
 80011be:	193b      	adds	r3, r7, r4
 80011c0:	0018      	movs	r0, r3
 80011c2:	2314      	movs	r3, #20
 80011c4:	001a      	movs	r2, r3
 80011c6:	2100      	movs	r1, #0
 80011c8:	f002 fd62 	bl	8003c90 <memset>
  if(huart->Instance==USART2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a20      	ldr	r2, [pc, #128]	@ (8001254 <HAL_UART_MspInit+0xa0>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d13a      	bne.n	800124c <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011d6:	4b20      	ldr	r3, [pc, #128]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 80011d8:	69da      	ldr	r2, [r3, #28]
 80011da:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	0289      	lsls	r1, r1, #10
 80011e0:	430a      	orrs	r2, r1
 80011e2:	61da      	str	r2, [r3, #28]
 80011e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 80011e6:	69da      	ldr	r2, [r3, #28]
 80011e8:	2380      	movs	r3, #128	@ 0x80
 80011ea:	029b      	lsls	r3, r3, #10
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 80011f4:	695a      	ldr	r2, [r3, #20]
 80011f6:	4b18      	ldr	r3, [pc, #96]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 80011f8:	2180      	movs	r1, #128	@ 0x80
 80011fa:	0289      	lsls	r1, r1, #10
 80011fc:	430a      	orrs	r2, r1
 80011fe:	615a      	str	r2, [r3, #20]
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <HAL_UART_MspInit+0xa4>)
 8001202:	695a      	ldr	r2, [r3, #20]
 8001204:	2380      	movs	r3, #128	@ 0x80
 8001206:	029b      	lsls	r3, r3, #10
 8001208:	4013      	ands	r3, r2
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800120e:	0021      	movs	r1, r4
 8001210:	187b      	adds	r3, r7, r1
 8001212:	220c      	movs	r2, #12
 8001214:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	187b      	adds	r3, r7, r1
 8001218:	2202      	movs	r2, #2
 800121a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	187b      	adds	r3, r7, r1
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001222:	187b      	adds	r3, r7, r1
 8001224:	2203      	movs	r2, #3
 8001226:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001228:	187b      	adds	r3, r7, r1
 800122a:	2201      	movs	r2, #1
 800122c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122e:	187a      	adds	r2, r7, r1
 8001230:	2390      	movs	r3, #144	@ 0x90
 8001232:	05db      	lsls	r3, r3, #23
 8001234:	0011      	movs	r1, r2
 8001236:	0018      	movs	r0, r3
 8001238:	f000 faf0 	bl	800181c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2100      	movs	r1, #0
 8001240:	201c      	movs	r0, #28
 8001242:	f000 fa3b 	bl	80016bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001246:	201c      	movs	r0, #28
 8001248:	f000 fa4d 	bl	80016e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800124c:	46c0      	nop			@ (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b00b      	add	sp, #44	@ 0x2c
 8001252:	bd90      	pop	{r4, r7, pc}
 8001254:	40004400 	.word	0x40004400
 8001258:	40021000 	.word	0x40021000

0800125c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	e7fd      	b.n	8001260 <NMI_Handler+0x4>

08001264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001268:	46c0      	nop			@ (mov r8, r8)
 800126a:	e7fd      	b.n	8001268 <HardFault_Handler+0x4>

0800126c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001270:	46c0      	nop			@ (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001284:	f000 f952 	bl	800152c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001288:	46c0      	nop			@ (mov r8, r8)
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001294:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <TIM2_IRQHandler+0x14>)
 8001296:	0018      	movs	r0, r3
 8001298:	f001 f930 	bl	80024fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800129c:	46c0      	nop			@ (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	20000110 	.word	0x20000110

080012a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012ac:	4b03      	ldr	r3, [pc, #12]	@ (80012bc <USART2_IRQHandler+0x14>)
 80012ae:	0018      	movs	r0, r3
 80012b0:	f001 fc98 	bl	8002be4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012b4:	46c0      	nop			@ (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	20000088 	.word	0x20000088

080012c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  return 1;
 80012c4:	2301      	movs	r3, #1
}
 80012c6:	0018      	movs	r0, r3
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <_kill>:

int _kill(int pid, int sig)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012d6:	f002 fd31 	bl	8003d3c <__errno>
 80012da:	0003      	movs	r3, r0
 80012dc:	2216      	movs	r2, #22
 80012de:	601a      	str	r2, [r3, #0]
  return -1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	425b      	negs	r3, r3
}
 80012e4:	0018      	movs	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b002      	add	sp, #8
 80012ea:	bd80      	pop	{r7, pc}

080012ec <_exit>:

void _exit (int status)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012f4:	2301      	movs	r3, #1
 80012f6:	425a      	negs	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	0011      	movs	r1, r2
 80012fc:	0018      	movs	r0, r3
 80012fe:	f7ff ffe5 	bl	80012cc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001302:	46c0      	nop			@ (mov r8, r8)
 8001304:	e7fd      	b.n	8001302 <_exit+0x16>

08001306 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b086      	sub	sp, #24
 800130a:	af00      	add	r7, sp, #0
 800130c:	60f8      	str	r0, [r7, #12]
 800130e:	60b9      	str	r1, [r7, #8]
 8001310:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001312:	2300      	movs	r3, #0
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	e00a      	b.n	800132e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001318:	e000      	b.n	800131c <_read+0x16>
 800131a:	bf00      	nop
 800131c:	0001      	movs	r1, r0
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	60ba      	str	r2, [r7, #8]
 8001324:	b2ca      	uxtb	r2, r1
 8001326:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3301      	adds	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	429a      	cmp	r2, r3
 8001334:	dbf0      	blt.n	8001318 <_read+0x12>
  }

  return len;
 8001336:	687b      	ldr	r3, [r7, #4]
}
 8001338:	0018      	movs	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	b006      	add	sp, #24
 800133e:	bd80      	pop	{r7, pc}

08001340 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	e009      	b.n	8001366 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1c5a      	adds	r2, r3, #1
 8001356:	60ba      	str	r2, [r7, #8]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	0018      	movs	r0, r3
 800135c:	e000      	b.n	8001360 <_write+0x20>
 800135e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	3301      	adds	r3, #1
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	429a      	cmp	r2, r3
 800136c:	dbf1      	blt.n	8001352 <_write+0x12>
  }
  return len;
 800136e:	687b      	ldr	r3, [r7, #4]
}
 8001370:	0018      	movs	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	b006      	add	sp, #24
 8001376:	bd80      	pop	{r7, pc}

08001378 <_close>:

int _close(int file)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001380:	2301      	movs	r3, #1
 8001382:	425b      	negs	r3, r3
}
 8001384:	0018      	movs	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	b002      	add	sp, #8
 800138a:	bd80      	pop	{r7, pc}

0800138c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	2280      	movs	r2, #128	@ 0x80
 800139a:	0192      	lsls	r2, r2, #6
 800139c:	605a      	str	r2, [r3, #4]
  return 0;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	b002      	add	sp, #8
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_isatty>:

int _isatty(int file)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013b0:	2301      	movs	r3, #1
}
 80013b2:	0018      	movs	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	b002      	add	sp, #8
 80013b8:	bd80      	pop	{r7, pc}

080013ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b084      	sub	sp, #16
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60f8      	str	r0, [r7, #12]
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b004      	add	sp, #16
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d8:	4a14      	ldr	r2, [pc, #80]	@ (800142c <_sbrk+0x5c>)
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <_sbrk+0x60>)
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <_sbrk+0x64>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <_sbrk+0x68>)
 80013f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	18d3      	adds	r3, r2, r3
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d207      	bcs.n	8001410 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001400:	f002 fc9c 	bl	8003d3c <__errno>
 8001404:	0003      	movs	r3, r0
 8001406:	220c      	movs	r2, #12
 8001408:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800140a:	2301      	movs	r3, #1
 800140c:	425b      	negs	r3, r3
 800140e:	e009      	b.n	8001424 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <_sbrk+0x64>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	18d2      	adds	r2, r2, r3
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <_sbrk+0x64>)
 8001420:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	0018      	movs	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	b006      	add	sp, #24
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20002000 	.word	0x20002000
 8001430:	00000400 	.word	0x00000400
 8001434:	20000470 	.word	0x20000470
 8001438:	200005c8 	.word	0x200005c8

0800143c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001440:	46c0      	nop			@ (mov r8, r8)
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001448:	480d      	ldr	r0, [pc, #52]	@ (8001480 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800144a:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 800144c:	f7ff fff6 	bl	800143c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001450:	480c      	ldr	r0, [pc, #48]	@ (8001484 <LoopForever+0x6>)
  ldr r1, =_edata
 8001452:	490d      	ldr	r1, [pc, #52]	@ (8001488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <LoopForever+0xe>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001458:	e002      	b.n	8001460 <LoopCopyDataInit>

0800145a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800145c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145e:	3304      	adds	r3, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001464:	d3f9      	bcc.n	800145a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001466:	4a0a      	ldr	r2, [pc, #40]	@ (8001490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001468:	4c0a      	ldr	r4, [pc, #40]	@ (8001494 <LoopForever+0x16>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800146c:	e001      	b.n	8001472 <LoopFillZerobss>

0800146e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001470:	3204      	adds	r2, #4

08001472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001474:	d3fb      	bcc.n	800146e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001476:	f002 fc67 	bl	8003d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800147a:	f7ff fdb9 	bl	8000ff0 <main>

0800147e <LoopForever>:

LoopForever:
    b LoopForever
 800147e:	e7fe      	b.n	800147e <LoopForever>
  ldr   r0, =_estack
 8001480:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001488:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800148c:	08004ec0 	.word	0x08004ec0
  ldr r2, =_sbss
 8001490:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001494:	200005c4 	.word	0x200005c4

08001498 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001498:	e7fe      	b.n	8001498 <ADC1_COMP_IRQHandler>
	...

0800149c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a0:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <HAL_Init+0x24>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <HAL_Init+0x24>)
 80014a6:	2110      	movs	r1, #16
 80014a8:	430a      	orrs	r2, r1
 80014aa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80014ac:	2003      	movs	r0, #3
 80014ae:	f000 f809 	bl	80014c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b2:	f7ff fe37 	bl	8001124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	0018      	movs	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	46c0      	nop			@ (mov r8, r8)
 80014c0:	40022000 	.word	0x40022000

080014c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014cc:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <HAL_InitTick+0x5c>)
 80014ce:	681c      	ldr	r4, [r3, #0]
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_InitTick+0x60>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	0019      	movs	r1, r3
 80014d6:	23fa      	movs	r3, #250	@ 0xfa
 80014d8:	0098      	lsls	r0, r3, #2
 80014da:	f7fe fe1f 	bl	800011c <__udivsi3>
 80014de:	0003      	movs	r3, r0
 80014e0:	0019      	movs	r1, r3
 80014e2:	0020      	movs	r0, r4
 80014e4:	f7fe fe1a 	bl	800011c <__udivsi3>
 80014e8:	0003      	movs	r3, r0
 80014ea:	0018      	movs	r0, r3
 80014ec:	f000 f90b 	bl	8001706 <HAL_SYSTICK_Config>
 80014f0:	1e03      	subs	r3, r0, #0
 80014f2:	d001      	beq.n	80014f8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e00f      	b.n	8001518 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d80b      	bhi.n	8001516 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	2301      	movs	r3, #1
 8001502:	425b      	negs	r3, r3
 8001504:	2200      	movs	r2, #0
 8001506:	0018      	movs	r0, r3
 8001508:	f000 f8d8 	bl	80016bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_InitTick+0x64>)
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001512:	2300      	movs	r3, #0
 8001514:	e000      	b.n	8001518 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
}
 8001518:	0018      	movs	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	b003      	add	sp, #12
 800151e:	bd90      	pop	{r4, r7, pc}
 8001520:	20000004 	.word	0x20000004
 8001524:	2000000c 	.word	0x2000000c
 8001528:	20000008 	.word	0x20000008

0800152c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <HAL_IncTick+0x1c>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	001a      	movs	r2, r3
 8001536:	4b05      	ldr	r3, [pc, #20]	@ (800154c <HAL_IncTick+0x20>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	18d2      	adds	r2, r2, r3
 800153c:	4b03      	ldr	r3, [pc, #12]	@ (800154c <HAL_IncTick+0x20>)
 800153e:	601a      	str	r2, [r3, #0]
}
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	2000000c 	.word	0x2000000c
 800154c:	20000474 	.word	0x20000474

08001550 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  return uwTick;
 8001554:	4b02      	ldr	r3, [pc, #8]	@ (8001560 <HAL_GetTick+0x10>)
 8001556:	681b      	ldr	r3, [r3, #0]
}
 8001558:	0018      	movs	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	20000474 	.word	0x20000474

08001564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	0002      	movs	r2, r0
 800156c:	1dfb      	adds	r3, r7, #7
 800156e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001570:	1dfb      	adds	r3, r7, #7
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b7f      	cmp	r3, #127	@ 0x7f
 8001576:	d809      	bhi.n	800158c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001578:	1dfb      	adds	r3, r7, #7
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	001a      	movs	r2, r3
 800157e:	231f      	movs	r3, #31
 8001580:	401a      	ands	r2, r3
 8001582:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <__NVIC_EnableIRQ+0x30>)
 8001584:	2101      	movs	r1, #1
 8001586:	4091      	lsls	r1, r2
 8001588:	000a      	movs	r2, r1
 800158a:	601a      	str	r2, [r3, #0]
  }
}
 800158c:	46c0      	nop			@ (mov r8, r8)
 800158e:	46bd      	mov	sp, r7
 8001590:	b002      	add	sp, #8
 8001592:	bd80      	pop	{r7, pc}
 8001594:	e000e100 	.word	0xe000e100

08001598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	0002      	movs	r2, r0
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	1dfb      	adds	r3, r7, #7
 80015a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015a6:	1dfb      	adds	r3, r7, #7
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80015ac:	d828      	bhi.n	8001600 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <__NVIC_SetPriority+0xd4>)
 80015b0:	1dfb      	adds	r3, r7, #7
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	089b      	lsrs	r3, r3, #2
 80015b8:	33c0      	adds	r3, #192	@ 0xc0
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	589b      	ldr	r3, [r3, r2]
 80015be:	1dfa      	adds	r2, r7, #7
 80015c0:	7812      	ldrb	r2, [r2, #0]
 80015c2:	0011      	movs	r1, r2
 80015c4:	2203      	movs	r2, #3
 80015c6:	400a      	ands	r2, r1
 80015c8:	00d2      	lsls	r2, r2, #3
 80015ca:	21ff      	movs	r1, #255	@ 0xff
 80015cc:	4091      	lsls	r1, r2
 80015ce:	000a      	movs	r2, r1
 80015d0:	43d2      	mvns	r2, r2
 80015d2:	401a      	ands	r2, r3
 80015d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	019b      	lsls	r3, r3, #6
 80015da:	22ff      	movs	r2, #255	@ 0xff
 80015dc:	401a      	ands	r2, r3
 80015de:	1dfb      	adds	r3, r7, #7
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	0018      	movs	r0, r3
 80015e4:	2303      	movs	r3, #3
 80015e6:	4003      	ands	r3, r0
 80015e8:	00db      	lsls	r3, r3, #3
 80015ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ec:	481f      	ldr	r0, [pc, #124]	@ (800166c <__NVIC_SetPriority+0xd4>)
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	b25b      	sxtb	r3, r3
 80015f4:	089b      	lsrs	r3, r3, #2
 80015f6:	430a      	orrs	r2, r1
 80015f8:	33c0      	adds	r3, #192	@ 0xc0
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015fe:	e031      	b.n	8001664 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001600:	4a1b      	ldr	r2, [pc, #108]	@ (8001670 <__NVIC_SetPriority+0xd8>)
 8001602:	1dfb      	adds	r3, r7, #7
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	0019      	movs	r1, r3
 8001608:	230f      	movs	r3, #15
 800160a:	400b      	ands	r3, r1
 800160c:	3b08      	subs	r3, #8
 800160e:	089b      	lsrs	r3, r3, #2
 8001610:	3306      	adds	r3, #6
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	18d3      	adds	r3, r2, r3
 8001616:	3304      	adds	r3, #4
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	1dfa      	adds	r2, r7, #7
 800161c:	7812      	ldrb	r2, [r2, #0]
 800161e:	0011      	movs	r1, r2
 8001620:	2203      	movs	r2, #3
 8001622:	400a      	ands	r2, r1
 8001624:	00d2      	lsls	r2, r2, #3
 8001626:	21ff      	movs	r1, #255	@ 0xff
 8001628:	4091      	lsls	r1, r2
 800162a:	000a      	movs	r2, r1
 800162c:	43d2      	mvns	r2, r2
 800162e:	401a      	ands	r2, r3
 8001630:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	019b      	lsls	r3, r3, #6
 8001636:	22ff      	movs	r2, #255	@ 0xff
 8001638:	401a      	ands	r2, r3
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	0018      	movs	r0, r3
 8001640:	2303      	movs	r3, #3
 8001642:	4003      	ands	r3, r0
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001648:	4809      	ldr	r0, [pc, #36]	@ (8001670 <__NVIC_SetPriority+0xd8>)
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	001c      	movs	r4, r3
 8001650:	230f      	movs	r3, #15
 8001652:	4023      	ands	r3, r4
 8001654:	3b08      	subs	r3, #8
 8001656:	089b      	lsrs	r3, r3, #2
 8001658:	430a      	orrs	r2, r1
 800165a:	3306      	adds	r3, #6
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	18c3      	adds	r3, r0, r3
 8001660:	3304      	adds	r3, #4
 8001662:	601a      	str	r2, [r3, #0]
}
 8001664:	46c0      	nop			@ (mov r8, r8)
 8001666:	46bd      	mov	sp, r7
 8001668:	b003      	add	sp, #12
 800166a:	bd90      	pop	{r4, r7, pc}
 800166c:	e000e100 	.word	0xe000e100
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	1e5a      	subs	r2, r3, #1
 8001680:	2380      	movs	r3, #128	@ 0x80
 8001682:	045b      	lsls	r3, r3, #17
 8001684:	429a      	cmp	r2, r3
 8001686:	d301      	bcc.n	800168c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001688:	2301      	movs	r3, #1
 800168a:	e010      	b.n	80016ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168c:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <SysTick_Config+0x44>)
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	3a01      	subs	r2, #1
 8001692:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001694:	2301      	movs	r3, #1
 8001696:	425b      	negs	r3, r3
 8001698:	2103      	movs	r1, #3
 800169a:	0018      	movs	r0, r3
 800169c:	f7ff ff7c 	bl	8001598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a0:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <SysTick_Config+0x44>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a6:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <SysTick_Config+0x44>)
 80016a8:	2207      	movs	r2, #7
 80016aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	0018      	movs	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b002      	add	sp, #8
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	46c0      	nop			@ (mov r8, r8)
 80016b8:	e000e010 	.word	0xe000e010

080016bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	210f      	movs	r1, #15
 80016c8:	187b      	adds	r3, r7, r1
 80016ca:	1c02      	adds	r2, r0, #0
 80016cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80016ce:	68ba      	ldr	r2, [r7, #8]
 80016d0:	187b      	adds	r3, r7, r1
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	0011      	movs	r1, r2
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff ff5d 	bl	8001598 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b004      	add	sp, #16
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	0002      	movs	r2, r0
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f2:	1dfb      	adds	r3, r7, #7
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	0018      	movs	r0, r3
 80016fa:	f7ff ff33 	bl	8001564 <__NVIC_EnableIRQ>
}
 80016fe:	46c0      	nop			@ (mov r8, r8)
 8001700:	46bd      	mov	sp, r7
 8001702:	b002      	add	sp, #8
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	0018      	movs	r0, r3
 8001712:	f7ff ffaf 	bl	8001674 <SysTick_Config>
 8001716:	0003      	movs	r3, r0
}
 8001718:	0018      	movs	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}

08001720 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2221      	movs	r2, #33	@ 0x21
 800172c:	5c9b      	ldrb	r3, [r3, r2]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d008      	beq.n	8001746 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2204      	movs	r2, #4
 8001738:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2220      	movs	r2, #32
 800173e:	2100      	movs	r1, #0
 8001740:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e020      	b.n	8001788 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	210e      	movs	r1, #14
 8001752:	438a      	bics	r2, r1
 8001754:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2101      	movs	r1, #1
 8001762:	438a      	bics	r2, r1
 8001764:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800176e:	2101      	movs	r1, #1
 8001770:	4091      	lsls	r1, r2
 8001772:	000a      	movs	r2, r1
 8001774:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2221      	movs	r2, #33	@ 0x21
 800177a:	2101      	movs	r1, #1
 800177c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2220      	movs	r2, #32
 8001782:	2100      	movs	r1, #0
 8001784:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	0018      	movs	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	b002      	add	sp, #8
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001798:	210f      	movs	r1, #15
 800179a:	187b      	adds	r3, r7, r1
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2221      	movs	r2, #33	@ 0x21
 80017a4:	5c9b      	ldrb	r3, [r3, r2]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d006      	beq.n	80017ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2204      	movs	r2, #4
 80017b0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80017b2:	187b      	adds	r3, r7, r1
 80017b4:	2201      	movs	r2, #1
 80017b6:	701a      	strb	r2, [r3, #0]
 80017b8:	e028      	b.n	800180c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	210e      	movs	r1, #14
 80017c6:	438a      	bics	r2, r1
 80017c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2101      	movs	r1, #1
 80017d6:	438a      	bics	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e2:	2101      	movs	r1, #1
 80017e4:	4091      	lsls	r1, r2
 80017e6:	000a      	movs	r2, r1
 80017e8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2221      	movs	r2, #33	@ 0x21
 80017ee:	2101      	movs	r1, #1
 80017f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2220      	movs	r2, #32
 80017f6:	2100      	movs	r1, #0
 80017f8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d004      	beq.n	800180c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	0010      	movs	r0, r2
 800180a:	4798      	blx	r3
    }
  }
  return status;
 800180c:	230f      	movs	r3, #15
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	781b      	ldrb	r3, [r3, #0]
}
 8001812:	0018      	movs	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	b004      	add	sp, #16
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800182a:	e14f      	b.n	8001acc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2101      	movs	r1, #1
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	4091      	lsls	r1, r2
 8001836:	000a      	movs	r2, r1
 8001838:	4013      	ands	r3, r2
 800183a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d100      	bne.n	8001844 <HAL_GPIO_Init+0x28>
 8001842:	e140      	b.n	8001ac6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2203      	movs	r2, #3
 800184a:	4013      	ands	r3, r2
 800184c:	2b01      	cmp	r3, #1
 800184e:	d005      	beq.n	800185c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2203      	movs	r2, #3
 8001856:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001858:	2b02      	cmp	r3, #2
 800185a:	d130      	bne.n	80018be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	2203      	movs	r2, #3
 8001868:	409a      	lsls	r2, r3
 800186a:	0013      	movs	r3, r2
 800186c:	43da      	mvns	r2, r3
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4013      	ands	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68da      	ldr	r2, [r3, #12]
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	409a      	lsls	r2, r3
 800187e:	0013      	movs	r3, r2
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001892:	2201      	movs	r2, #1
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
 8001898:	0013      	movs	r3, r2
 800189a:	43da      	mvns	r2, r3
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	091b      	lsrs	r3, r3, #4
 80018a8:	2201      	movs	r2, #1
 80018aa:	401a      	ands	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	409a      	lsls	r2, r3
 80018b0:	0013      	movs	r3, r2
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2203      	movs	r2, #3
 80018c4:	4013      	ands	r3, r2
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d017      	beq.n	80018fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	2203      	movs	r2, #3
 80018d6:	409a      	lsls	r2, r3
 80018d8:	0013      	movs	r3, r2
 80018da:	43da      	mvns	r2, r3
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	409a      	lsls	r2, r3
 80018ec:	0013      	movs	r3, r2
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2203      	movs	r2, #3
 8001900:	4013      	ands	r3, r2
 8001902:	2b02      	cmp	r3, #2
 8001904:	d123      	bne.n	800194e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	08da      	lsrs	r2, r3, #3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3208      	adds	r2, #8
 800190e:	0092      	lsls	r2, r2, #2
 8001910:	58d3      	ldr	r3, [r2, r3]
 8001912:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	2207      	movs	r2, #7
 8001918:	4013      	ands	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	220f      	movs	r2, #15
 800191e:	409a      	lsls	r2, r3
 8001920:	0013      	movs	r3, r2
 8001922:	43da      	mvns	r2, r3
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	4013      	ands	r3, r2
 8001928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	691a      	ldr	r2, [r3, #16]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	2107      	movs	r1, #7
 8001932:	400b      	ands	r3, r1
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	409a      	lsls	r2, r3
 8001938:	0013      	movs	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	08da      	lsrs	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3208      	adds	r2, #8
 8001948:	0092      	lsls	r2, r2, #2
 800194a:	6939      	ldr	r1, [r7, #16]
 800194c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	2203      	movs	r2, #3
 800195a:	409a      	lsls	r2, r3
 800195c:	0013      	movs	r3, r2
 800195e:	43da      	mvns	r2, r3
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	2203      	movs	r2, #3
 800196c:	401a      	ands	r2, r3
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	409a      	lsls	r2, r3
 8001974:	0013      	movs	r3, r2
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	4313      	orrs	r3, r2
 800197a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685a      	ldr	r2, [r3, #4]
 8001986:	23c0      	movs	r3, #192	@ 0xc0
 8001988:	029b      	lsls	r3, r3, #10
 800198a:	4013      	ands	r3, r2
 800198c:	d100      	bne.n	8001990 <HAL_GPIO_Init+0x174>
 800198e:	e09a      	b.n	8001ac6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001990:	4b54      	ldr	r3, [pc, #336]	@ (8001ae4 <HAL_GPIO_Init+0x2c8>)
 8001992:	699a      	ldr	r2, [r3, #24]
 8001994:	4b53      	ldr	r3, [pc, #332]	@ (8001ae4 <HAL_GPIO_Init+0x2c8>)
 8001996:	2101      	movs	r1, #1
 8001998:	430a      	orrs	r2, r1
 800199a:	619a      	str	r2, [r3, #24]
 800199c:	4b51      	ldr	r3, [pc, #324]	@ (8001ae4 <HAL_GPIO_Init+0x2c8>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	2201      	movs	r2, #1
 80019a2:	4013      	ands	r3, r2
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019a8:	4a4f      	ldr	r2, [pc, #316]	@ (8001ae8 <HAL_GPIO_Init+0x2cc>)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	089b      	lsrs	r3, r3, #2
 80019ae:	3302      	adds	r3, #2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	589b      	ldr	r3, [r3, r2]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	2203      	movs	r2, #3
 80019ba:	4013      	ands	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	220f      	movs	r2, #15
 80019c0:	409a      	lsls	r2, r3
 80019c2:	0013      	movs	r3, r2
 80019c4:	43da      	mvns	r2, r3
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	2390      	movs	r3, #144	@ 0x90
 80019d0:	05db      	lsls	r3, r3, #23
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d013      	beq.n	80019fe <HAL_GPIO_Init+0x1e2>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a44      	ldr	r2, [pc, #272]	@ (8001aec <HAL_GPIO_Init+0x2d0>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d00d      	beq.n	80019fa <HAL_GPIO_Init+0x1de>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a43      	ldr	r2, [pc, #268]	@ (8001af0 <HAL_GPIO_Init+0x2d4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d007      	beq.n	80019f6 <HAL_GPIO_Init+0x1da>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a42      	ldr	r2, [pc, #264]	@ (8001af4 <HAL_GPIO_Init+0x2d8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d101      	bne.n	80019f2 <HAL_GPIO_Init+0x1d6>
 80019ee:	2303      	movs	r3, #3
 80019f0:	e006      	b.n	8001a00 <HAL_GPIO_Init+0x1e4>
 80019f2:	2305      	movs	r3, #5
 80019f4:	e004      	b.n	8001a00 <HAL_GPIO_Init+0x1e4>
 80019f6:	2302      	movs	r3, #2
 80019f8:	e002      	b.n	8001a00 <HAL_GPIO_Init+0x1e4>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e000      	b.n	8001a00 <HAL_GPIO_Init+0x1e4>
 80019fe:	2300      	movs	r3, #0
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	2103      	movs	r1, #3
 8001a04:	400a      	ands	r2, r1
 8001a06:	0092      	lsls	r2, r2, #2
 8001a08:	4093      	lsls	r3, r2
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a10:	4935      	ldr	r1, [pc, #212]	@ (8001ae8 <HAL_GPIO_Init+0x2cc>)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	089b      	lsrs	r3, r3, #2
 8001a16:	3302      	adds	r3, #2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a1e:	4b36      	ldr	r3, [pc, #216]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	43da      	mvns	r2, r3
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	2380      	movs	r3, #128	@ 0x80
 8001a34:	035b      	lsls	r3, r3, #13
 8001a36:	4013      	ands	r3, r2
 8001a38:	d003      	beq.n	8001a42 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a42:	4b2d      	ldr	r3, [pc, #180]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a48:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	43da      	mvns	r2, r3
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	4013      	ands	r3, r2
 8001a56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	2380      	movs	r3, #128	@ 0x80
 8001a5e:	039b      	lsls	r3, r3, #14
 8001a60:	4013      	ands	r3, r2
 8001a62:	d003      	beq.n	8001a6c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a6c:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001a72:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	2380      	movs	r3, #128	@ 0x80
 8001a88:	029b      	lsls	r3, r3, #10
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a96:	4b18      	ldr	r3, [pc, #96]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001a9c:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	43da      	mvns	r2, r3
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	025b      	lsls	r3, r3, #9
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_GPIO_Init+0x2dc>)
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	40da      	lsrs	r2, r3
 8001ad4:	1e13      	subs	r3, r2, #0
 8001ad6:	d000      	beq.n	8001ada <HAL_GPIO_Init+0x2be>
 8001ad8:	e6a8      	b.n	800182c <HAL_GPIO_Init+0x10>
  } 
}
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	46c0      	nop			@ (mov r8, r8)
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	b006      	add	sp, #24
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40010000 	.word	0x40010000
 8001aec:	48000400 	.word	0x48000400
 8001af0:	48000800 	.word	0x48000800
 8001af4:	48000c00 	.word	0x48000c00
 8001af8:	40010400 	.word	0x40010400

08001afc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e301      	b.n	8002112 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2201      	movs	r2, #1
 8001b14:	4013      	ands	r3, r2
 8001b16:	d100      	bne.n	8001b1a <HAL_RCC_OscConfig+0x1e>
 8001b18:	e08d      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b1a:	4bc3      	ldr	r3, [pc, #780]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	220c      	movs	r2, #12
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00e      	beq.n	8001b44 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b26:	4bc0      	ldr	r3, [pc, #768]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d116      	bne.n	8001b60 <HAL_RCC_OscConfig+0x64>
 8001b32:	4bbd      	ldr	r3, [pc, #756]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	2380      	movs	r3, #128	@ 0x80
 8001b38:	025b      	lsls	r3, r3, #9
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	2380      	movs	r3, #128	@ 0x80
 8001b3e:	025b      	lsls	r3, r3, #9
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10d      	bne.n	8001b60 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	4bb8      	ldr	r3, [pc, #736]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	029b      	lsls	r3, r3, #10
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d100      	bne.n	8001b52 <HAL_RCC_OscConfig+0x56>
 8001b50:	e070      	b.n	8001c34 <HAL_RCC_OscConfig+0x138>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d000      	beq.n	8001b5c <HAL_RCC_OscConfig+0x60>
 8001b5a:	e06b      	b.n	8001c34 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e2d8      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d107      	bne.n	8001b78 <HAL_RCC_OscConfig+0x7c>
 8001b68:	4baf      	ldr	r3, [pc, #700]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	4bae      	ldr	r3, [pc, #696]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b6e:	2180      	movs	r1, #128	@ 0x80
 8001b70:	0249      	lsls	r1, r1, #9
 8001b72:	430a      	orrs	r2, r1
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	e02f      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10c      	bne.n	8001b9a <HAL_RCC_OscConfig+0x9e>
 8001b80:	4ba9      	ldr	r3, [pc, #676]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4ba8      	ldr	r3, [pc, #672]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b86:	49a9      	ldr	r1, [pc, #676]	@ (8001e2c <HAL_RCC_OscConfig+0x330>)
 8001b88:	400a      	ands	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	4ba6      	ldr	r3, [pc, #664]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4ba5      	ldr	r3, [pc, #660]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001b92:	49a7      	ldr	r1, [pc, #668]	@ (8001e30 <HAL_RCC_OscConfig+0x334>)
 8001b94:	400a      	ands	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	e01e      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b05      	cmp	r3, #5
 8001ba0:	d10e      	bne.n	8001bc0 <HAL_RCC_OscConfig+0xc4>
 8001ba2:	4ba1      	ldr	r3, [pc, #644]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4ba0      	ldr	r3, [pc, #640]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ba8:	2180      	movs	r1, #128	@ 0x80
 8001baa:	02c9      	lsls	r1, r1, #11
 8001bac:	430a      	orrs	r2, r1
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	4b9d      	ldr	r3, [pc, #628]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b9c      	ldr	r3, [pc, #624]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bb6:	2180      	movs	r1, #128	@ 0x80
 8001bb8:	0249      	lsls	r1, r1, #9
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	e00b      	b.n	8001bd8 <HAL_RCC_OscConfig+0xdc>
 8001bc0:	4b99      	ldr	r3, [pc, #612]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b98      	ldr	r3, [pc, #608]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bc6:	4999      	ldr	r1, [pc, #612]	@ (8001e2c <HAL_RCC_OscConfig+0x330>)
 8001bc8:	400a      	ands	r2, r1
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	4b96      	ldr	r3, [pc, #600]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b95      	ldr	r3, [pc, #596]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	4997      	ldr	r1, [pc, #604]	@ (8001e30 <HAL_RCC_OscConfig+0x334>)
 8001bd4:	400a      	ands	r2, r1
 8001bd6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d014      	beq.n	8001c0a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff fcb6 	bl	8001550 <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bea:	f7ff fcb1 	bl	8001550 <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b64      	cmp	r3, #100	@ 0x64
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e28a      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfc:	4b8a      	ldr	r3, [pc, #552]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0xee>
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0a:	f7ff fca1 	bl	8001550 <HAL_GetTick>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fc9c 	bl	8001550 <HAL_GetTick>
 8001c18:	0002      	movs	r2, r0
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	@ 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e275      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c26:	4b80      	ldr	r3, [pc, #512]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	029b      	lsls	r3, r3, #10
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x118>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d100      	bne.n	8001c42 <HAL_RCC_OscConfig+0x146>
 8001c40:	e069      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c42:	4b79      	ldr	r3, [pc, #484]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	220c      	movs	r2, #12
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d00b      	beq.n	8001c64 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c4c:	4b76      	ldr	r3, [pc, #472]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	220c      	movs	r2, #12
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d11c      	bne.n	8001c92 <HAL_RCC_OscConfig+0x196>
 8001c58:	4b73      	ldr	r3, [pc, #460]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	025b      	lsls	r3, r3, #9
 8001c60:	4013      	ands	r3, r2
 8001c62:	d116      	bne.n	8001c92 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c64:	4b70      	ldr	r3, [pc, #448]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d005      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d001      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e24b      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7a:	4b6b      	ldr	r3, [pc, #428]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	22f8      	movs	r2, #248	@ 0xf8
 8001c80:	4393      	bics	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	00da      	lsls	r2, r3, #3
 8001c8a:	4b67      	ldr	r3, [pc, #412]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c90:	e041      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d024      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c9a:	4b63      	ldr	r3, [pc, #396]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b62      	ldr	r3, [pc, #392]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7ff fc53 	bl	8001550 <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cb0:	f7ff fc4e 	bl	8001550 <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e227      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc2:	4b59      	ldr	r3, [pc, #356]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d0f1      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	4b56      	ldr	r3, [pc, #344]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	22f8      	movs	r2, #248	@ 0xf8
 8001cd2:	4393      	bics	r3, r2
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	00da      	lsls	r2, r3, #3
 8001cdc:	4b52      	ldr	r3, [pc, #328]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	e018      	b.n	8001d16 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce4:	4b50      	ldr	r3, [pc, #320]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b4f      	ldr	r3, [pc, #316]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001cea:	2101      	movs	r1, #1
 8001cec:	438a      	bics	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fc2e 	bl	8001550 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fc29 	bl	8001550 <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e202      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0c:	4b46      	ldr	r3, [pc, #280]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2202      	movs	r2, #2
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f1      	bne.n	8001cfa <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2208      	movs	r2, #8
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d036      	beq.n	8001d8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d019      	beq.n	8001d5c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d28:	4b3f      	ldr	r3, [pc, #252]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d2c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d2e:	2101      	movs	r1, #1
 8001d30:	430a      	orrs	r2, r1
 8001d32:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d34:	f7ff fc0c 	bl	8001550 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d3e:	f7ff fc07 	bl	8001550 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e1e0      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d50:	4b35      	ldr	r3, [pc, #212]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f1      	beq.n	8001d3e <HAL_RCC_OscConfig+0x242>
 8001d5a:	e018      	b.n	8001d8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5c:	4b32      	ldr	r3, [pc, #200]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d60:	4b31      	ldr	r3, [pc, #196]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	438a      	bics	r2, r1
 8001d66:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d68:	f7ff fbf2 	bl	8001550 <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d72:	f7ff fbed 	bl	8001550 <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e1c6      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d84:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	2202      	movs	r2, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d1f1      	bne.n	8001d72 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2204      	movs	r2, #4
 8001d94:	4013      	ands	r3, r2
 8001d96:	d100      	bne.n	8001d9a <HAL_RCC_OscConfig+0x29e>
 8001d98:	e0b4      	b.n	8001f04 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9a:	201f      	movs	r0, #31
 8001d9c:	183b      	adds	r3, r7, r0
 8001d9e:	2200      	movs	r2, #0
 8001da0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da2:	4b21      	ldr	r3, [pc, #132]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001da4:	69da      	ldr	r2, [r3, #28]
 8001da6:	2380      	movs	r3, #128	@ 0x80
 8001da8:	055b      	lsls	r3, r3, #21
 8001daa:	4013      	ands	r3, r2
 8001dac:	d110      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b1e      	ldr	r3, [pc, #120]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001db0:	69da      	ldr	r2, [r3, #28]
 8001db2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001db4:	2180      	movs	r1, #128	@ 0x80
 8001db6:	0549      	lsls	r1, r1, #21
 8001db8:	430a      	orrs	r2, r1
 8001dba:	61da      	str	r2, [r3, #28]
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001dbe:	69da      	ldr	r2, [r3, #28]
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	055b      	lsls	r3, r3, #21
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001dca:	183b      	adds	r3, r7, r0
 8001dcc:	2201      	movs	r2, #1
 8001dce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd0:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	@ 0x80
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d11a      	bne.n	8001e12 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ddc:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	4b14      	ldr	r3, [pc, #80]	@ (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001de2:	2180      	movs	r1, #128	@ 0x80
 8001de4:	0049      	lsls	r1, r1, #1
 8001de6:	430a      	orrs	r2, r1
 8001de8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dea:	f7ff fbb1 	bl	8001550 <HAL_GetTick>
 8001dee:	0003      	movs	r3, r0
 8001df0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df4:	f7ff fbac 	bl	8001550 <HAL_GetTick>
 8001df8:	0002      	movs	r2, r0
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	@ 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e185      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <HAL_RCC_OscConfig+0x338>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d10e      	bne.n	8001e38 <HAL_RCC_OscConfig+0x33c>
 8001e1a:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001e1c:	6a1a      	ldr	r2, [r3, #32]
 8001e1e:	4b02      	ldr	r3, [pc, #8]	@ (8001e28 <HAL_RCC_OscConfig+0x32c>)
 8001e20:	2101      	movs	r1, #1
 8001e22:	430a      	orrs	r2, r1
 8001e24:	621a      	str	r2, [r3, #32]
 8001e26:	e035      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	fffeffff 	.word	0xfffeffff
 8001e30:	fffbffff 	.word	0xfffbffff
 8001e34:	40007000 	.word	0x40007000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10c      	bne.n	8001e5a <HAL_RCC_OscConfig+0x35e>
 8001e40:	4bb6      	ldr	r3, [pc, #728]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e42:	6a1a      	ldr	r2, [r3, #32]
 8001e44:	4bb5      	ldr	r3, [pc, #724]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e46:	2101      	movs	r1, #1
 8001e48:	438a      	bics	r2, r1
 8001e4a:	621a      	str	r2, [r3, #32]
 8001e4c:	4bb3      	ldr	r3, [pc, #716]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e4e:	6a1a      	ldr	r2, [r3, #32]
 8001e50:	4bb2      	ldr	r3, [pc, #712]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e52:	2104      	movs	r1, #4
 8001e54:	438a      	bics	r2, r1
 8001e56:	621a      	str	r2, [r3, #32]
 8001e58:	e01c      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x380>
 8001e62:	4bae      	ldr	r3, [pc, #696]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e64:	6a1a      	ldr	r2, [r3, #32]
 8001e66:	4bad      	ldr	r3, [pc, #692]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e68:	2104      	movs	r1, #4
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	621a      	str	r2, [r3, #32]
 8001e6e:	4bab      	ldr	r3, [pc, #684]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e70:	6a1a      	ldr	r2, [r3, #32]
 8001e72:	4baa      	ldr	r3, [pc, #680]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e74:	2101      	movs	r1, #1
 8001e76:	430a      	orrs	r2, r1
 8001e78:	621a      	str	r2, [r3, #32]
 8001e7a:	e00b      	b.n	8001e94 <HAL_RCC_OscConfig+0x398>
 8001e7c:	4ba7      	ldr	r3, [pc, #668]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e7e:	6a1a      	ldr	r2, [r3, #32]
 8001e80:	4ba6      	ldr	r3, [pc, #664]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e82:	2101      	movs	r1, #1
 8001e84:	438a      	bics	r2, r1
 8001e86:	621a      	str	r2, [r3, #32]
 8001e88:	4ba4      	ldr	r3, [pc, #656]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e8a:	6a1a      	ldr	r2, [r3, #32]
 8001e8c:	4ba3      	ldr	r3, [pc, #652]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	438a      	bics	r2, r1
 8001e92:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d014      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9c:	f7ff fb58 	bl	8001550 <HAL_GetTick>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	e009      	b.n	8001eba <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7ff fb53 	bl	8001550 <HAL_GetTick>
 8001eaa:	0002      	movs	r2, r0
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	4a9b      	ldr	r2, [pc, #620]	@ (8002120 <HAL_RCC_OscConfig+0x624>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e12b      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eba:	4b98      	ldr	r3, [pc, #608]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d0f0      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x3aa>
 8001ec4:	e013      	b.n	8001eee <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fb43 	bl	8001550 <HAL_GetTick>
 8001eca:	0003      	movs	r3, r0
 8001ecc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ece:	e009      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed0:	f7ff fb3e 	bl	8001550 <HAL_GetTick>
 8001ed4:	0002      	movs	r2, r0
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	4a91      	ldr	r2, [pc, #580]	@ (8002120 <HAL_RCC_OscConfig+0x624>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e116      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	4b8d      	ldr	r3, [pc, #564]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	2202      	movs	r2, #2
 8001eea:	4013      	ands	r3, r2
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001eee:	231f      	movs	r3, #31
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef8:	4b88      	ldr	r3, [pc, #544]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001efa:	69da      	ldr	r2, [r3, #28]
 8001efc:	4b87      	ldr	r3, [pc, #540]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001efe:	4989      	ldr	r1, [pc, #548]	@ (8002124 <HAL_RCC_OscConfig+0x628>)
 8001f00:	400a      	ands	r2, r1
 8001f02:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2210      	movs	r2, #16
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d063      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d12a      	bne.n	8001f6c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f16:	4b81      	ldr	r3, [pc, #516]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f1a:	4b80      	ldr	r3, [pc, #512]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f1c:	2104      	movs	r1, #4
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001f22:	4b7e      	ldr	r3, [pc, #504]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f26:	4b7d      	ldr	r3, [pc, #500]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f28:	2101      	movs	r1, #1
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2e:	f7ff fb0f 	bl	8001550 <HAL_GetTick>
 8001f32:	0003      	movs	r3, r0
 8001f34:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f38:	f7ff fb0a 	bl	8001550 <HAL_GetTick>
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0e3      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f4a:	4b74      	ldr	r3, [pc, #464]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4e:	2202      	movs	r2, #2
 8001f50:	4013      	ands	r3, r2
 8001f52:	d0f1      	beq.n	8001f38 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f54:	4b71      	ldr	r3, [pc, #452]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f58:	22f8      	movs	r2, #248	@ 0xf8
 8001f5a:	4393      	bics	r3, r2
 8001f5c:	0019      	movs	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	00da      	lsls	r2, r3, #3
 8001f64:	4b6d      	ldr	r3, [pc, #436]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f66:	430a      	orrs	r2, r1
 8001f68:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f6a:	e034      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	695b      	ldr	r3, [r3, #20]
 8001f70:	3305      	adds	r3, #5
 8001f72:	d111      	bne.n	8001f98 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f74:	4b69      	ldr	r3, [pc, #420]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f78:	4b68      	ldr	r3, [pc, #416]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	438a      	bics	r2, r1
 8001f7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f80:	4b66      	ldr	r3, [pc, #408]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f84:	22f8      	movs	r2, #248	@ 0xf8
 8001f86:	4393      	bics	r3, r2
 8001f88:	0019      	movs	r1, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	00da      	lsls	r2, r3, #3
 8001f90:	4b62      	ldr	r3, [pc, #392]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f92:	430a      	orrs	r2, r1
 8001f94:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f96:	e01e      	b.n	8001fd6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f98:	4b60      	ldr	r3, [pc, #384]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f9c:	4b5f      	ldr	r3, [pc, #380]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001fa4:	4b5d      	ldr	r3, [pc, #372]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001fa6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fa8:	4b5c      	ldr	r3, [pc, #368]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001faa:	2101      	movs	r1, #1
 8001fac:	438a      	bics	r2, r1
 8001fae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb0:	f7ff face 	bl	8001550 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fba:	f7ff fac9 	bl	8001550 <HAL_GetTick>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0a2      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fcc:	4b53      	ldr	r3, [pc, #332]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d1f1      	bne.n	8001fba <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d100      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4e4>
 8001fde:	e097      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fe0:	4b4e      	ldr	r3, [pc, #312]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	220c      	movs	r2, #12
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d100      	bne.n	8001fee <HAL_RCC_OscConfig+0x4f2>
 8001fec:	e06b      	b.n	80020c6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d14c      	bne.n	8002090 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b49      	ldr	r3, [pc, #292]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b48      	ldr	r3, [pc, #288]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8001ffc:	494a      	ldr	r1, [pc, #296]	@ (8002128 <HAL_RCC_OscConfig+0x62c>)
 8001ffe:	400a      	ands	r2, r1
 8002000:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002002:	f7ff faa5 	bl	8001550 <HAL_GetTick>
 8002006:	0003      	movs	r3, r0
 8002008:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800200c:	f7ff faa0 	bl	8001550 <HAL_GetTick>
 8002010:	0002      	movs	r2, r0
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e079      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800201e:	4b3f      	ldr	r3, [pc, #252]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	049b      	lsls	r3, r3, #18
 8002026:	4013      	ands	r3, r2
 8002028:	d1f0      	bne.n	800200c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800202a:	4b3c      	ldr	r3, [pc, #240]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 800202c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202e:	220f      	movs	r2, #15
 8002030:	4393      	bics	r3, r2
 8002032:	0019      	movs	r1, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002038:	4b38      	ldr	r3, [pc, #224]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 800203a:	430a      	orrs	r2, r1
 800203c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800203e:	4b37      	ldr	r3, [pc, #220]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4a3a      	ldr	r2, [pc, #232]	@ (800212c <HAL_RCC_OscConfig+0x630>)
 8002044:	4013      	ands	r3, r2
 8002046:	0019      	movs	r1, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	431a      	orrs	r2, r3
 8002052:	4b32      	ldr	r3, [pc, #200]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002058:	4b30      	ldr	r3, [pc, #192]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b2f      	ldr	r3, [pc, #188]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 800205e:	2180      	movs	r1, #128	@ 0x80
 8002060:	0449      	lsls	r1, r1, #17
 8002062:	430a      	orrs	r2, r1
 8002064:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002066:	f7ff fa73 	bl	8001550 <HAL_GetTick>
 800206a:	0003      	movs	r3, r0
 800206c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800206e:	e008      	b.n	8002082 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002070:	f7ff fa6e 	bl	8001550 <HAL_GetTick>
 8002074:	0002      	movs	r2, r0
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e047      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002082:	4b26      	ldr	r3, [pc, #152]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	2380      	movs	r3, #128	@ 0x80
 8002088:	049b      	lsls	r3, r3, #18
 800208a:	4013      	ands	r3, r2
 800208c:	d0f0      	beq.n	8002070 <HAL_RCC_OscConfig+0x574>
 800208e:	e03f      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002090:	4b22      	ldr	r3, [pc, #136]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b21      	ldr	r3, [pc, #132]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 8002096:	4924      	ldr	r1, [pc, #144]	@ (8002128 <HAL_RCC_OscConfig+0x62c>)
 8002098:	400a      	ands	r2, r1
 800209a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff fa58 	bl	8001550 <HAL_GetTick>
 80020a0:	0003      	movs	r3, r0
 80020a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020a6:	f7ff fa53 	bl	8001550 <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e02c      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b8:	4b18      	ldr	r3, [pc, #96]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	@ 0x80
 80020be:	049b      	lsls	r3, r3, #18
 80020c0:	4013      	ands	r3, r2
 80020c2:	d1f0      	bne.n	80020a6 <HAL_RCC_OscConfig+0x5aa>
 80020c4:	e024      	b.n	8002110 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e01f      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80020d8:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_RCC_OscConfig+0x620>)
 80020da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020dc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	2380      	movs	r3, #128	@ 0x80
 80020e2:	025b      	lsls	r3, r3, #9
 80020e4:	401a      	ands	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d10e      	bne.n	800210c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	220f      	movs	r2, #15
 80020f2:	401a      	ands	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d107      	bne.n	800210c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	23f0      	movs	r3, #240	@ 0xf0
 8002100:	039b      	lsls	r3, r3, #14
 8002102:	401a      	ands	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	0018      	movs	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	b008      	add	sp, #32
 8002118:	bd80      	pop	{r7, pc}
 800211a:	46c0      	nop			@ (mov r8, r8)
 800211c:	40021000 	.word	0x40021000
 8002120:	00001388 	.word	0x00001388
 8002124:	efffffff 	.word	0xefffffff
 8002128:	feffffff 	.word	0xfeffffff
 800212c:	ffc2ffff 	.word	0xffc2ffff

08002130 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0b3      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002144:	4b5b      	ldr	r3, [pc, #364]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2201      	movs	r2, #1
 800214a:	4013      	ands	r3, r2
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	429a      	cmp	r2, r3
 8002150:	d911      	bls.n	8002176 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002152:	4b58      	ldr	r3, [pc, #352]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2201      	movs	r2, #1
 8002158:	4393      	bics	r3, r2
 800215a:	0019      	movs	r1, r3
 800215c:	4b55      	ldr	r3, [pc, #340]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002164:	4b53      	ldr	r3, [pc, #332]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2201      	movs	r2, #1
 800216a:	4013      	ands	r3, r2
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d001      	beq.n	8002176 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e09a      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2202      	movs	r2, #2
 800217c:	4013      	ands	r3, r2
 800217e:	d015      	beq.n	80021ac <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2204      	movs	r2, #4
 8002186:	4013      	ands	r3, r2
 8002188:	d006      	beq.n	8002198 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800218a:	4b4b      	ldr	r3, [pc, #300]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4b4a      	ldr	r3, [pc, #296]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002190:	21e0      	movs	r1, #224	@ 0xe0
 8002192:	00c9      	lsls	r1, r1, #3
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002198:	4b47      	ldr	r3, [pc, #284]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	22f0      	movs	r2, #240	@ 0xf0
 800219e:	4393      	bics	r3, r2
 80021a0:	0019      	movs	r1, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	4b44      	ldr	r3, [pc, #272]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	4013      	ands	r3, r2
 80021b4:	d040      	beq.n	8002238 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d107      	bne.n	80021ce <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	4b3e      	ldr	r3, [pc, #248]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	2380      	movs	r3, #128	@ 0x80
 80021c4:	029b      	lsls	r3, r3, #10
 80021c6:	4013      	ands	r3, r2
 80021c8:	d114      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e06e      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d107      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d6:	4b38      	ldr	r3, [pc, #224]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	049b      	lsls	r3, r3, #18
 80021de:	4013      	ands	r3, r2
 80021e0:	d108      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e062      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e6:	4b34      	ldr	r3, [pc, #208]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2202      	movs	r2, #2
 80021ec:	4013      	ands	r3, r2
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e05b      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021f4:	4b30      	ldr	r3, [pc, #192]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2203      	movs	r2, #3
 80021fa:	4393      	bics	r3, r2
 80021fc:	0019      	movs	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	4b2d      	ldr	r3, [pc, #180]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002208:	f7ff f9a2 	bl	8001550 <HAL_GetTick>
 800220c:	0003      	movs	r3, r0
 800220e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002210:	e009      	b.n	8002226 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002212:	f7ff f99d 	bl	8001550 <HAL_GetTick>
 8002216:	0002      	movs	r2, r0
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	4a27      	ldr	r2, [pc, #156]	@ (80022bc <HAL_RCC_ClockConfig+0x18c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e042      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002226:	4b24      	ldr	r3, [pc, #144]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	220c      	movs	r2, #12
 800222c:	401a      	ands	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	429a      	cmp	r2, r3
 8002236:	d1ec      	bne.n	8002212 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002238:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2201      	movs	r2, #1
 800223e:	4013      	ands	r3, r2
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d211      	bcs.n	800226a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b1b      	ldr	r3, [pc, #108]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2201      	movs	r2, #1
 800224c:	4393      	bics	r3, r2
 800224e:	0019      	movs	r1, r3
 8002250:	4b18      	ldr	r3, [pc, #96]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002258:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <HAL_RCC_ClockConfig+0x184>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2201      	movs	r2, #1
 800225e:	4013      	ands	r3, r2
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e020      	b.n	80022ac <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2204      	movs	r2, #4
 8002270:	4013      	ands	r3, r2
 8002272:	d009      	beq.n	8002288 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002274:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <HAL_RCC_ClockConfig+0x190>)
 800227a:	4013      	ands	r3, r2
 800227c:	0019      	movs	r1, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002284:	430a      	orrs	r2, r1
 8002286:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002288:	f000 f820 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 800228c:	0001      	movs	r1, r0
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_RCC_ClockConfig+0x188>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	220f      	movs	r2, #15
 8002296:	4013      	ands	r3, r2
 8002298:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <HAL_RCC_ClockConfig+0x194>)
 800229a:	5cd3      	ldrb	r3, [r2, r3]
 800229c:	000a      	movs	r2, r1
 800229e:	40da      	lsrs	r2, r3
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <HAL_RCC_ClockConfig+0x198>)
 80022a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022a4:	2003      	movs	r0, #3
 80022a6:	f7ff f90d 	bl	80014c4 <HAL_InitTick>
  
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b004      	add	sp, #16
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40022000 	.word	0x40022000
 80022b8:	40021000 	.word	0x40021000
 80022bc:	00001388 	.word	0x00001388
 80022c0:	fffff8ff 	.word	0xfffff8ff
 80022c4:	08004da0 	.word	0x08004da0
 80022c8:	20000004 	.word	0x20000004

080022cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	2300      	movs	r3, #0
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	2300      	movs	r3, #0
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80022e6:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x9c>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	220c      	movs	r2, #12
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d002      	beq.n	80022fc <HAL_RCC_GetSysClockFreq+0x30>
 80022f6:	2b08      	cmp	r3, #8
 80022f8:	d003      	beq.n	8002302 <HAL_RCC_GetSysClockFreq+0x36>
 80022fa:	e02c      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <HAL_RCC_GetSysClockFreq+0xa0>)
 80022fe:	613b      	str	r3, [r7, #16]
      break;
 8002300:	e02c      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	0c9b      	lsrs	r3, r3, #18
 8002306:	220f      	movs	r2, #15
 8002308:	4013      	ands	r3, r2
 800230a:	4a19      	ldr	r2, [pc, #100]	@ (8002370 <HAL_RCC_GetSysClockFreq+0xa4>)
 800230c:	5cd3      	ldrb	r3, [r2, r3]
 800230e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002310:	4b15      	ldr	r3, [pc, #84]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002314:	220f      	movs	r2, #15
 8002316:	4013      	ands	r3, r2
 8002318:	4a16      	ldr	r2, [pc, #88]	@ (8002374 <HAL_RCC_GetSysClockFreq+0xa8>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	025b      	lsls	r3, r3, #9
 8002324:	4013      	ands	r3, r2
 8002326:	d009      	beq.n	800233c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002328:	68b9      	ldr	r1, [r7, #8]
 800232a:	4810      	ldr	r0, [pc, #64]	@ (800236c <HAL_RCC_GetSysClockFreq+0xa0>)
 800232c:	f7fd fef6 	bl	800011c <__udivsi3>
 8002330:	0003      	movs	r3, r0
 8002332:	001a      	movs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4353      	muls	r3, r2
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	e009      	b.n	8002350 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	000a      	movs	r2, r1
 8002340:	0152      	lsls	r2, r2, #5
 8002342:	1a52      	subs	r2, r2, r1
 8002344:	0193      	lsls	r3, r2, #6
 8002346:	1a9b      	subs	r3, r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	185b      	adds	r3, r3, r1
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	613b      	str	r3, [r7, #16]
      break;
 8002354:	e002      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002356:	4b05      	ldr	r3, [pc, #20]	@ (800236c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002358:	613b      	str	r3, [r7, #16]
      break;
 800235a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800235c:	693b      	ldr	r3, [r7, #16]
}
 800235e:	0018      	movs	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	b006      	add	sp, #24
 8002364:	bd80      	pop	{r7, pc}
 8002366:	46c0      	nop			@ (mov r8, r8)
 8002368:	40021000 	.word	0x40021000
 800236c:	007a1200 	.word	0x007a1200
 8002370:	08004db8 	.word	0x08004db8
 8002374:	08004dc8 	.word	0x08004dc8

08002378 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800237c:	4b02      	ldr	r3, [pc, #8]	@ (8002388 <HAL_RCC_GetHCLKFreq+0x10>)
 800237e:	681b      	ldr	r3, [r3, #0]
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	46c0      	nop			@ (mov r8, r8)
 8002388:	20000004 	.word	0x20000004

0800238c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002390:	f7ff fff2 	bl	8002378 <HAL_RCC_GetHCLKFreq>
 8002394:	0001      	movs	r1, r0
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	2207      	movs	r2, #7
 800239e:	4013      	ands	r3, r2
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023a2:	5cd3      	ldrb	r3, [r2, r3]
 80023a4:	40d9      	lsrs	r1, r3
 80023a6:	000b      	movs	r3, r1
}    
 80023a8:	0018      	movs	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	40021000 	.word	0x40021000
 80023b4:	08004db0 	.word	0x08004db0

080023b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e042      	b.n	8002450 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	223d      	movs	r2, #61	@ 0x3d
 80023ce:	5c9b      	ldrb	r3, [r3, r2]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d107      	bne.n	80023e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	223c      	movs	r2, #60	@ 0x3c
 80023da:	2100      	movs	r1, #0
 80023dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0018      	movs	r0, r3
 80023e2:	f7fe fec3 	bl	800116c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	223d      	movs	r2, #61	@ 0x3d
 80023ea:	2102      	movs	r1, #2
 80023ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3304      	adds	r3, #4
 80023f6:	0019      	movs	r1, r3
 80023f8:	0010      	movs	r0, r2
 80023fa:	f000 f98d 	bl	8002718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2246      	movs	r2, #70	@ 0x46
 8002402:	2101      	movs	r1, #1
 8002404:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	223e      	movs	r2, #62	@ 0x3e
 800240a:	2101      	movs	r1, #1
 800240c:	5499      	strb	r1, [r3, r2]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	223f      	movs	r2, #63	@ 0x3f
 8002412:	2101      	movs	r1, #1
 8002414:	5499      	strb	r1, [r3, r2]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2240      	movs	r2, #64	@ 0x40
 800241a:	2101      	movs	r1, #1
 800241c:	5499      	strb	r1, [r3, r2]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2241      	movs	r2, #65	@ 0x41
 8002422:	2101      	movs	r1, #1
 8002424:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2242      	movs	r2, #66	@ 0x42
 800242a:	2101      	movs	r1, #1
 800242c:	5499      	strb	r1, [r3, r2]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2243      	movs	r2, #67	@ 0x43
 8002432:	2101      	movs	r1, #1
 8002434:	5499      	strb	r1, [r3, r2]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2244      	movs	r2, #68	@ 0x44
 800243a:	2101      	movs	r1, #1
 800243c:	5499      	strb	r1, [r3, r2]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2245      	movs	r2, #69	@ 0x45
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	223d      	movs	r2, #61	@ 0x3d
 800244a:	2101      	movs	r1, #1
 800244c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	0018      	movs	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	b002      	add	sp, #8
 8002456:	bd80      	pop	{r7, pc}

08002458 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	223d      	movs	r2, #61	@ 0x3d
 8002464:	5c9b      	ldrb	r3, [r3, r2]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b01      	cmp	r3, #1
 800246a:	d001      	beq.n	8002470 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e03b      	b.n	80024e8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	223d      	movs	r2, #61	@ 0x3d
 8002474:	2102      	movs	r1, #2
 8002476:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68da      	ldr	r2, [r3, #12]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2101      	movs	r1, #1
 8002484:	430a      	orrs	r2, r1
 8002486:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a18      	ldr	r2, [pc, #96]	@ (80024f0 <HAL_TIM_Base_Start_IT+0x98>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00f      	beq.n	80024b2 <HAL_TIM_Base_Start_IT+0x5a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	05db      	lsls	r3, r3, #23
 800249a:	429a      	cmp	r2, r3
 800249c:	d009      	beq.n	80024b2 <HAL_TIM_Base_Start_IT+0x5a>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a14      	ldr	r2, [pc, #80]	@ (80024f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d004      	beq.n	80024b2 <HAL_TIM_Base_Start_IT+0x5a>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a12      	ldr	r2, [pc, #72]	@ (80024f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d111      	bne.n	80024d6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2207      	movs	r2, #7
 80024ba:	4013      	ands	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2b06      	cmp	r3, #6
 80024c2:	d010      	beq.n	80024e6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2101      	movs	r1, #1
 80024d0:	430a      	orrs	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024d4:	e007      	b.n	80024e6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2101      	movs	r1, #1
 80024e2:	430a      	orrs	r2, r1
 80024e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40012c00 	.word	0x40012c00
 80024f4:	40000400 	.word	0x40000400
 80024f8:	40014000 	.word	0x40014000

080024fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2202      	movs	r2, #2
 8002518:	4013      	ands	r3, r2
 800251a:	d021      	beq.n	8002560 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2202      	movs	r2, #2
 8002520:	4013      	ands	r3, r2
 8002522:	d01d      	beq.n	8002560 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2203      	movs	r2, #3
 800252a:	4252      	negs	r2, r2
 800252c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	2203      	movs	r2, #3
 800253c:	4013      	ands	r3, r2
 800253e:	d004      	beq.n	800254a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	0018      	movs	r0, r3
 8002544:	f000 f8d0 	bl	80026e8 <HAL_TIM_IC_CaptureCallback>
 8002548:	e007      	b.n	800255a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	0018      	movs	r0, r3
 800254e:	f000 f8c3 	bl	80026d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	0018      	movs	r0, r3
 8002556:	f000 f8cf 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	2204      	movs	r2, #4
 8002564:	4013      	ands	r3, r2
 8002566:	d022      	beq.n	80025ae <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2204      	movs	r2, #4
 800256c:	4013      	ands	r3, r2
 800256e:	d01e      	beq.n	80025ae <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2205      	movs	r2, #5
 8002576:	4252      	negs	r2, r2
 8002578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2202      	movs	r2, #2
 800257e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	23c0      	movs	r3, #192	@ 0xc0
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	4013      	ands	r3, r2
 800258c:	d004      	beq.n	8002598 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	0018      	movs	r0, r3
 8002592:	f000 f8a9 	bl	80026e8 <HAL_TIM_IC_CaptureCallback>
 8002596:	e007      	b.n	80025a8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	0018      	movs	r0, r3
 800259c:	f000 f89c 	bl	80026d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 f8a8 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2208      	movs	r2, #8
 80025b2:	4013      	ands	r3, r2
 80025b4:	d021      	beq.n	80025fa <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2208      	movs	r2, #8
 80025ba:	4013      	ands	r3, r2
 80025bc:	d01d      	beq.n	80025fa <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2209      	movs	r2, #9
 80025c4:	4252      	negs	r2, r2
 80025c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2204      	movs	r2, #4
 80025cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	2203      	movs	r2, #3
 80025d6:	4013      	ands	r3, r2
 80025d8:	d004      	beq.n	80025e4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 f883 	bl	80026e8 <HAL_TIM_IC_CaptureCallback>
 80025e2:	e007      	b.n	80025f4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	0018      	movs	r0, r3
 80025e8:	f000 f876 	bl	80026d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	0018      	movs	r0, r3
 80025f0:	f000 f882 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2210      	movs	r2, #16
 80025fe:	4013      	ands	r3, r2
 8002600:	d022      	beq.n	8002648 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2210      	movs	r2, #16
 8002606:	4013      	ands	r3, r2
 8002608:	d01e      	beq.n	8002648 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2211      	movs	r2, #17
 8002610:	4252      	negs	r2, r2
 8002612:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2208      	movs	r2, #8
 8002618:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	69da      	ldr	r2, [r3, #28]
 8002620:	23c0      	movs	r3, #192	@ 0xc0
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4013      	ands	r3, r2
 8002626:	d004      	beq.n	8002632 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	0018      	movs	r0, r3
 800262c:	f000 f85c 	bl	80026e8 <HAL_TIM_IC_CaptureCallback>
 8002630:	e007      	b.n	8002642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f000 f84f 	bl	80026d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	0018      	movs	r0, r3
 800263e:	f000 f85b 	bl	80026f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2201      	movs	r2, #1
 800264c:	4013      	ands	r3, r2
 800264e:	d00c      	beq.n	800266a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2201      	movs	r2, #1
 8002654:	4013      	ands	r3, r2
 8002656:	d008      	beq.n	800266a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2202      	movs	r2, #2
 800265e:	4252      	negs	r2, r2
 8002660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	0018      	movs	r0, r3
 8002666:	f7fe fca5 	bl	8000fb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2280      	movs	r2, #128	@ 0x80
 800266e:	4013      	ands	r3, r2
 8002670:	d00c      	beq.n	800268c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2280      	movs	r2, #128	@ 0x80
 8002676:	4013      	ands	r3, r2
 8002678:	d008      	beq.n	800268c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2281      	movs	r2, #129	@ 0x81
 8002680:	4252      	negs	r2, r2
 8002682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	0018      	movs	r0, r3
 8002688:	f000 f8dc 	bl	8002844 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2240      	movs	r2, #64	@ 0x40
 8002690:	4013      	ands	r3, r2
 8002692:	d00c      	beq.n	80026ae <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2240      	movs	r2, #64	@ 0x40
 8002698:	4013      	ands	r3, r2
 800269a:	d008      	beq.n	80026ae <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2241      	movs	r2, #65	@ 0x41
 80026a2:	4252      	negs	r2, r2
 80026a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	0018      	movs	r0, r3
 80026aa:	f000 f82d 	bl	8002708 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	2220      	movs	r2, #32
 80026b2:	4013      	ands	r3, r2
 80026b4:	d00c      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2220      	movs	r2, #32
 80026ba:	4013      	ands	r3, r2
 80026bc:	d008      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2221      	movs	r2, #33	@ 0x21
 80026c4:	4252      	negs	r2, r2
 80026c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	0018      	movs	r0, r3
 80026cc:	f000 f8b2 	bl	8002834 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026d0:	46c0      	nop			@ (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b004      	add	sp, #16
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026e0:	46c0      	nop			@ (mov r8, r8)
 80026e2:	46bd      	mov	sp, r7
 80026e4:	b002      	add	sp, #8
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026f0:	46c0      	nop			@ (mov r8, r8)
 80026f2:	46bd      	mov	sp, r7
 80026f4:	b002      	add	sp, #8
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002700:	46c0      	nop			@ (mov r8, r8)
 8002702:	46bd      	mov	sp, r7
 8002704:	b002      	add	sp, #8
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002710:	46c0      	nop			@ (mov r8, r8)
 8002712:	46bd      	mov	sp, r7
 8002714:	b002      	add	sp, #8
 8002716:	bd80      	pop	{r7, pc}

08002718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a3b      	ldr	r2, [pc, #236]	@ (8002818 <TIM_Base_SetConfig+0x100>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d008      	beq.n	8002742 <TIM_Base_SetConfig+0x2a>
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	2380      	movs	r3, #128	@ 0x80
 8002734:	05db      	lsls	r3, r3, #23
 8002736:	429a      	cmp	r2, r3
 8002738:	d003      	beq.n	8002742 <TIM_Base_SetConfig+0x2a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a37      	ldr	r2, [pc, #220]	@ (800281c <TIM_Base_SetConfig+0x104>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d108      	bne.n	8002754 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2270      	movs	r2, #112	@ 0x70
 8002746:	4393      	bics	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4313      	orrs	r3, r2
 8002752:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a30      	ldr	r2, [pc, #192]	@ (8002818 <TIM_Base_SetConfig+0x100>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d018      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	2380      	movs	r3, #128	@ 0x80
 8002760:	05db      	lsls	r3, r3, #23
 8002762:	429a      	cmp	r2, r3
 8002764:	d013      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a2c      	ldr	r2, [pc, #176]	@ (800281c <TIM_Base_SetConfig+0x104>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d00f      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a2b      	ldr	r2, [pc, #172]	@ (8002820 <TIM_Base_SetConfig+0x108>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00b      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a2a      	ldr	r2, [pc, #168]	@ (8002824 <TIM_Base_SetConfig+0x10c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a29      	ldr	r2, [pc, #164]	@ (8002828 <TIM_Base_SetConfig+0x110>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0x76>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a28      	ldr	r2, [pc, #160]	@ (800282c <TIM_Base_SetConfig+0x114>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d108      	bne.n	80027a0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4a27      	ldr	r2, [pc, #156]	@ (8002830 <TIM_Base_SetConfig+0x118>)
 8002792:	4013      	ands	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	4313      	orrs	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2280      	movs	r2, #128	@ 0x80
 80027a4:	4393      	bics	r3, r2
 80027a6:	001a      	movs	r2, r3
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a13      	ldr	r2, [pc, #76]	@ (8002818 <TIM_Base_SetConfig+0x100>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d00b      	beq.n	80027e6 <TIM_Base_SetConfig+0xce>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a14      	ldr	r2, [pc, #80]	@ (8002824 <TIM_Base_SetConfig+0x10c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d007      	beq.n	80027e6 <TIM_Base_SetConfig+0xce>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <TIM_Base_SetConfig+0x110>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d003      	beq.n	80027e6 <TIM_Base_SetConfig+0xce>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a12      	ldr	r2, [pc, #72]	@ (800282c <TIM_Base_SetConfig+0x114>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d103      	bne.n	80027ee <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	691a      	ldr	r2, [r3, #16]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	2201      	movs	r2, #1
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d106      	bne.n	800280e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	2201      	movs	r2, #1
 8002806:	4393      	bics	r3, r2
 8002808:	001a      	movs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	611a      	str	r2, [r3, #16]
  }
}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	46bd      	mov	sp, r7
 8002812:	b004      	add	sp, #16
 8002814:	bd80      	pop	{r7, pc}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	40012c00 	.word	0x40012c00
 800281c:	40000400 	.word	0x40000400
 8002820:	40002000 	.word	0x40002000
 8002824:	40014000 	.word	0x40014000
 8002828:	40014400 	.word	0x40014400
 800282c:	40014800 	.word	0x40014800
 8002830:	fffffcff 	.word	0xfffffcff

08002834 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800283c:	46c0      	nop			@ (mov r8, r8)
 800283e:	46bd      	mov	sp, r7
 8002840:	b002      	add	sp, #8
 8002842:	bd80      	pop	{r7, pc}

08002844 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800284c:	46c0      	nop			@ (mov r8, r8)
 800284e:	46bd      	mov	sp, r7
 8002850:	b002      	add	sp, #8
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e044      	b.n	80028f0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d107      	bne.n	800287e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2278      	movs	r2, #120	@ 0x78
 8002872:	2100      	movs	r1, #0
 8002874:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	0018      	movs	r0, r3
 800287a:	f7fe fc9b 	bl	80011b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2224      	movs	r2, #36	@ 0x24
 8002882:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2101      	movs	r1, #1
 8002890:	438a      	bics	r2, r1
 8002892:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	2b00      	cmp	r3, #0
 800289a:	d003      	beq.n	80028a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	0018      	movs	r0, r3
 80028a0:	f000 fddc 	bl	800345c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	0018      	movs	r0, r3
 80028a8:	f000 fc98 	bl	80031dc <UART_SetConfig>
 80028ac:	0003      	movs	r3, r0
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d101      	bne.n	80028b6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e01c      	b.n	80028f0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	490d      	ldr	r1, [pc, #52]	@ (80028f8 <HAL_UART_Init+0xa4>)
 80028c2:	400a      	ands	r2, r1
 80028c4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	212a      	movs	r1, #42	@ 0x2a
 80028d2:	438a      	bics	r2, r1
 80028d4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2101      	movs	r1, #1
 80028e2:	430a      	orrs	r2, r1
 80028e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	0018      	movs	r0, r3
 80028ea:	f000 fe6b 	bl	80035c4 <UART_CheckIdleState>
 80028ee:	0003      	movs	r3, r0
}
 80028f0:	0018      	movs	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b002      	add	sp, #8
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	ffffb7ff 	.word	0xffffb7ff

080028fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	@ 0x28
 8002900:	af02      	add	r7, sp, #8
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	1dbb      	adds	r3, r7, #6
 800290a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002910:	2b20      	cmp	r3, #32
 8002912:	d000      	beq.n	8002916 <HAL_UART_Transmit+0x1a>
 8002914:	e08c      	b.n	8002a30 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_UART_Transmit+0x28>
 800291c:	1dbb      	adds	r3, r7, #6
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e084      	b.n	8002a32 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	2380      	movs	r3, #128	@ 0x80
 800292e:	015b      	lsls	r3, r3, #5
 8002930:	429a      	cmp	r2, r3
 8002932:	d109      	bne.n	8002948 <HAL_UART_Transmit+0x4c>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2201      	movs	r2, #1
 8002940:	4013      	ands	r3, r2
 8002942:	d001      	beq.n	8002948 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e074      	b.n	8002a32 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2284      	movs	r2, #132	@ 0x84
 800294c:	2100      	movs	r1, #0
 800294e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2221      	movs	r2, #33	@ 0x21
 8002954:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002956:	f7fe fdfb 	bl	8001550 <HAL_GetTick>
 800295a:	0003      	movs	r3, r0
 800295c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1dba      	adds	r2, r7, #6
 8002962:	2150      	movs	r1, #80	@ 0x50
 8002964:	8812      	ldrh	r2, [r2, #0]
 8002966:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	1dba      	adds	r2, r7, #6
 800296c:	2152      	movs	r1, #82	@ 0x52
 800296e:	8812      	ldrh	r2, [r2, #0]
 8002970:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	2380      	movs	r3, #128	@ 0x80
 8002978:	015b      	lsls	r3, r3, #5
 800297a:	429a      	cmp	r2, r3
 800297c:	d108      	bne.n	8002990 <HAL_UART_Transmit+0x94>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d104      	bne.n	8002990 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	e003      	b.n	8002998 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002994:	2300      	movs	r3, #0
 8002996:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002998:	e02f      	b.n	80029fa <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	0013      	movs	r3, r2
 80029a4:	2200      	movs	r2, #0
 80029a6:	2180      	movs	r1, #128	@ 0x80
 80029a8:	f000 feb4 	bl	8003714 <UART_WaitOnFlagUntilTimeout>
 80029ac:	1e03      	subs	r3, r0, #0
 80029ae:	d004      	beq.n	80029ba <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e03b      	b.n	8002a32 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10b      	bne.n	80029d8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	881a      	ldrh	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	05d2      	lsls	r2, r2, #23
 80029ca:	0dd2      	lsrs	r2, r2, #23
 80029cc:	b292      	uxth	r2, r2
 80029ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	3302      	adds	r3, #2
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	e007      	b.n	80029e8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	781a      	ldrb	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	3301      	adds	r3, #1
 80029e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2252      	movs	r2, #82	@ 0x52
 80029ec:	5a9b      	ldrh	r3, [r3, r2]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	3b01      	subs	r3, #1
 80029f2:	b299      	uxth	r1, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2252      	movs	r2, #82	@ 0x52
 80029f8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2252      	movs	r2, #82	@ 0x52
 80029fe:	5a9b      	ldrh	r3, [r3, r2]
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1c9      	bne.n	800299a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	0013      	movs	r3, r2
 8002a10:	2200      	movs	r2, #0
 8002a12:	2140      	movs	r1, #64	@ 0x40
 8002a14:	f000 fe7e 	bl	8003714 <UART_WaitOnFlagUntilTimeout>
 8002a18:	1e03      	subs	r3, r0, #0
 8002a1a:	d004      	beq.n	8002a26 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e005      	b.n	8002a32 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	e000      	b.n	8002a32 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002a30:	2302      	movs	r3, #2
  }
}
 8002a32:	0018      	movs	r0, r3
 8002a34:	46bd      	mov	sp, r7
 8002a36:	b008      	add	sp, #32
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	@ 0x28
 8002a40:	af02      	add	r7, sp, #8
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	1dbb      	adds	r3, r7, #6
 8002a4a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2280      	movs	r2, #128	@ 0x80
 8002a50:	589b      	ldr	r3, [r3, r2]
 8002a52:	2b20      	cmp	r3, #32
 8002a54:	d000      	beq.n	8002a58 <HAL_UART_Receive+0x1c>
 8002a56:	e0bd      	b.n	8002bd4 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_UART_Receive+0x2a>
 8002a5e:	1dbb      	adds	r3, r7, #6
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e0b5      	b.n	8002bd6 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	2380      	movs	r3, #128	@ 0x80
 8002a70:	015b      	lsls	r3, r3, #5
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d109      	bne.n	8002a8a <HAL_UART_Receive+0x4e>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d105      	bne.n	8002a8a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	2201      	movs	r2, #1
 8002a82:	4013      	ands	r3, r2
 8002a84:	d001      	beq.n	8002a8a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0a5      	b.n	8002bd6 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2284      	movs	r2, #132	@ 0x84
 8002a8e:	2100      	movs	r1, #0
 8002a90:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2280      	movs	r2, #128	@ 0x80
 8002a96:	2122      	movs	r1, #34	@ 0x22
 8002a98:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aa0:	f7fe fd56 	bl	8001550 <HAL_GetTick>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	1dba      	adds	r2, r7, #6
 8002aac:	2158      	movs	r1, #88	@ 0x58
 8002aae:	8812      	ldrh	r2, [r2, #0]
 8002ab0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	1dba      	adds	r2, r7, #6
 8002ab6:	215a      	movs	r1, #90	@ 0x5a
 8002ab8:	8812      	ldrh	r2, [r2, #0]
 8002aba:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	015b      	lsls	r3, r3, #5
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d10d      	bne.n	8002ae4 <HAL_UART_Receive+0xa8>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d104      	bne.n	8002ada <HAL_UART_Receive+0x9e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	225c      	movs	r2, #92	@ 0x5c
 8002ad4:	4942      	ldr	r1, [pc, #264]	@ (8002be0 <HAL_UART_Receive+0x1a4>)
 8002ad6:	5299      	strh	r1, [r3, r2]
 8002ad8:	e01a      	b.n	8002b10 <HAL_UART_Receive+0xd4>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	225c      	movs	r2, #92	@ 0x5c
 8002ade:	21ff      	movs	r1, #255	@ 0xff
 8002ae0:	5299      	strh	r1, [r3, r2]
 8002ae2:	e015      	b.n	8002b10 <HAL_UART_Receive+0xd4>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_UART_Receive+0xcc>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d104      	bne.n	8002afe <HAL_UART_Receive+0xc2>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	225c      	movs	r2, #92	@ 0x5c
 8002af8:	21ff      	movs	r1, #255	@ 0xff
 8002afa:	5299      	strh	r1, [r3, r2]
 8002afc:	e008      	b.n	8002b10 <HAL_UART_Receive+0xd4>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	225c      	movs	r2, #92	@ 0x5c
 8002b02:	217f      	movs	r1, #127	@ 0x7f
 8002b04:	5299      	strh	r1, [r3, r2]
 8002b06:	e003      	b.n	8002b10 <HAL_UART_Receive+0xd4>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	225c      	movs	r2, #92	@ 0x5c
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002b10:	2312      	movs	r3, #18
 8002b12:	18fb      	adds	r3, r7, r3
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	215c      	movs	r1, #92	@ 0x5c
 8002b18:	5a52      	ldrh	r2, [r2, r1]
 8002b1a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	2380      	movs	r3, #128	@ 0x80
 8002b22:	015b      	lsls	r3, r3, #5
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d108      	bne.n	8002b3a <HAL_UART_Receive+0xfe>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d104      	bne.n	8002b3a <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	61bb      	str	r3, [r7, #24]
 8002b38:	e003      	b.n	8002b42 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002b42:	e03b      	b.n	8002bbc <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	0013      	movs	r3, r2
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2120      	movs	r1, #32
 8002b52:	f000 fddf 	bl	8003714 <UART_WaitOnFlagUntilTimeout>
 8002b56:	1e03      	subs	r3, r0, #0
 8002b58:	d005      	beq.n	8002b66 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2280      	movs	r2, #128	@ 0x80
 8002b5e:	2120      	movs	r1, #32
 8002b60:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e037      	b.n	8002bd6 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10e      	bne.n	8002b8a <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	2212      	movs	r2, #18
 8002b76:	18ba      	adds	r2, r7, r2
 8002b78:	8812      	ldrh	r2, [r2, #0]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	3302      	adds	r3, #2
 8002b86:	61bb      	str	r3, [r7, #24]
 8002b88:	e00f      	b.n	8002baa <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2212      	movs	r2, #18
 8002b96:	18ba      	adds	r2, r7, r2
 8002b98:	8812      	ldrh	r2, [r2, #0]
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	225a      	movs	r2, #90	@ 0x5a
 8002bae:	5a9b      	ldrh	r3, [r3, r2]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	b299      	uxth	r1, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	225a      	movs	r2, #90	@ 0x5a
 8002bba:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	225a      	movs	r2, #90	@ 0x5a
 8002bc0:	5a9b      	ldrh	r3, [r3, r2]
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1bd      	bne.n	8002b44 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2280      	movs	r2, #128	@ 0x80
 8002bcc:	2120      	movs	r1, #32
 8002bce:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	e000      	b.n	8002bd6 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8002bd4:	2302      	movs	r3, #2
  }
}
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	b008      	add	sp, #32
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	46c0      	nop			@ (mov r8, r8)
 8002be0:	000001ff 	.word	0x000001ff

08002be4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002be4:	b590      	push	{r4, r7, lr}
 8002be6:	b0ab      	sub	sp, #172	@ 0xac
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	22a4      	movs	r2, #164	@ 0xa4
 8002bf4:	18b9      	adds	r1, r7, r2
 8002bf6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	20a0      	movs	r0, #160	@ 0xa0
 8002c00:	1839      	adds	r1, r7, r0
 8002c02:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	219c      	movs	r1, #156	@ 0x9c
 8002c0c:	1879      	adds	r1, r7, r1
 8002c0e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002c10:	0011      	movs	r1, r2
 8002c12:	18bb      	adds	r3, r7, r2
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a99      	ldr	r2, [pc, #612]	@ (8002e7c <HAL_UART_IRQHandler+0x298>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2298      	movs	r2, #152	@ 0x98
 8002c1c:	18bc      	adds	r4, r7, r2
 8002c1e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002c20:	18bb      	adds	r3, r7, r2
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d114      	bne.n	8002c52 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d00f      	beq.n	8002c52 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c32:	183b      	adds	r3, r7, r0
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2220      	movs	r2, #32
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d00a      	beq.n	8002c52 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d100      	bne.n	8002c46 <HAL_UART_IRQHandler+0x62>
 8002c44:	e29e      	b.n	8003184 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	0010      	movs	r0, r2
 8002c4e:	4798      	blx	r3
      }
      return;
 8002c50:	e298      	b.n	8003184 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c52:	2398      	movs	r3, #152	@ 0x98
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d100      	bne.n	8002c5e <HAL_UART_IRQHandler+0x7a>
 8002c5c:	e114      	b.n	8002e88 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c5e:	239c      	movs	r3, #156	@ 0x9c
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2201      	movs	r2, #1
 8002c66:	4013      	ands	r3, r2
 8002c68:	d106      	bne.n	8002c78 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c6a:	23a0      	movs	r3, #160	@ 0xa0
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a83      	ldr	r2, [pc, #524]	@ (8002e80 <HAL_UART_IRQHandler+0x29c>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	d100      	bne.n	8002c78 <HAL_UART_IRQHandler+0x94>
 8002c76:	e107      	b.n	8002e88 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c78:	23a4      	movs	r3, #164	@ 0xa4
 8002c7a:	18fb      	adds	r3, r7, r3
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	4013      	ands	r3, r2
 8002c82:	d012      	beq.n	8002caa <HAL_UART_IRQHandler+0xc6>
 8002c84:	23a0      	movs	r3, #160	@ 0xa0
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	2380      	movs	r3, #128	@ 0x80
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d00b      	beq.n	8002caa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2201      	movs	r2, #1
 8002c98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2284      	movs	r2, #132	@ 0x84
 8002c9e:	589b      	ldr	r3, [r3, r2]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2184      	movs	r1, #132	@ 0x84
 8002ca8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002caa:	23a4      	movs	r3, #164	@ 0xa4
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d011      	beq.n	8002cda <HAL_UART_IRQHandler+0xf6>
 8002cb6:	239c      	movs	r3, #156	@ 0x9c
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d00b      	beq.n	8002cda <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2284      	movs	r2, #132	@ 0x84
 8002cce:	589b      	ldr	r3, [r3, r2]
 8002cd0:	2204      	movs	r2, #4
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2184      	movs	r1, #132	@ 0x84
 8002cd8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002cda:	23a4      	movs	r3, #164	@ 0xa4
 8002cdc:	18fb      	adds	r3, r7, r3
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2204      	movs	r2, #4
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d011      	beq.n	8002d0a <HAL_UART_IRQHandler+0x126>
 8002ce6:	239c      	movs	r3, #156	@ 0x9c
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2201      	movs	r2, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d00b      	beq.n	8002d0a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2204      	movs	r2, #4
 8002cf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2284      	movs	r2, #132	@ 0x84
 8002cfe:	589b      	ldr	r3, [r3, r2]
 8002d00:	2202      	movs	r2, #2
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2184      	movs	r1, #132	@ 0x84
 8002d08:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002d0a:	23a4      	movs	r3, #164	@ 0xa4
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2208      	movs	r2, #8
 8002d12:	4013      	ands	r3, r2
 8002d14:	d017      	beq.n	8002d46 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d16:	23a0      	movs	r3, #160	@ 0xa0
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d105      	bne.n	8002d2e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002d22:	239c      	movs	r3, #156	@ 0x9c
 8002d24:	18fb      	adds	r3, r7, r3
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d2c:	d00b      	beq.n	8002d46 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2208      	movs	r2, #8
 8002d34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2284      	movs	r2, #132	@ 0x84
 8002d3a:	589b      	ldr	r3, [r3, r2]
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2184      	movs	r1, #132	@ 0x84
 8002d44:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d46:	23a4      	movs	r3, #164	@ 0xa4
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	2380      	movs	r3, #128	@ 0x80
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	4013      	ands	r3, r2
 8002d52:	d013      	beq.n	8002d7c <HAL_UART_IRQHandler+0x198>
 8002d54:	23a0      	movs	r3, #160	@ 0xa0
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	2380      	movs	r3, #128	@ 0x80
 8002d5c:	04db      	lsls	r3, r3, #19
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d00c      	beq.n	8002d7c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2280      	movs	r2, #128	@ 0x80
 8002d68:	0112      	lsls	r2, r2, #4
 8002d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2284      	movs	r2, #132	@ 0x84
 8002d70:	589b      	ldr	r3, [r3, r2]
 8002d72:	2220      	movs	r2, #32
 8002d74:	431a      	orrs	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2184      	movs	r1, #132	@ 0x84
 8002d7a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2284      	movs	r2, #132	@ 0x84
 8002d80:	589b      	ldr	r3, [r3, r2]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d100      	bne.n	8002d88 <HAL_UART_IRQHandler+0x1a4>
 8002d86:	e1ff      	b.n	8003188 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d88:	23a4      	movs	r3, #164	@ 0xa4
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	4013      	ands	r3, r2
 8002d92:	d00e      	beq.n	8002db2 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d94:	23a0      	movs	r3, #160	@ 0xa0
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d008      	beq.n	8002db2 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d004      	beq.n	8002db2 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	0010      	movs	r0, r2
 8002db0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2284      	movs	r2, #132	@ 0x84
 8002db6:	589b      	ldr	r3, [r3, r2]
 8002db8:	2194      	movs	r1, #148	@ 0x94
 8002dba:	187a      	adds	r2, r7, r1
 8002dbc:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2240      	movs	r2, #64	@ 0x40
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b40      	cmp	r3, #64	@ 0x40
 8002dca:	d004      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2228      	movs	r2, #40	@ 0x28
 8002dd2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002dd4:	d047      	beq.n	8002e66 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f000 fd0b 	bl	80037f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2240      	movs	r2, #64	@ 0x40
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b40      	cmp	r3, #64	@ 0x40
 8002dea:	d137      	bne.n	8002e5c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dec:	f3ef 8310 	mrs	r3, PRIMASK
 8002df0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002df2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002df4:	2090      	movs	r0, #144	@ 0x90
 8002df6:	183a      	adds	r2, r7, r0
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e00:	f383 8810 	msr	PRIMASK, r3
}
 8002e04:	46c0      	nop			@ (mov r8, r8)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2140      	movs	r1, #64	@ 0x40
 8002e12:	438a      	bics	r2, r1
 8002e14:	609a      	str	r2, [r3, #8]
 8002e16:	183b      	adds	r3, r7, r0
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e1e:	f383 8810 	msr	PRIMASK, r3
}
 8002e22:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d012      	beq.n	8002e52 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e30:	4a14      	ldr	r2, [pc, #80]	@ (8002e84 <HAL_UART_IRQHandler+0x2a0>)
 8002e32:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f7fe fca9 	bl	8001790 <HAL_DMA_Abort_IT>
 8002e3e:	1e03      	subs	r3, r0, #0
 8002e40:	d01a      	beq.n	8002e78 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e50:	e012      	b.n	8002e78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	0018      	movs	r0, r3
 8002e56:	f000 f9ad 	bl	80031b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e5a:	e00d      	b.n	8002e78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f000 f9a8 	bl	80031b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e64:	e008      	b.n	8002e78 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f000 f9a3 	bl	80031b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2284      	movs	r2, #132	@ 0x84
 8002e72:	2100      	movs	r1, #0
 8002e74:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002e76:	e187      	b.n	8003188 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e78:	46c0      	nop			@ (mov r8, r8)
    return;
 8002e7a:	e185      	b.n	8003188 <HAL_UART_IRQHandler+0x5a4>
 8002e7c:	0000080f 	.word	0x0000080f
 8002e80:	04000120 	.word	0x04000120
 8002e84:	080038bd 	.word	0x080038bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d000      	beq.n	8002e92 <HAL_UART_IRQHandler+0x2ae>
 8002e90:	e139      	b.n	8003106 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e92:	23a4      	movs	r3, #164	@ 0xa4
 8002e94:	18fb      	adds	r3, r7, r3
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2210      	movs	r2, #16
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d100      	bne.n	8002ea0 <HAL_UART_IRQHandler+0x2bc>
 8002e9e:	e132      	b.n	8003106 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ea0:	23a0      	movs	r3, #160	@ 0xa0
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2210      	movs	r2, #16
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	d100      	bne.n	8002eae <HAL_UART_IRQHandler+0x2ca>
 8002eac:	e12b      	b.n	8003106 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2210      	movs	r2, #16
 8002eb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2240      	movs	r2, #64	@ 0x40
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b40      	cmp	r3, #64	@ 0x40
 8002ec2:	d000      	beq.n	8002ec6 <HAL_UART_IRQHandler+0x2e2>
 8002ec4:	e09f      	b.n	8003006 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	217e      	movs	r1, #126	@ 0x7e
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d100      	bne.n	8002ede <HAL_UART_IRQHandler+0x2fa>
 8002edc:	e156      	b.n	800318c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2258      	movs	r2, #88	@ 0x58
 8002ee2:	5a9b      	ldrh	r3, [r3, r2]
 8002ee4:	187a      	adds	r2, r7, r1
 8002ee6:	8812      	ldrh	r2, [r2, #0]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d300      	bcc.n	8002eee <HAL_UART_IRQHandler+0x30a>
 8002eec:	e14e      	b.n	800318c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	187a      	adds	r2, r7, r1
 8002ef2:	215a      	movs	r1, #90	@ 0x5a
 8002ef4:	8812      	ldrh	r2, [r2, #0]
 8002ef6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d06f      	beq.n	8002fe2 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f02:	f3ef 8310 	mrs	r3, PRIMASK
 8002f06:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f12:	f383 8810 	msr	PRIMASK, r3
}
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	499e      	ldr	r1, [pc, #632]	@ (800319c <HAL_UART_IRQHandler+0x5b8>)
 8002f24:	400a      	ands	r2, r1
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f2e:	f383 8810 	msr	PRIMASK, r3
}
 8002f32:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f34:	f3ef 8310 	mrs	r3, PRIMASK
 8002f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f3c:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f3e:	2301      	movs	r3, #1
 8002f40:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f44:	f383 8810 	msr	PRIMASK, r3
}
 8002f48:	46c0      	nop			@ (mov r8, r8)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2101      	movs	r1, #1
 8002f56:	438a      	bics	r2, r1
 8002f58:	609a      	str	r2, [r3, #8]
 8002f5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f5c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f60:	f383 8810 	msr	PRIMASK, r3
}
 8002f64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f66:	f3ef 8310 	mrs	r3, PRIMASK
 8002f6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002f6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f70:	2301      	movs	r3, #1
 8002f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f76:	f383 8810 	msr	PRIMASK, r3
}
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2140      	movs	r1, #64	@ 0x40
 8002f88:	438a      	bics	r2, r1
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f8e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f92:	f383 8810 	msr	PRIMASK, r3
}
 8002f96:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2280      	movs	r2, #128	@ 0x80
 8002f9c:	2120      	movs	r1, #32
 8002f9e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8002faa:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fb6:	f383 8810 	msr	PRIMASK, r3
}
 8002fba:	46c0      	nop			@ (mov r8, r8)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2110      	movs	r1, #16
 8002fc8:	438a      	bics	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fd2:	f383 8810 	msr	PRIMASK, r3
}
 8002fd6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7fe fb9f 	bl	8001720 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2258      	movs	r2, #88	@ 0x58
 8002fec:	5a9a      	ldrh	r2, [r3, r2]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	215a      	movs	r1, #90	@ 0x5a
 8002ff2:	5a5b      	ldrh	r3, [r3, r1]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	0011      	movs	r1, r2
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 f8e0 	bl	80031c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003004:	e0c2      	b.n	800318c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2258      	movs	r2, #88	@ 0x58
 800300a:	5a99      	ldrh	r1, [r3, r2]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	225a      	movs	r2, #90	@ 0x5a
 8003010:	5a9b      	ldrh	r3, [r3, r2]
 8003012:	b29a      	uxth	r2, r3
 8003014:	208e      	movs	r0, #142	@ 0x8e
 8003016:	183b      	adds	r3, r7, r0
 8003018:	1a8a      	subs	r2, r1, r2
 800301a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	225a      	movs	r2, #90	@ 0x5a
 8003020:	5a9b      	ldrh	r3, [r3, r2]
 8003022:	b29b      	uxth	r3, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	d100      	bne.n	800302a <HAL_UART_IRQHandler+0x446>
 8003028:	e0b2      	b.n	8003190 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 800302a:	183b      	adds	r3, r7, r0
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d100      	bne.n	8003034 <HAL_UART_IRQHandler+0x450>
 8003032:	e0ad      	b.n	8003190 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003034:	f3ef 8310 	mrs	r3, PRIMASK
 8003038:	60fb      	str	r3, [r7, #12]
  return(result);
 800303a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800303c:	2488      	movs	r4, #136	@ 0x88
 800303e:	193a      	adds	r2, r7, r4
 8003040:	6013      	str	r3, [r2, #0]
 8003042:	2301      	movs	r3, #1
 8003044:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f383 8810 	msr	PRIMASK, r3
}
 800304c:	46c0      	nop			@ (mov r8, r8)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4951      	ldr	r1, [pc, #324]	@ (80031a0 <HAL_UART_IRQHandler+0x5bc>)
 800305a:	400a      	ands	r2, r1
 800305c:	601a      	str	r2, [r3, #0]
 800305e:	193b      	adds	r3, r7, r4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	f383 8810 	msr	PRIMASK, r3
}
 800306a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800306c:	f3ef 8310 	mrs	r3, PRIMASK
 8003070:	61bb      	str	r3, [r7, #24]
  return(result);
 8003072:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003074:	2484      	movs	r4, #132	@ 0x84
 8003076:	193a      	adds	r2, r7, r4
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	2301      	movs	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	f383 8810 	msr	PRIMASK, r3
}
 8003084:	46c0      	nop			@ (mov r8, r8)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2101      	movs	r1, #1
 8003092:	438a      	bics	r2, r1
 8003094:	609a      	str	r2, [r3, #8]
 8003096:	193b      	adds	r3, r7, r4
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	f383 8810 	msr	PRIMASK, r3
}
 80030a2:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2280      	movs	r2, #128	@ 0x80
 80030a8:	2120      	movs	r1, #32
 80030aa:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b8:	f3ef 8310 	mrs	r3, PRIMASK
 80030bc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80030be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030c0:	2480      	movs	r4, #128	@ 0x80
 80030c2:	193a      	adds	r2, r7, r4
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	2301      	movs	r3, #1
 80030c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030cc:	f383 8810 	msr	PRIMASK, r3
}
 80030d0:	46c0      	nop			@ (mov r8, r8)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2110      	movs	r1, #16
 80030de:	438a      	bics	r2, r1
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	193b      	adds	r3, r7, r4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ea:	f383 8810 	msr	PRIMASK, r3
}
 80030ee:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030f6:	183b      	adds	r3, r7, r0
 80030f8:	881a      	ldrh	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	0011      	movs	r1, r2
 80030fe:	0018      	movs	r0, r3
 8003100:	f000 f860 	bl	80031c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003104:	e044      	b.n	8003190 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003106:	23a4      	movs	r3, #164	@ 0xa4
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	2380      	movs	r3, #128	@ 0x80
 800310e:	035b      	lsls	r3, r3, #13
 8003110:	4013      	ands	r3, r2
 8003112:	d010      	beq.n	8003136 <HAL_UART_IRQHandler+0x552>
 8003114:	239c      	movs	r3, #156	@ 0x9c
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	2380      	movs	r3, #128	@ 0x80
 800311c:	03db      	lsls	r3, r3, #15
 800311e:	4013      	ands	r3, r2
 8003120:	d009      	beq.n	8003136 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2280      	movs	r2, #128	@ 0x80
 8003128:	0352      	lsls	r2, r2, #13
 800312a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	0018      	movs	r0, r3
 8003130:	f000 fc06 	bl	8003940 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003134:	e02f      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003136:	23a4      	movs	r3, #164	@ 0xa4
 8003138:	18fb      	adds	r3, r7, r3
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2280      	movs	r2, #128	@ 0x80
 800313e:	4013      	ands	r3, r2
 8003140:	d00f      	beq.n	8003162 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003142:	23a0      	movs	r3, #160	@ 0xa0
 8003144:	18fb      	adds	r3, r7, r3
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2280      	movs	r2, #128	@ 0x80
 800314a:	4013      	ands	r3, r2
 800314c:	d009      	beq.n	8003162 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01e      	beq.n	8003194 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	0010      	movs	r0, r2
 800315e:	4798      	blx	r3
    }
    return;
 8003160:	e018      	b.n	8003194 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003162:	23a4      	movs	r3, #164	@ 0xa4
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2240      	movs	r2, #64	@ 0x40
 800316a:	4013      	ands	r3, r2
 800316c:	d013      	beq.n	8003196 <HAL_UART_IRQHandler+0x5b2>
 800316e:	23a0      	movs	r3, #160	@ 0xa0
 8003170:	18fb      	adds	r3, r7, r3
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2240      	movs	r2, #64	@ 0x40
 8003176:	4013      	ands	r3, r2
 8003178:	d00d      	beq.n	8003196 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	0018      	movs	r0, r3
 800317e:	f000 fbb4 	bl	80038ea <UART_EndTransmit_IT>
    return;
 8003182:	e008      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003184:	46c0      	nop			@ (mov r8, r8)
 8003186:	e006      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003188:	46c0      	nop			@ (mov r8, r8)
 800318a:	e004      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
      return;
 800318c:	46c0      	nop			@ (mov r8, r8)
 800318e:	e002      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003190:	46c0      	nop			@ (mov r8, r8)
 8003192:	e000      	b.n	8003196 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003194:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003196:	46bd      	mov	sp, r7
 8003198:	b02b      	add	sp, #172	@ 0xac
 800319a:	bd90      	pop	{r4, r7, pc}
 800319c:	fffffeff 	.word	0xfffffeff
 80031a0:	fffffedf 	.word	0xfffffedf

080031a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80031ac:	46c0      	nop			@ (mov r8, r8)
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b002      	add	sp, #8
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80031bc:	46c0      	nop			@ (mov r8, r8)
 80031be:	46bd      	mov	sp, r7
 80031c0:	b002      	add	sp, #8
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	000a      	movs	r2, r1
 80031ce:	1cbb      	adds	r3, r7, #2
 80031d0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b002      	add	sp, #8
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b088      	sub	sp, #32
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031e4:	231e      	movs	r3, #30
 80031e6:	18fb      	adds	r3, r7, r3
 80031e8:	2200      	movs	r2, #0
 80031ea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	431a      	orrs	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a8d      	ldr	r2, [pc, #564]	@ (8003440 <UART_SetConfig+0x264>)
 800320c:	4013      	ands	r3, r2
 800320e:	0019      	movs	r1, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	430a      	orrs	r2, r1
 8003218:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	4a88      	ldr	r2, [pc, #544]	@ (8003444 <UART_SetConfig+0x268>)
 8003222:	4013      	ands	r3, r2
 8003224:	0019      	movs	r1, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a7f      	ldr	r2, [pc, #508]	@ (8003448 <UART_SetConfig+0x26c>)
 800324a:	4013      	ands	r3, r2
 800324c:	0019      	movs	r1, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	430a      	orrs	r2, r1
 8003256:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a7b      	ldr	r2, [pc, #492]	@ (800344c <UART_SetConfig+0x270>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d127      	bne.n	80032b2 <UART_SetConfig+0xd6>
 8003262:	4b7b      	ldr	r3, [pc, #492]	@ (8003450 <UART_SetConfig+0x274>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003266:	2203      	movs	r2, #3
 8003268:	4013      	ands	r3, r2
 800326a:	2b03      	cmp	r3, #3
 800326c:	d00d      	beq.n	800328a <UART_SetConfig+0xae>
 800326e:	d81b      	bhi.n	80032a8 <UART_SetConfig+0xcc>
 8003270:	2b02      	cmp	r3, #2
 8003272:	d014      	beq.n	800329e <UART_SetConfig+0xc2>
 8003274:	d818      	bhi.n	80032a8 <UART_SetConfig+0xcc>
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <UART_SetConfig+0xa4>
 800327a:	2b01      	cmp	r3, #1
 800327c:	d00a      	beq.n	8003294 <UART_SetConfig+0xb8>
 800327e:	e013      	b.n	80032a8 <UART_SetConfig+0xcc>
 8003280:	231f      	movs	r3, #31
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	2200      	movs	r2, #0
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e021      	b.n	80032ce <UART_SetConfig+0xf2>
 800328a:	231f      	movs	r3, #31
 800328c:	18fb      	adds	r3, r7, r3
 800328e:	2202      	movs	r2, #2
 8003290:	701a      	strb	r2, [r3, #0]
 8003292:	e01c      	b.n	80032ce <UART_SetConfig+0xf2>
 8003294:	231f      	movs	r3, #31
 8003296:	18fb      	adds	r3, r7, r3
 8003298:	2204      	movs	r2, #4
 800329a:	701a      	strb	r2, [r3, #0]
 800329c:	e017      	b.n	80032ce <UART_SetConfig+0xf2>
 800329e:	231f      	movs	r3, #31
 80032a0:	18fb      	adds	r3, r7, r3
 80032a2:	2208      	movs	r2, #8
 80032a4:	701a      	strb	r2, [r3, #0]
 80032a6:	e012      	b.n	80032ce <UART_SetConfig+0xf2>
 80032a8:	231f      	movs	r3, #31
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	2210      	movs	r2, #16
 80032ae:	701a      	strb	r2, [r3, #0]
 80032b0:	e00d      	b.n	80032ce <UART_SetConfig+0xf2>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a67      	ldr	r2, [pc, #412]	@ (8003454 <UART_SetConfig+0x278>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d104      	bne.n	80032c6 <UART_SetConfig+0xea>
 80032bc:	231f      	movs	r3, #31
 80032be:	18fb      	adds	r3, r7, r3
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
 80032c4:	e003      	b.n	80032ce <UART_SetConfig+0xf2>
 80032c6:	231f      	movs	r3, #31
 80032c8:	18fb      	adds	r3, r7, r3
 80032ca:	2210      	movs	r2, #16
 80032cc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69da      	ldr	r2, [r3, #28]
 80032d2:	2380      	movs	r3, #128	@ 0x80
 80032d4:	021b      	lsls	r3, r3, #8
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d15c      	bne.n	8003394 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80032da:	231f      	movs	r3, #31
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d015      	beq.n	8003310 <UART_SetConfig+0x134>
 80032e4:	dc18      	bgt.n	8003318 <UART_SetConfig+0x13c>
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d00d      	beq.n	8003306 <UART_SetConfig+0x12a>
 80032ea:	dc15      	bgt.n	8003318 <UART_SetConfig+0x13c>
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d002      	beq.n	80032f6 <UART_SetConfig+0x11a>
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d005      	beq.n	8003300 <UART_SetConfig+0x124>
 80032f4:	e010      	b.n	8003318 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032f6:	f7ff f849 	bl	800238c <HAL_RCC_GetPCLK1Freq>
 80032fa:	0003      	movs	r3, r0
 80032fc:	61bb      	str	r3, [r7, #24]
        break;
 80032fe:	e012      	b.n	8003326 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003300:	4b55      	ldr	r3, [pc, #340]	@ (8003458 <UART_SetConfig+0x27c>)
 8003302:	61bb      	str	r3, [r7, #24]
        break;
 8003304:	e00f      	b.n	8003326 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003306:	f7fe ffe1 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 800330a:	0003      	movs	r3, r0
 800330c:	61bb      	str	r3, [r7, #24]
        break;
 800330e:	e00a      	b.n	8003326 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003310:	2380      	movs	r3, #128	@ 0x80
 8003312:	021b      	lsls	r3, r3, #8
 8003314:	61bb      	str	r3, [r7, #24]
        break;
 8003316:	e006      	b.n	8003326 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800331c:	231e      	movs	r3, #30
 800331e:	18fb      	adds	r3, r7, r3
 8003320:	2201      	movs	r2, #1
 8003322:	701a      	strb	r2, [r3, #0]
        break;
 8003324:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d100      	bne.n	800332e <UART_SetConfig+0x152>
 800332c:	e07a      	b.n	8003424 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	005a      	lsls	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	085b      	lsrs	r3, r3, #1
 8003338:	18d2      	adds	r2, r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	0019      	movs	r1, r3
 8003340:	0010      	movs	r0, r2
 8003342:	f7fc feeb 	bl	800011c <__udivsi3>
 8003346:	0003      	movs	r3, r0
 8003348:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	2b0f      	cmp	r3, #15
 800334e:	d91c      	bls.n	800338a <UART_SetConfig+0x1ae>
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	2380      	movs	r3, #128	@ 0x80
 8003354:	025b      	lsls	r3, r3, #9
 8003356:	429a      	cmp	r2, r3
 8003358:	d217      	bcs.n	800338a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	b29a      	uxth	r2, r3
 800335e:	200e      	movs	r0, #14
 8003360:	183b      	adds	r3, r7, r0
 8003362:	210f      	movs	r1, #15
 8003364:	438a      	bics	r2, r1
 8003366:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	085b      	lsrs	r3, r3, #1
 800336c:	b29b      	uxth	r3, r3
 800336e:	2207      	movs	r2, #7
 8003370:	4013      	ands	r3, r2
 8003372:	b299      	uxth	r1, r3
 8003374:	183b      	adds	r3, r7, r0
 8003376:	183a      	adds	r2, r7, r0
 8003378:	8812      	ldrh	r2, [r2, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	183a      	adds	r2, r7, r0
 8003384:	8812      	ldrh	r2, [r2, #0]
 8003386:	60da      	str	r2, [r3, #12]
 8003388:	e04c      	b.n	8003424 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800338a:	231e      	movs	r3, #30
 800338c:	18fb      	adds	r3, r7, r3
 800338e:	2201      	movs	r2, #1
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e047      	b.n	8003424 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003394:	231f      	movs	r3, #31
 8003396:	18fb      	adds	r3, r7, r3
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b08      	cmp	r3, #8
 800339c:	d015      	beq.n	80033ca <UART_SetConfig+0x1ee>
 800339e:	dc18      	bgt.n	80033d2 <UART_SetConfig+0x1f6>
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d00d      	beq.n	80033c0 <UART_SetConfig+0x1e4>
 80033a4:	dc15      	bgt.n	80033d2 <UART_SetConfig+0x1f6>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <UART_SetConfig+0x1d4>
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d005      	beq.n	80033ba <UART_SetConfig+0x1de>
 80033ae:	e010      	b.n	80033d2 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033b0:	f7fe ffec 	bl	800238c <HAL_RCC_GetPCLK1Freq>
 80033b4:	0003      	movs	r3, r0
 80033b6:	61bb      	str	r3, [r7, #24]
        break;
 80033b8:	e012      	b.n	80033e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ba:	4b27      	ldr	r3, [pc, #156]	@ (8003458 <UART_SetConfig+0x27c>)
 80033bc:	61bb      	str	r3, [r7, #24]
        break;
 80033be:	e00f      	b.n	80033e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033c0:	f7fe ff84 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 80033c4:	0003      	movs	r3, r0
 80033c6:	61bb      	str	r3, [r7, #24]
        break;
 80033c8:	e00a      	b.n	80033e0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033ca:	2380      	movs	r3, #128	@ 0x80
 80033cc:	021b      	lsls	r3, r3, #8
 80033ce:	61bb      	str	r3, [r7, #24]
        break;
 80033d0:	e006      	b.n	80033e0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80033d6:	231e      	movs	r3, #30
 80033d8:	18fb      	adds	r3, r7, r3
 80033da:	2201      	movs	r2, #1
 80033dc:	701a      	strb	r2, [r3, #0]
        break;
 80033de:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d01e      	beq.n	8003424 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	085a      	lsrs	r2, r3, #1
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	18d2      	adds	r2, r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	0019      	movs	r1, r3
 80033f6:	0010      	movs	r0, r2
 80033f8:	f7fc fe90 	bl	800011c <__udivsi3>
 80033fc:	0003      	movs	r3, r0
 80033fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	2b0f      	cmp	r3, #15
 8003404:	d90a      	bls.n	800341c <UART_SetConfig+0x240>
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	2380      	movs	r3, #128	@ 0x80
 800340a:	025b      	lsls	r3, r3, #9
 800340c:	429a      	cmp	r2, r3
 800340e:	d205      	bcs.n	800341c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	b29a      	uxth	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60da      	str	r2, [r3, #12]
 800341a:	e003      	b.n	8003424 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800341c:	231e      	movs	r3, #30
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	2201      	movs	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003430:	231e      	movs	r3, #30
 8003432:	18fb      	adds	r3, r7, r3
 8003434:	781b      	ldrb	r3, [r3, #0]
}
 8003436:	0018      	movs	r0, r3
 8003438:	46bd      	mov	sp, r7
 800343a:	b008      	add	sp, #32
 800343c:	bd80      	pop	{r7, pc}
 800343e:	46c0      	nop			@ (mov r8, r8)
 8003440:	ffff69f3 	.word	0xffff69f3
 8003444:	ffffcfff 	.word	0xffffcfff
 8003448:	fffff4ff 	.word	0xfffff4ff
 800344c:	40013800 	.word	0x40013800
 8003450:	40021000 	.word	0x40021000
 8003454:	40004400 	.word	0x40004400
 8003458:	007a1200 	.word	0x007a1200

0800345c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003468:	2208      	movs	r2, #8
 800346a:	4013      	ands	r3, r2
 800346c:	d00b      	beq.n	8003486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a4a      	ldr	r2, [pc, #296]	@ (80035a0 <UART_AdvFeatureConfig+0x144>)
 8003476:	4013      	ands	r3, r2
 8003478:	0019      	movs	r1, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	2201      	movs	r2, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d00b      	beq.n	80034a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	4a43      	ldr	r2, [pc, #268]	@ (80035a4 <UART_AdvFeatureConfig+0x148>)
 8003498:	4013      	ands	r3, r2
 800349a:	0019      	movs	r1, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	d00b      	beq.n	80034ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a3b      	ldr	r2, [pc, #236]	@ (80035a8 <UART_AdvFeatureConfig+0x14c>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	0019      	movs	r1, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	2204      	movs	r2, #4
 80034d0:	4013      	ands	r3, r2
 80034d2:	d00b      	beq.n	80034ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	4a34      	ldr	r2, [pc, #208]	@ (80035ac <UART_AdvFeatureConfig+0x150>)
 80034dc:	4013      	ands	r3, r2
 80034de:	0019      	movs	r1, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	2210      	movs	r2, #16
 80034f2:	4013      	ands	r3, r2
 80034f4:	d00b      	beq.n	800350e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a2c      	ldr	r2, [pc, #176]	@ (80035b0 <UART_AdvFeatureConfig+0x154>)
 80034fe:	4013      	ands	r3, r2
 8003500:	0019      	movs	r1, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003512:	2220      	movs	r2, #32
 8003514:	4013      	ands	r3, r2
 8003516:	d00b      	beq.n	8003530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4a25      	ldr	r2, [pc, #148]	@ (80035b4 <UART_AdvFeatureConfig+0x158>)
 8003520:	4013      	ands	r3, r2
 8003522:	0019      	movs	r1, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	2240      	movs	r2, #64	@ 0x40
 8003536:	4013      	ands	r3, r2
 8003538:	d01d      	beq.n	8003576 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	4a1d      	ldr	r2, [pc, #116]	@ (80035b8 <UART_AdvFeatureConfig+0x15c>)
 8003542:	4013      	ands	r3, r2
 8003544:	0019      	movs	r1, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	035b      	lsls	r3, r3, #13
 800355a:	429a      	cmp	r2, r3
 800355c:	d10b      	bne.n	8003576 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	4a15      	ldr	r2, [pc, #84]	@ (80035bc <UART_AdvFeatureConfig+0x160>)
 8003566:	4013      	ands	r3, r2
 8003568:	0019      	movs	r1, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357a:	2280      	movs	r2, #128	@ 0x80
 800357c:	4013      	ands	r3, r2
 800357e:	d00b      	beq.n	8003598 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4a0e      	ldr	r2, [pc, #56]	@ (80035c0 <UART_AdvFeatureConfig+0x164>)
 8003588:	4013      	ands	r3, r2
 800358a:	0019      	movs	r1, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	605a      	str	r2, [r3, #4]
  }
}
 8003598:	46c0      	nop			@ (mov r8, r8)
 800359a:	46bd      	mov	sp, r7
 800359c:	b002      	add	sp, #8
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	ffff7fff 	.word	0xffff7fff
 80035a4:	fffdffff 	.word	0xfffdffff
 80035a8:	fffeffff 	.word	0xfffeffff
 80035ac:	fffbffff 	.word	0xfffbffff
 80035b0:	ffffefff 	.word	0xffffefff
 80035b4:	ffffdfff 	.word	0xffffdfff
 80035b8:	ffefffff 	.word	0xffefffff
 80035bc:	ff9fffff 	.word	0xff9fffff
 80035c0:	fff7ffff 	.word	0xfff7ffff

080035c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b092      	sub	sp, #72	@ 0x48
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2284      	movs	r2, #132	@ 0x84
 80035d0:	2100      	movs	r1, #0
 80035d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80035d4:	f7fd ffbc 	bl	8001550 <HAL_GetTick>
 80035d8:	0003      	movs	r3, r0
 80035da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2208      	movs	r2, #8
 80035e4:	4013      	ands	r3, r2
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d12c      	bne.n	8003644 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ec:	2280      	movs	r2, #128	@ 0x80
 80035ee:	0391      	lsls	r1, r2, #14
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	4a46      	ldr	r2, [pc, #280]	@ (800370c <UART_CheckIdleState+0x148>)
 80035f4:	9200      	str	r2, [sp, #0]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f000 f88c 	bl	8003714 <UART_WaitOnFlagUntilTimeout>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d021      	beq.n	8003644 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003600:	f3ef 8310 	mrs	r3, PRIMASK
 8003604:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003608:	63bb      	str	r3, [r7, #56]	@ 0x38
 800360a:	2301      	movs	r3, #1
 800360c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003610:	f383 8810 	msr	PRIMASK, r3
}
 8003614:	46c0      	nop			@ (mov r8, r8)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2180      	movs	r1, #128	@ 0x80
 8003622:	438a      	bics	r2, r1
 8003624:	601a      	str	r2, [r3, #0]
 8003626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362c:	f383 8810 	msr	PRIMASK, r3
}
 8003630:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2220      	movs	r2, #32
 8003636:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2278      	movs	r2, #120	@ 0x78
 800363c:	2100      	movs	r1, #0
 800363e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e05f      	b.n	8003704 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2204      	movs	r2, #4
 800364c:	4013      	ands	r3, r2
 800364e:	2b04      	cmp	r3, #4
 8003650:	d146      	bne.n	80036e0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003654:	2280      	movs	r2, #128	@ 0x80
 8003656:	03d1      	lsls	r1, r2, #15
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	4a2c      	ldr	r2, [pc, #176]	@ (800370c <UART_CheckIdleState+0x148>)
 800365c:	9200      	str	r2, [sp, #0]
 800365e:	2200      	movs	r2, #0
 8003660:	f000 f858 	bl	8003714 <UART_WaitOnFlagUntilTimeout>
 8003664:	1e03      	subs	r3, r0, #0
 8003666:	d03b      	beq.n	80036e0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003668:	f3ef 8310 	mrs	r3, PRIMASK
 800366c:	60fb      	str	r3, [r7, #12]
  return(result);
 800366e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003670:	637b      	str	r3, [r7, #52]	@ 0x34
 8003672:	2301      	movs	r3, #1
 8003674:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	f383 8810 	msr	PRIMASK, r3
}
 800367c:	46c0      	nop			@ (mov r8, r8)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4921      	ldr	r1, [pc, #132]	@ (8003710 <UART_CheckIdleState+0x14c>)
 800368a:	400a      	ands	r2, r1
 800368c:	601a      	str	r2, [r3, #0]
 800368e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003690:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f383 8810 	msr	PRIMASK, r3
}
 8003698:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800369a:	f3ef 8310 	mrs	r3, PRIMASK
 800369e:	61bb      	str	r3, [r7, #24]
  return(result);
 80036a0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80036a4:	2301      	movs	r3, #1
 80036a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	f383 8810 	msr	PRIMASK, r3
}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2101      	movs	r1, #1
 80036bc:	438a      	bics	r2, r1
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c4:	6a3b      	ldr	r3, [r7, #32]
 80036c6:	f383 8810 	msr	PRIMASK, r3
}
 80036ca:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2280      	movs	r2, #128	@ 0x80
 80036d0:	2120      	movs	r1, #32
 80036d2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2278      	movs	r2, #120	@ 0x78
 80036d8:	2100      	movs	r1, #0
 80036da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e011      	b.n	8003704 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2280      	movs	r2, #128	@ 0x80
 80036ea:	2120      	movs	r1, #32
 80036ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2278      	movs	r2, #120	@ 0x78
 80036fe:	2100      	movs	r1, #0
 8003700:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	0018      	movs	r0, r3
 8003706:	46bd      	mov	sp, r7
 8003708:	b010      	add	sp, #64	@ 0x40
 800370a:	bd80      	pop	{r7, pc}
 800370c:	01ffffff 	.word	0x01ffffff
 8003710:	fffffedf 	.word	0xfffffedf

08003714 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	603b      	str	r3, [r7, #0]
 8003720:	1dfb      	adds	r3, r7, #7
 8003722:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003724:	e051      	b.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	3301      	adds	r3, #1
 800372a:	d04e      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372c:	f7fd ff10 	bl	8001550 <HAL_GetTick>
 8003730:	0002      	movs	r2, r0
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	429a      	cmp	r2, r3
 800373a:	d302      	bcc.n	8003742 <UART_WaitOnFlagUntilTimeout+0x2e>
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e051      	b.n	80037ea <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2204      	movs	r2, #4
 800374e:	4013      	ands	r3, r2
 8003750:	d03b      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b80      	cmp	r3, #128	@ 0x80
 8003756:	d038      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2b40      	cmp	r3, #64	@ 0x40
 800375c:	d035      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	2208      	movs	r2, #8
 8003766:	4013      	ands	r3, r2
 8003768:	2b08      	cmp	r3, #8
 800376a:	d111      	bne.n	8003790 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2208      	movs	r2, #8
 8003772:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	0018      	movs	r0, r3
 8003778:	f000 f83c 	bl	80037f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2284      	movs	r2, #132	@ 0x84
 8003780:	2108      	movs	r1, #8
 8003782:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2278      	movs	r2, #120	@ 0x78
 8003788:	2100      	movs	r1, #0
 800378a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e02c      	b.n	80037ea <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	69da      	ldr	r2, [r3, #28]
 8003796:	2380      	movs	r3, #128	@ 0x80
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	401a      	ands	r2, r3
 800379c:	2380      	movs	r3, #128	@ 0x80
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d112      	bne.n	80037ca <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2280      	movs	r2, #128	@ 0x80
 80037aa:	0112      	lsls	r2, r2, #4
 80037ac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f000 f81f 	bl	80037f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2284      	movs	r2, #132	@ 0x84
 80037ba:	2120      	movs	r1, #32
 80037bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2278      	movs	r2, #120	@ 0x78
 80037c2:	2100      	movs	r1, #0
 80037c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e00f      	b.n	80037ea <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	4013      	ands	r3, r2
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	425a      	negs	r2, r3
 80037da:	4153      	adcs	r3, r2
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	001a      	movs	r2, r3
 80037e0:	1dfb      	adds	r3, r7, #7
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d09e      	beq.n	8003726 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	0018      	movs	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b004      	add	sp, #16
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08e      	sub	sp, #56	@ 0x38
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003800:	617b      	str	r3, [r7, #20]
  return(result);
 8003802:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003804:	637b      	str	r3, [r7, #52]	@ 0x34
 8003806:	2301      	movs	r3, #1
 8003808:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	f383 8810 	msr	PRIMASK, r3
}
 8003810:	46c0      	nop			@ (mov r8, r8)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4926      	ldr	r1, [pc, #152]	@ (80038b8 <UART_EndRxTransfer+0xc4>)
 800381e:	400a      	ands	r2, r1
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003824:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	f383 8810 	msr	PRIMASK, r3
}
 800382c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382e:	f3ef 8310 	mrs	r3, PRIMASK
 8003832:	623b      	str	r3, [r7, #32]
  return(result);
 8003834:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003836:	633b      	str	r3, [r7, #48]	@ 0x30
 8003838:	2301      	movs	r3, #1
 800383a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383e:	f383 8810 	msr	PRIMASK, r3
}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	689a      	ldr	r2, [r3, #8]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2101      	movs	r1, #1
 8003850:	438a      	bics	r2, r1
 8003852:	609a      	str	r2, [r3, #8]
 8003854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003856:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800385a:	f383 8810 	msr	PRIMASK, r3
}
 800385e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003864:	2b01      	cmp	r3, #1
 8003866:	d118      	bne.n	800389a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003868:	f3ef 8310 	mrs	r3, PRIMASK
 800386c:	60bb      	str	r3, [r7, #8]
  return(result);
 800386e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003872:	2301      	movs	r3, #1
 8003874:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f383 8810 	msr	PRIMASK, r3
}
 800387c:	46c0      	nop			@ (mov r8, r8)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2110      	movs	r1, #16
 800388a:	438a      	bics	r2, r1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003890:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	f383 8810 	msr	PRIMASK, r3
}
 8003898:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2280      	movs	r2, #128	@ 0x80
 800389e:	2120      	movs	r1, #32
 80038a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b00e      	add	sp, #56	@ 0x38
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			@ (mov r8, r8)
 80038b8:	fffffedf 	.word	0xfffffedf

080038bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	225a      	movs	r2, #90	@ 0x5a
 80038ce:	2100      	movs	r1, #0
 80038d0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2252      	movs	r2, #82	@ 0x52
 80038d6:	2100      	movs	r1, #0
 80038d8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	0018      	movs	r0, r3
 80038de:	f7ff fc69 	bl	80031b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	46bd      	mov	sp, r7
 80038e6:	b004      	add	sp, #16
 80038e8:	bd80      	pop	{r7, pc}

080038ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b086      	sub	sp, #24
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f2:	f3ef 8310 	mrs	r3, PRIMASK
 80038f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80038f8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	2301      	movs	r3, #1
 80038fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f383 8810 	msr	PRIMASK, r3
}
 8003906:	46c0      	nop			@ (mov r8, r8)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2140      	movs	r1, #64	@ 0x40
 8003914:	438a      	bics	r2, r1
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	f383 8810 	msr	PRIMASK, r3
}
 8003922:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	0018      	movs	r0, r3
 8003934:	f7ff fc36 	bl	80031a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003938:	46c0      	nop			@ (mov r8, r8)
 800393a:	46bd      	mov	sp, r7
 800393c:	b006      	add	sp, #24
 800393e:	bd80      	pop	{r7, pc}

08003940 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003948:	46c0      	nop			@ (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b002      	add	sp, #8
 800394e:	bd80      	pop	{r7, pc}

08003950 <srand>:
 8003950:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <srand+0x48>)
 8003952:	b570      	push	{r4, r5, r6, lr}
 8003954:	681d      	ldr	r5, [r3, #0]
 8003956:	0004      	movs	r4, r0
 8003958:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800395a:	2b00      	cmp	r3, #0
 800395c:	d116      	bne.n	800398c <srand+0x3c>
 800395e:	2018      	movs	r0, #24
 8003960:	f000 fa82 	bl	8003e68 <malloc>
 8003964:	1e02      	subs	r2, r0, #0
 8003966:	6328      	str	r0, [r5, #48]	@ 0x30
 8003968:	d104      	bne.n	8003974 <srand+0x24>
 800396a:	2146      	movs	r1, #70	@ 0x46
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <srand+0x4c>)
 800396e:	480c      	ldr	r0, [pc, #48]	@ (80039a0 <srand+0x50>)
 8003970:	f000 fa12 	bl	8003d98 <__assert_func>
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <srand+0x54>)
 8003976:	2100      	movs	r1, #0
 8003978:	6003      	str	r3, [r0, #0]
 800397a:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <srand+0x58>)
 800397c:	6043      	str	r3, [r0, #4]
 800397e:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <srand+0x5c>)
 8003980:	6083      	str	r3, [r0, #8]
 8003982:	230b      	movs	r3, #11
 8003984:	8183      	strh	r3, [r0, #12]
 8003986:	2001      	movs	r0, #1
 8003988:	6110      	str	r0, [r2, #16]
 800398a:	6151      	str	r1, [r2, #20]
 800398c:	2200      	movs	r2, #0
 800398e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003990:	611c      	str	r4, [r3, #16]
 8003992:	615a      	str	r2, [r3, #20]
 8003994:	bd70      	pop	{r4, r5, r6, pc}
 8003996:	46c0      	nop			@ (mov r8, r8)
 8003998:	2000001c 	.word	0x2000001c
 800399c:	08004dd8 	.word	0x08004dd8
 80039a0:	08004def 	.word	0x08004def
 80039a4:	abcd330e 	.word	0xabcd330e
 80039a8:	e66d1234 	.word	0xe66d1234
 80039ac:	0005deec 	.word	0x0005deec

080039b0 <rand>:
 80039b0:	4b16      	ldr	r3, [pc, #88]	@ (8003a0c <rand+0x5c>)
 80039b2:	b510      	push	{r4, lr}
 80039b4:	681c      	ldr	r4, [r3, #0]
 80039b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d116      	bne.n	80039ea <rand+0x3a>
 80039bc:	2018      	movs	r0, #24
 80039be:	f000 fa53 	bl	8003e68 <malloc>
 80039c2:	1e02      	subs	r2, r0, #0
 80039c4:	6320      	str	r0, [r4, #48]	@ 0x30
 80039c6:	d104      	bne.n	80039d2 <rand+0x22>
 80039c8:	2152      	movs	r1, #82	@ 0x52
 80039ca:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <rand+0x60>)
 80039cc:	4811      	ldr	r0, [pc, #68]	@ (8003a14 <rand+0x64>)
 80039ce:	f000 f9e3 	bl	8003d98 <__assert_func>
 80039d2:	4b11      	ldr	r3, [pc, #68]	@ (8003a18 <rand+0x68>)
 80039d4:	2100      	movs	r1, #0
 80039d6:	6003      	str	r3, [r0, #0]
 80039d8:	4b10      	ldr	r3, [pc, #64]	@ (8003a1c <rand+0x6c>)
 80039da:	6043      	str	r3, [r0, #4]
 80039dc:	4b10      	ldr	r3, [pc, #64]	@ (8003a20 <rand+0x70>)
 80039de:	6083      	str	r3, [r0, #8]
 80039e0:	230b      	movs	r3, #11
 80039e2:	8183      	strh	r3, [r0, #12]
 80039e4:	2001      	movs	r0, #1
 80039e6:	6110      	str	r0, [r2, #16]
 80039e8:	6151      	str	r1, [r2, #20]
 80039ea:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 80039ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003a24 <rand+0x74>)
 80039ee:	6920      	ldr	r0, [r4, #16]
 80039f0:	6961      	ldr	r1, [r4, #20]
 80039f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a28 <rand+0x78>)
 80039f4:	f7fc fd08 	bl	8000408 <__aeabi_lmul>
 80039f8:	2201      	movs	r2, #1
 80039fa:	2300      	movs	r3, #0
 80039fc:	1880      	adds	r0, r0, r2
 80039fe:	4159      	adcs	r1, r3
 8003a00:	6120      	str	r0, [r4, #16]
 8003a02:	6161      	str	r1, [r4, #20]
 8003a04:	0048      	lsls	r0, r1, #1
 8003a06:	0840      	lsrs	r0, r0, #1
 8003a08:	bd10      	pop	{r4, pc}
 8003a0a:	46c0      	nop			@ (mov r8, r8)
 8003a0c:	2000001c 	.word	0x2000001c
 8003a10:	08004dd8 	.word	0x08004dd8
 8003a14:	08004def 	.word	0x08004def
 8003a18:	abcd330e 	.word	0xabcd330e
 8003a1c:	e66d1234 	.word	0xe66d1234
 8003a20:	0005deec 	.word	0x0005deec
 8003a24:	4c957f2d 	.word	0x4c957f2d
 8003a28:	5851f42d 	.word	0x5851f42d

08003a2c <std>:
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	b510      	push	{r4, lr}
 8003a30:	0004      	movs	r4, r0
 8003a32:	6003      	str	r3, [r0, #0]
 8003a34:	6043      	str	r3, [r0, #4]
 8003a36:	6083      	str	r3, [r0, #8]
 8003a38:	8181      	strh	r1, [r0, #12]
 8003a3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a3c:	81c2      	strh	r2, [r0, #14]
 8003a3e:	6103      	str	r3, [r0, #16]
 8003a40:	6143      	str	r3, [r0, #20]
 8003a42:	6183      	str	r3, [r0, #24]
 8003a44:	0019      	movs	r1, r3
 8003a46:	2208      	movs	r2, #8
 8003a48:	305c      	adds	r0, #92	@ 0x5c
 8003a4a:	f000 f921 	bl	8003c90 <memset>
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <std+0x50>)
 8003a50:	6224      	str	r4, [r4, #32]
 8003a52:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a54:	4b0a      	ldr	r3, [pc, #40]	@ (8003a80 <std+0x54>)
 8003a56:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a58:	4b0a      	ldr	r3, [pc, #40]	@ (8003a84 <std+0x58>)
 8003a5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <std+0x5c>)
 8003a5e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a60:	4b0a      	ldr	r3, [pc, #40]	@ (8003a8c <std+0x60>)
 8003a62:	429c      	cmp	r4, r3
 8003a64:	d005      	beq.n	8003a72 <std+0x46>
 8003a66:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <std+0x64>)
 8003a68:	429c      	cmp	r4, r3
 8003a6a:	d002      	beq.n	8003a72 <std+0x46>
 8003a6c:	4b09      	ldr	r3, [pc, #36]	@ (8003a94 <std+0x68>)
 8003a6e:	429c      	cmp	r4, r3
 8003a70:	d103      	bne.n	8003a7a <std+0x4e>
 8003a72:	0020      	movs	r0, r4
 8003a74:	3058      	adds	r0, #88	@ 0x58
 8003a76:	f000 f98b 	bl	8003d90 <__retarget_lock_init_recursive>
 8003a7a:	bd10      	pop	{r4, pc}
 8003a7c:	08003bf9 	.word	0x08003bf9
 8003a80:	08003c21 	.word	0x08003c21
 8003a84:	08003c59 	.word	0x08003c59
 8003a88:	08003c85 	.word	0x08003c85
 8003a8c:	20000478 	.word	0x20000478
 8003a90:	200004e0 	.word	0x200004e0
 8003a94:	20000548 	.word	0x20000548

08003a98 <stdio_exit_handler>:
 8003a98:	b510      	push	{r4, lr}
 8003a9a:	4a03      	ldr	r2, [pc, #12]	@ (8003aa8 <stdio_exit_handler+0x10>)
 8003a9c:	4903      	ldr	r1, [pc, #12]	@ (8003aac <stdio_exit_handler+0x14>)
 8003a9e:	4804      	ldr	r0, [pc, #16]	@ (8003ab0 <stdio_exit_handler+0x18>)
 8003aa0:	f000 f86c 	bl	8003b7c <_fwalk_sglue>
 8003aa4:	bd10      	pop	{r4, pc}
 8003aa6:	46c0      	nop			@ (mov r8, r8)
 8003aa8:	20000010 	.word	0x20000010
 8003aac:	080046a1 	.word	0x080046a1
 8003ab0:	20000020 	.word	0x20000020

08003ab4 <cleanup_stdio>:
 8003ab4:	6841      	ldr	r1, [r0, #4]
 8003ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae4 <cleanup_stdio+0x30>)
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	0004      	movs	r4, r0
 8003abc:	4299      	cmp	r1, r3
 8003abe:	d001      	beq.n	8003ac4 <cleanup_stdio+0x10>
 8003ac0:	f000 fdee 	bl	80046a0 <_fflush_r>
 8003ac4:	68a1      	ldr	r1, [r4, #8]
 8003ac6:	4b08      	ldr	r3, [pc, #32]	@ (8003ae8 <cleanup_stdio+0x34>)
 8003ac8:	4299      	cmp	r1, r3
 8003aca:	d002      	beq.n	8003ad2 <cleanup_stdio+0x1e>
 8003acc:	0020      	movs	r0, r4
 8003ace:	f000 fde7 	bl	80046a0 <_fflush_r>
 8003ad2:	68e1      	ldr	r1, [r4, #12]
 8003ad4:	4b05      	ldr	r3, [pc, #20]	@ (8003aec <cleanup_stdio+0x38>)
 8003ad6:	4299      	cmp	r1, r3
 8003ad8:	d002      	beq.n	8003ae0 <cleanup_stdio+0x2c>
 8003ada:	0020      	movs	r0, r4
 8003adc:	f000 fde0 	bl	80046a0 <_fflush_r>
 8003ae0:	bd10      	pop	{r4, pc}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	20000478 	.word	0x20000478
 8003ae8:	200004e0 	.word	0x200004e0
 8003aec:	20000548 	.word	0x20000548

08003af0 <global_stdio_init.part.0>:
 8003af0:	b510      	push	{r4, lr}
 8003af2:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <global_stdio_init.part.0+0x28>)
 8003af4:	4a09      	ldr	r2, [pc, #36]	@ (8003b1c <global_stdio_init.part.0+0x2c>)
 8003af6:	2104      	movs	r1, #4
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	4809      	ldr	r0, [pc, #36]	@ (8003b20 <global_stdio_init.part.0+0x30>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	f7ff ff95 	bl	8003a2c <std>
 8003b02:	2201      	movs	r2, #1
 8003b04:	2109      	movs	r1, #9
 8003b06:	4807      	ldr	r0, [pc, #28]	@ (8003b24 <global_stdio_init.part.0+0x34>)
 8003b08:	f7ff ff90 	bl	8003a2c <std>
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	2112      	movs	r1, #18
 8003b10:	4805      	ldr	r0, [pc, #20]	@ (8003b28 <global_stdio_init.part.0+0x38>)
 8003b12:	f7ff ff8b 	bl	8003a2c <std>
 8003b16:	bd10      	pop	{r4, pc}
 8003b18:	200005b0 	.word	0x200005b0
 8003b1c:	08003a99 	.word	0x08003a99
 8003b20:	20000478 	.word	0x20000478
 8003b24:	200004e0 	.word	0x200004e0
 8003b28:	20000548 	.word	0x20000548

08003b2c <__sfp_lock_acquire>:
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4802      	ldr	r0, [pc, #8]	@ (8003b38 <__sfp_lock_acquire+0xc>)
 8003b30:	f000 f92f 	bl	8003d92 <__retarget_lock_acquire_recursive>
 8003b34:	bd10      	pop	{r4, pc}
 8003b36:	46c0      	nop			@ (mov r8, r8)
 8003b38:	200005b9 	.word	0x200005b9

08003b3c <__sfp_lock_release>:
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	4802      	ldr	r0, [pc, #8]	@ (8003b48 <__sfp_lock_release+0xc>)
 8003b40:	f000 f928 	bl	8003d94 <__retarget_lock_release_recursive>
 8003b44:	bd10      	pop	{r4, pc}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	200005b9 	.word	0x200005b9

08003b4c <__sinit>:
 8003b4c:	b510      	push	{r4, lr}
 8003b4e:	0004      	movs	r4, r0
 8003b50:	f7ff ffec 	bl	8003b2c <__sfp_lock_acquire>
 8003b54:	6a23      	ldr	r3, [r4, #32]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <__sinit+0x14>
 8003b5a:	f7ff ffef 	bl	8003b3c <__sfp_lock_release>
 8003b5e:	bd10      	pop	{r4, pc}
 8003b60:	4b04      	ldr	r3, [pc, #16]	@ (8003b74 <__sinit+0x28>)
 8003b62:	6223      	str	r3, [r4, #32]
 8003b64:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <__sinit+0x2c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1f6      	bne.n	8003b5a <__sinit+0xe>
 8003b6c:	f7ff ffc0 	bl	8003af0 <global_stdio_init.part.0>
 8003b70:	e7f3      	b.n	8003b5a <__sinit+0xe>
 8003b72:	46c0      	nop			@ (mov r8, r8)
 8003b74:	08003ab5 	.word	0x08003ab5
 8003b78:	200005b0 	.word	0x200005b0

08003b7c <_fwalk_sglue>:
 8003b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b7e:	0014      	movs	r4, r2
 8003b80:	2600      	movs	r6, #0
 8003b82:	9000      	str	r0, [sp, #0]
 8003b84:	9101      	str	r1, [sp, #4]
 8003b86:	68a5      	ldr	r5, [r4, #8]
 8003b88:	6867      	ldr	r7, [r4, #4]
 8003b8a:	3f01      	subs	r7, #1
 8003b8c:	d504      	bpl.n	8003b98 <_fwalk_sglue+0x1c>
 8003b8e:	6824      	ldr	r4, [r4, #0]
 8003b90:	2c00      	cmp	r4, #0
 8003b92:	d1f8      	bne.n	8003b86 <_fwalk_sglue+0xa>
 8003b94:	0030      	movs	r0, r6
 8003b96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b98:	89ab      	ldrh	r3, [r5, #12]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d908      	bls.n	8003bb0 <_fwalk_sglue+0x34>
 8003b9e:	220e      	movs	r2, #14
 8003ba0:	5eab      	ldrsh	r3, [r5, r2]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	d004      	beq.n	8003bb0 <_fwalk_sglue+0x34>
 8003ba6:	0029      	movs	r1, r5
 8003ba8:	9800      	ldr	r0, [sp, #0]
 8003baa:	9b01      	ldr	r3, [sp, #4]
 8003bac:	4798      	blx	r3
 8003bae:	4306      	orrs	r6, r0
 8003bb0:	3568      	adds	r5, #104	@ 0x68
 8003bb2:	e7ea      	b.n	8003b8a <_fwalk_sglue+0xe>

08003bb4 <siprintf>:
 8003bb4:	b40e      	push	{r1, r2, r3}
 8003bb6:	b510      	push	{r4, lr}
 8003bb8:	2400      	movs	r4, #0
 8003bba:	490c      	ldr	r1, [pc, #48]	@ (8003bec <siprintf+0x38>)
 8003bbc:	b09d      	sub	sp, #116	@ 0x74
 8003bbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003bc0:	9002      	str	r0, [sp, #8]
 8003bc2:	9006      	str	r0, [sp, #24]
 8003bc4:	9107      	str	r1, [sp, #28]
 8003bc6:	9104      	str	r1, [sp, #16]
 8003bc8:	4809      	ldr	r0, [pc, #36]	@ (8003bf0 <siprintf+0x3c>)
 8003bca:	490a      	ldr	r1, [pc, #40]	@ (8003bf4 <siprintf+0x40>)
 8003bcc:	cb04      	ldmia	r3!, {r2}
 8003bce:	9105      	str	r1, [sp, #20]
 8003bd0:	6800      	ldr	r0, [r0, #0]
 8003bd2:	a902      	add	r1, sp, #8
 8003bd4:	9301      	str	r3, [sp, #4]
 8003bd6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003bd8:	f000 fa62 	bl	80040a0 <_svfiprintf_r>
 8003bdc:	9b02      	ldr	r3, [sp, #8]
 8003bde:	701c      	strb	r4, [r3, #0]
 8003be0:	b01d      	add	sp, #116	@ 0x74
 8003be2:	bc10      	pop	{r4}
 8003be4:	bc08      	pop	{r3}
 8003be6:	b003      	add	sp, #12
 8003be8:	4718      	bx	r3
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	7fffffff 	.word	0x7fffffff
 8003bf0:	2000001c 	.word	0x2000001c
 8003bf4:	ffff0208 	.word	0xffff0208

08003bf8 <__sread>:
 8003bf8:	b570      	push	{r4, r5, r6, lr}
 8003bfa:	000c      	movs	r4, r1
 8003bfc:	250e      	movs	r5, #14
 8003bfe:	5f49      	ldrsh	r1, [r1, r5]
 8003c00:	f000 f874 	bl	8003cec <_read_r>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	db03      	blt.n	8003c10 <__sread+0x18>
 8003c08:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003c0a:	181b      	adds	r3, r3, r0
 8003c0c:	6563      	str	r3, [r4, #84]	@ 0x54
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
 8003c10:	89a3      	ldrh	r3, [r4, #12]
 8003c12:	4a02      	ldr	r2, [pc, #8]	@ (8003c1c <__sread+0x24>)
 8003c14:	4013      	ands	r3, r2
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	e7f9      	b.n	8003c0e <__sread+0x16>
 8003c1a:	46c0      	nop			@ (mov r8, r8)
 8003c1c:	ffffefff 	.word	0xffffefff

08003c20 <__swrite>:
 8003c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c22:	001f      	movs	r7, r3
 8003c24:	898b      	ldrh	r3, [r1, #12]
 8003c26:	0005      	movs	r5, r0
 8003c28:	000c      	movs	r4, r1
 8003c2a:	0016      	movs	r6, r2
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	d505      	bpl.n	8003c3c <__swrite+0x1c>
 8003c30:	230e      	movs	r3, #14
 8003c32:	5ec9      	ldrsh	r1, [r1, r3]
 8003c34:	2200      	movs	r2, #0
 8003c36:	2302      	movs	r3, #2
 8003c38:	f000 f844 	bl	8003cc4 <_lseek_r>
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	4a05      	ldr	r2, [pc, #20]	@ (8003c54 <__swrite+0x34>)
 8003c40:	0028      	movs	r0, r5
 8003c42:	4013      	ands	r3, r2
 8003c44:	81a3      	strh	r3, [r4, #12]
 8003c46:	0032      	movs	r2, r6
 8003c48:	230e      	movs	r3, #14
 8003c4a:	5ee1      	ldrsh	r1, [r4, r3]
 8003c4c:	003b      	movs	r3, r7
 8003c4e:	f000 f861 	bl	8003d14 <_write_r>
 8003c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c54:	ffffefff 	.word	0xffffefff

08003c58 <__sseek>:
 8003c58:	b570      	push	{r4, r5, r6, lr}
 8003c5a:	000c      	movs	r4, r1
 8003c5c:	250e      	movs	r5, #14
 8003c5e:	5f49      	ldrsh	r1, [r1, r5]
 8003c60:	f000 f830 	bl	8003cc4 <_lseek_r>
 8003c64:	89a3      	ldrh	r3, [r4, #12]
 8003c66:	1c42      	adds	r2, r0, #1
 8003c68:	d103      	bne.n	8003c72 <__sseek+0x1a>
 8003c6a:	4a05      	ldr	r2, [pc, #20]	@ (8003c80 <__sseek+0x28>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	81a3      	strh	r3, [r4, #12]
 8003c70:	bd70      	pop	{r4, r5, r6, pc}
 8003c72:	2280      	movs	r2, #128	@ 0x80
 8003c74:	0152      	lsls	r2, r2, #5
 8003c76:	4313      	orrs	r3, r2
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c7c:	e7f8      	b.n	8003c70 <__sseek+0x18>
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	ffffefff 	.word	0xffffefff

08003c84 <__sclose>:
 8003c84:	b510      	push	{r4, lr}
 8003c86:	230e      	movs	r3, #14
 8003c88:	5ec9      	ldrsh	r1, [r1, r3]
 8003c8a:	f000 f809 	bl	8003ca0 <_close_r>
 8003c8e:	bd10      	pop	{r4, pc}

08003c90 <memset>:
 8003c90:	0003      	movs	r3, r0
 8003c92:	1882      	adds	r2, r0, r2
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d100      	bne.n	8003c9a <memset+0xa>
 8003c98:	4770      	bx	lr
 8003c9a:	7019      	strb	r1, [r3, #0]
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	e7f9      	b.n	8003c94 <memset+0x4>

08003ca0 <_close_r>:
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	b570      	push	{r4, r5, r6, lr}
 8003ca4:	4d06      	ldr	r5, [pc, #24]	@ (8003cc0 <_close_r+0x20>)
 8003ca6:	0004      	movs	r4, r0
 8003ca8:	0008      	movs	r0, r1
 8003caa:	602b      	str	r3, [r5, #0]
 8003cac:	f7fd fb64 	bl	8001378 <_close>
 8003cb0:	1c43      	adds	r3, r0, #1
 8003cb2:	d103      	bne.n	8003cbc <_close_r+0x1c>
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d000      	beq.n	8003cbc <_close_r+0x1c>
 8003cba:	6023      	str	r3, [r4, #0]
 8003cbc:	bd70      	pop	{r4, r5, r6, pc}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	200005b4 	.word	0x200005b4

08003cc4 <_lseek_r>:
 8003cc4:	b570      	push	{r4, r5, r6, lr}
 8003cc6:	0004      	movs	r4, r0
 8003cc8:	0008      	movs	r0, r1
 8003cca:	0011      	movs	r1, r2
 8003ccc:	001a      	movs	r2, r3
 8003cce:	2300      	movs	r3, #0
 8003cd0:	4d05      	ldr	r5, [pc, #20]	@ (8003ce8 <_lseek_r+0x24>)
 8003cd2:	602b      	str	r3, [r5, #0]
 8003cd4:	f7fd fb71 	bl	80013ba <_lseek>
 8003cd8:	1c43      	adds	r3, r0, #1
 8003cda:	d103      	bne.n	8003ce4 <_lseek_r+0x20>
 8003cdc:	682b      	ldr	r3, [r5, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d000      	beq.n	8003ce4 <_lseek_r+0x20>
 8003ce2:	6023      	str	r3, [r4, #0]
 8003ce4:	bd70      	pop	{r4, r5, r6, pc}
 8003ce6:	46c0      	nop			@ (mov r8, r8)
 8003ce8:	200005b4 	.word	0x200005b4

08003cec <_read_r>:
 8003cec:	b570      	push	{r4, r5, r6, lr}
 8003cee:	0004      	movs	r4, r0
 8003cf0:	0008      	movs	r0, r1
 8003cf2:	0011      	movs	r1, r2
 8003cf4:	001a      	movs	r2, r3
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	4d05      	ldr	r5, [pc, #20]	@ (8003d10 <_read_r+0x24>)
 8003cfa:	602b      	str	r3, [r5, #0]
 8003cfc:	f7fd fb03 	bl	8001306 <_read>
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	d103      	bne.n	8003d0c <_read_r+0x20>
 8003d04:	682b      	ldr	r3, [r5, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d000      	beq.n	8003d0c <_read_r+0x20>
 8003d0a:	6023      	str	r3, [r4, #0]
 8003d0c:	bd70      	pop	{r4, r5, r6, pc}
 8003d0e:	46c0      	nop			@ (mov r8, r8)
 8003d10:	200005b4 	.word	0x200005b4

08003d14 <_write_r>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	0004      	movs	r4, r0
 8003d18:	0008      	movs	r0, r1
 8003d1a:	0011      	movs	r1, r2
 8003d1c:	001a      	movs	r2, r3
 8003d1e:	2300      	movs	r3, #0
 8003d20:	4d05      	ldr	r5, [pc, #20]	@ (8003d38 <_write_r+0x24>)
 8003d22:	602b      	str	r3, [r5, #0]
 8003d24:	f7fd fb0c 	bl	8001340 <_write>
 8003d28:	1c43      	adds	r3, r0, #1
 8003d2a:	d103      	bne.n	8003d34 <_write_r+0x20>
 8003d2c:	682b      	ldr	r3, [r5, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d000      	beq.n	8003d34 <_write_r+0x20>
 8003d32:	6023      	str	r3, [r4, #0]
 8003d34:	bd70      	pop	{r4, r5, r6, pc}
 8003d36:	46c0      	nop			@ (mov r8, r8)
 8003d38:	200005b4 	.word	0x200005b4

08003d3c <__errno>:
 8003d3c:	4b01      	ldr	r3, [pc, #4]	@ (8003d44 <__errno+0x8>)
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	4770      	bx	lr
 8003d42:	46c0      	nop			@ (mov r8, r8)
 8003d44:	2000001c 	.word	0x2000001c

08003d48 <__libc_init_array>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	2600      	movs	r6, #0
 8003d4c:	4c0c      	ldr	r4, [pc, #48]	@ (8003d80 <__libc_init_array+0x38>)
 8003d4e:	4d0d      	ldr	r5, [pc, #52]	@ (8003d84 <__libc_init_array+0x3c>)
 8003d50:	1b64      	subs	r4, r4, r5
 8003d52:	10a4      	asrs	r4, r4, #2
 8003d54:	42a6      	cmp	r6, r4
 8003d56:	d109      	bne.n	8003d6c <__libc_init_array+0x24>
 8003d58:	2600      	movs	r6, #0
 8003d5a:	f001 f811 	bl	8004d80 <_init>
 8003d5e:	4c0a      	ldr	r4, [pc, #40]	@ (8003d88 <__libc_init_array+0x40>)
 8003d60:	4d0a      	ldr	r5, [pc, #40]	@ (8003d8c <__libc_init_array+0x44>)
 8003d62:	1b64      	subs	r4, r4, r5
 8003d64:	10a4      	asrs	r4, r4, #2
 8003d66:	42a6      	cmp	r6, r4
 8003d68:	d105      	bne.n	8003d76 <__libc_init_array+0x2e>
 8003d6a:	bd70      	pop	{r4, r5, r6, pc}
 8003d6c:	00b3      	lsls	r3, r6, #2
 8003d6e:	58eb      	ldr	r3, [r5, r3]
 8003d70:	4798      	blx	r3
 8003d72:	3601      	adds	r6, #1
 8003d74:	e7ee      	b.n	8003d54 <__libc_init_array+0xc>
 8003d76:	00b3      	lsls	r3, r6, #2
 8003d78:	58eb      	ldr	r3, [r5, r3]
 8003d7a:	4798      	blx	r3
 8003d7c:	3601      	adds	r6, #1
 8003d7e:	e7f2      	b.n	8003d66 <__libc_init_array+0x1e>
 8003d80:	08004eb8 	.word	0x08004eb8
 8003d84:	08004eb8 	.word	0x08004eb8
 8003d88:	08004ebc 	.word	0x08004ebc
 8003d8c:	08004eb8 	.word	0x08004eb8

08003d90 <__retarget_lock_init_recursive>:
 8003d90:	4770      	bx	lr

08003d92 <__retarget_lock_acquire_recursive>:
 8003d92:	4770      	bx	lr

08003d94 <__retarget_lock_release_recursive>:
 8003d94:	4770      	bx	lr
	...

08003d98 <__assert_func>:
 8003d98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d9a:	0014      	movs	r4, r2
 8003d9c:	001a      	movs	r2, r3
 8003d9e:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <__assert_func+0x2c>)
 8003da0:	0005      	movs	r5, r0
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	000e      	movs	r6, r1
 8003da6:	68d8      	ldr	r0, [r3, #12]
 8003da8:	4b07      	ldr	r3, [pc, #28]	@ (8003dc8 <__assert_func+0x30>)
 8003daa:	2c00      	cmp	r4, #0
 8003dac:	d101      	bne.n	8003db2 <__assert_func+0x1a>
 8003dae:	4b07      	ldr	r3, [pc, #28]	@ (8003dcc <__assert_func+0x34>)
 8003db0:	001c      	movs	r4, r3
 8003db2:	4907      	ldr	r1, [pc, #28]	@ (8003dd0 <__assert_func+0x38>)
 8003db4:	9301      	str	r3, [sp, #4]
 8003db6:	9402      	str	r4, [sp, #8]
 8003db8:	002b      	movs	r3, r5
 8003dba:	9600      	str	r6, [sp, #0]
 8003dbc:	f000 fc9c 	bl	80046f8 <fiprintf>
 8003dc0:	f000 fce2 	bl	8004788 <abort>
 8003dc4:	2000001c 	.word	0x2000001c
 8003dc8:	08004e47 	.word	0x08004e47
 8003dcc:	08004e82 	.word	0x08004e82
 8003dd0:	08004e54 	.word	0x08004e54

08003dd4 <_free_r>:
 8003dd4:	b570      	push	{r4, r5, r6, lr}
 8003dd6:	0005      	movs	r5, r0
 8003dd8:	1e0c      	subs	r4, r1, #0
 8003dda:	d010      	beq.n	8003dfe <_free_r+0x2a>
 8003ddc:	3c04      	subs	r4, #4
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	da00      	bge.n	8003de6 <_free_r+0x12>
 8003de4:	18e4      	adds	r4, r4, r3
 8003de6:	0028      	movs	r0, r5
 8003de8:	f000 f8ea 	bl	8003fc0 <__malloc_lock>
 8003dec:	4a1d      	ldr	r2, [pc, #116]	@ (8003e64 <_free_r+0x90>)
 8003dee:	6813      	ldr	r3, [r2, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d105      	bne.n	8003e00 <_free_r+0x2c>
 8003df4:	6063      	str	r3, [r4, #4]
 8003df6:	6014      	str	r4, [r2, #0]
 8003df8:	0028      	movs	r0, r5
 8003dfa:	f000 f8e9 	bl	8003fd0 <__malloc_unlock>
 8003dfe:	bd70      	pop	{r4, r5, r6, pc}
 8003e00:	42a3      	cmp	r3, r4
 8003e02:	d908      	bls.n	8003e16 <_free_r+0x42>
 8003e04:	6820      	ldr	r0, [r4, #0]
 8003e06:	1821      	adds	r1, r4, r0
 8003e08:	428b      	cmp	r3, r1
 8003e0a:	d1f3      	bne.n	8003df4 <_free_r+0x20>
 8003e0c:	6819      	ldr	r1, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	1809      	adds	r1, r1, r0
 8003e12:	6021      	str	r1, [r4, #0]
 8003e14:	e7ee      	b.n	8003df4 <_free_r+0x20>
 8003e16:	001a      	movs	r2, r3
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <_free_r+0x4e>
 8003e1e:	42a3      	cmp	r3, r4
 8003e20:	d9f9      	bls.n	8003e16 <_free_r+0x42>
 8003e22:	6811      	ldr	r1, [r2, #0]
 8003e24:	1850      	adds	r0, r2, r1
 8003e26:	42a0      	cmp	r0, r4
 8003e28:	d10b      	bne.n	8003e42 <_free_r+0x6e>
 8003e2a:	6820      	ldr	r0, [r4, #0]
 8003e2c:	1809      	adds	r1, r1, r0
 8003e2e:	1850      	adds	r0, r2, r1
 8003e30:	6011      	str	r1, [r2, #0]
 8003e32:	4283      	cmp	r3, r0
 8003e34:	d1e0      	bne.n	8003df8 <_free_r+0x24>
 8003e36:	6818      	ldr	r0, [r3, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	1841      	adds	r1, r0, r1
 8003e3c:	6011      	str	r1, [r2, #0]
 8003e3e:	6053      	str	r3, [r2, #4]
 8003e40:	e7da      	b.n	8003df8 <_free_r+0x24>
 8003e42:	42a0      	cmp	r0, r4
 8003e44:	d902      	bls.n	8003e4c <_free_r+0x78>
 8003e46:	230c      	movs	r3, #12
 8003e48:	602b      	str	r3, [r5, #0]
 8003e4a:	e7d5      	b.n	8003df8 <_free_r+0x24>
 8003e4c:	6820      	ldr	r0, [r4, #0]
 8003e4e:	1821      	adds	r1, r4, r0
 8003e50:	428b      	cmp	r3, r1
 8003e52:	d103      	bne.n	8003e5c <_free_r+0x88>
 8003e54:	6819      	ldr	r1, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	1809      	adds	r1, r1, r0
 8003e5a:	6021      	str	r1, [r4, #0]
 8003e5c:	6063      	str	r3, [r4, #4]
 8003e5e:	6054      	str	r4, [r2, #4]
 8003e60:	e7ca      	b.n	8003df8 <_free_r+0x24>
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	200005c0 	.word	0x200005c0

08003e68 <malloc>:
 8003e68:	b510      	push	{r4, lr}
 8003e6a:	4b03      	ldr	r3, [pc, #12]	@ (8003e78 <malloc+0x10>)
 8003e6c:	0001      	movs	r1, r0
 8003e6e:	6818      	ldr	r0, [r3, #0]
 8003e70:	f000 f826 	bl	8003ec0 <_malloc_r>
 8003e74:	bd10      	pop	{r4, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	2000001c 	.word	0x2000001c

08003e7c <sbrk_aligned>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	4e0f      	ldr	r6, [pc, #60]	@ (8003ebc <sbrk_aligned+0x40>)
 8003e80:	000d      	movs	r5, r1
 8003e82:	6831      	ldr	r1, [r6, #0]
 8003e84:	0004      	movs	r4, r0
 8003e86:	2900      	cmp	r1, #0
 8003e88:	d102      	bne.n	8003e90 <sbrk_aligned+0x14>
 8003e8a:	f000 fc57 	bl	800473c <_sbrk_r>
 8003e8e:	6030      	str	r0, [r6, #0]
 8003e90:	0029      	movs	r1, r5
 8003e92:	0020      	movs	r0, r4
 8003e94:	f000 fc52 	bl	800473c <_sbrk_r>
 8003e98:	1c43      	adds	r3, r0, #1
 8003e9a:	d103      	bne.n	8003ea4 <sbrk_aligned+0x28>
 8003e9c:	2501      	movs	r5, #1
 8003e9e:	426d      	negs	r5, r5
 8003ea0:	0028      	movs	r0, r5
 8003ea2:	bd70      	pop	{r4, r5, r6, pc}
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	1cc5      	adds	r5, r0, #3
 8003ea8:	439d      	bics	r5, r3
 8003eaa:	42a8      	cmp	r0, r5
 8003eac:	d0f8      	beq.n	8003ea0 <sbrk_aligned+0x24>
 8003eae:	1a29      	subs	r1, r5, r0
 8003eb0:	0020      	movs	r0, r4
 8003eb2:	f000 fc43 	bl	800473c <_sbrk_r>
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	d1f2      	bne.n	8003ea0 <sbrk_aligned+0x24>
 8003eba:	e7ef      	b.n	8003e9c <sbrk_aligned+0x20>
 8003ebc:	200005bc 	.word	0x200005bc

08003ec0 <_malloc_r>:
 8003ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	1ccb      	adds	r3, r1, #3
 8003ec6:	4393      	bics	r3, r2
 8003ec8:	3308      	adds	r3, #8
 8003eca:	0005      	movs	r5, r0
 8003ecc:	001f      	movs	r7, r3
 8003ece:	2b0c      	cmp	r3, #12
 8003ed0:	d234      	bcs.n	8003f3c <_malloc_r+0x7c>
 8003ed2:	270c      	movs	r7, #12
 8003ed4:	42b9      	cmp	r1, r7
 8003ed6:	d833      	bhi.n	8003f40 <_malloc_r+0x80>
 8003ed8:	0028      	movs	r0, r5
 8003eda:	f000 f871 	bl	8003fc0 <__malloc_lock>
 8003ede:	4e37      	ldr	r6, [pc, #220]	@ (8003fbc <_malloc_r+0xfc>)
 8003ee0:	6833      	ldr	r3, [r6, #0]
 8003ee2:	001c      	movs	r4, r3
 8003ee4:	2c00      	cmp	r4, #0
 8003ee6:	d12f      	bne.n	8003f48 <_malloc_r+0x88>
 8003ee8:	0039      	movs	r1, r7
 8003eea:	0028      	movs	r0, r5
 8003eec:	f7ff ffc6 	bl	8003e7c <sbrk_aligned>
 8003ef0:	0004      	movs	r4, r0
 8003ef2:	1c43      	adds	r3, r0, #1
 8003ef4:	d15f      	bne.n	8003fb6 <_malloc_r+0xf6>
 8003ef6:	6834      	ldr	r4, [r6, #0]
 8003ef8:	9400      	str	r4, [sp, #0]
 8003efa:	9b00      	ldr	r3, [sp, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d14a      	bne.n	8003f96 <_malloc_r+0xd6>
 8003f00:	2c00      	cmp	r4, #0
 8003f02:	d052      	beq.n	8003faa <_malloc_r+0xea>
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	0028      	movs	r0, r5
 8003f08:	18e3      	adds	r3, r4, r3
 8003f0a:	9900      	ldr	r1, [sp, #0]
 8003f0c:	9301      	str	r3, [sp, #4]
 8003f0e:	f000 fc15 	bl	800473c <_sbrk_r>
 8003f12:	9b01      	ldr	r3, [sp, #4]
 8003f14:	4283      	cmp	r3, r0
 8003f16:	d148      	bne.n	8003faa <_malloc_r+0xea>
 8003f18:	6823      	ldr	r3, [r4, #0]
 8003f1a:	0028      	movs	r0, r5
 8003f1c:	1aff      	subs	r7, r7, r3
 8003f1e:	0039      	movs	r1, r7
 8003f20:	f7ff ffac 	bl	8003e7c <sbrk_aligned>
 8003f24:	3001      	adds	r0, #1
 8003f26:	d040      	beq.n	8003faa <_malloc_r+0xea>
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	19db      	adds	r3, r3, r7
 8003f2c:	6023      	str	r3, [r4, #0]
 8003f2e:	6833      	ldr	r3, [r6, #0]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	2a00      	cmp	r2, #0
 8003f34:	d133      	bne.n	8003f9e <_malloc_r+0xde>
 8003f36:	9b00      	ldr	r3, [sp, #0]
 8003f38:	6033      	str	r3, [r6, #0]
 8003f3a:	e019      	b.n	8003f70 <_malloc_r+0xb0>
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	dac9      	bge.n	8003ed4 <_malloc_r+0x14>
 8003f40:	230c      	movs	r3, #12
 8003f42:	602b      	str	r3, [r5, #0]
 8003f44:	2000      	movs	r0, #0
 8003f46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f48:	6821      	ldr	r1, [r4, #0]
 8003f4a:	1bc9      	subs	r1, r1, r7
 8003f4c:	d420      	bmi.n	8003f90 <_malloc_r+0xd0>
 8003f4e:	290b      	cmp	r1, #11
 8003f50:	d90a      	bls.n	8003f68 <_malloc_r+0xa8>
 8003f52:	19e2      	adds	r2, r4, r7
 8003f54:	6027      	str	r7, [r4, #0]
 8003f56:	42a3      	cmp	r3, r4
 8003f58:	d104      	bne.n	8003f64 <_malloc_r+0xa4>
 8003f5a:	6032      	str	r2, [r6, #0]
 8003f5c:	6863      	ldr	r3, [r4, #4]
 8003f5e:	6011      	str	r1, [r2, #0]
 8003f60:	6053      	str	r3, [r2, #4]
 8003f62:	e005      	b.n	8003f70 <_malloc_r+0xb0>
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	e7f9      	b.n	8003f5c <_malloc_r+0x9c>
 8003f68:	6862      	ldr	r2, [r4, #4]
 8003f6a:	42a3      	cmp	r3, r4
 8003f6c:	d10e      	bne.n	8003f8c <_malloc_r+0xcc>
 8003f6e:	6032      	str	r2, [r6, #0]
 8003f70:	0028      	movs	r0, r5
 8003f72:	f000 f82d 	bl	8003fd0 <__malloc_unlock>
 8003f76:	0020      	movs	r0, r4
 8003f78:	2207      	movs	r2, #7
 8003f7a:	300b      	adds	r0, #11
 8003f7c:	1d23      	adds	r3, r4, #4
 8003f7e:	4390      	bics	r0, r2
 8003f80:	1ac2      	subs	r2, r0, r3
 8003f82:	4298      	cmp	r0, r3
 8003f84:	d0df      	beq.n	8003f46 <_malloc_r+0x86>
 8003f86:	1a1b      	subs	r3, r3, r0
 8003f88:	50a3      	str	r3, [r4, r2]
 8003f8a:	e7dc      	b.n	8003f46 <_malloc_r+0x86>
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	e7ef      	b.n	8003f70 <_malloc_r+0xb0>
 8003f90:	0023      	movs	r3, r4
 8003f92:	6864      	ldr	r4, [r4, #4]
 8003f94:	e7a6      	b.n	8003ee4 <_malloc_r+0x24>
 8003f96:	9c00      	ldr	r4, [sp, #0]
 8003f98:	6863      	ldr	r3, [r4, #4]
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	e7ad      	b.n	8003efa <_malloc_r+0x3a>
 8003f9e:	001a      	movs	r2, r3
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	42a3      	cmp	r3, r4
 8003fa4:	d1fb      	bne.n	8003f9e <_malloc_r+0xde>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	e7da      	b.n	8003f60 <_malloc_r+0xa0>
 8003faa:	230c      	movs	r3, #12
 8003fac:	0028      	movs	r0, r5
 8003fae:	602b      	str	r3, [r5, #0]
 8003fb0:	f000 f80e 	bl	8003fd0 <__malloc_unlock>
 8003fb4:	e7c6      	b.n	8003f44 <_malloc_r+0x84>
 8003fb6:	6007      	str	r7, [r0, #0]
 8003fb8:	e7da      	b.n	8003f70 <_malloc_r+0xb0>
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	200005c0 	.word	0x200005c0

08003fc0 <__malloc_lock>:
 8003fc0:	b510      	push	{r4, lr}
 8003fc2:	4802      	ldr	r0, [pc, #8]	@ (8003fcc <__malloc_lock+0xc>)
 8003fc4:	f7ff fee5 	bl	8003d92 <__retarget_lock_acquire_recursive>
 8003fc8:	bd10      	pop	{r4, pc}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	200005b8 	.word	0x200005b8

08003fd0 <__malloc_unlock>:
 8003fd0:	b510      	push	{r4, lr}
 8003fd2:	4802      	ldr	r0, [pc, #8]	@ (8003fdc <__malloc_unlock+0xc>)
 8003fd4:	f7ff fede 	bl	8003d94 <__retarget_lock_release_recursive>
 8003fd8:	bd10      	pop	{r4, pc}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	200005b8 	.word	0x200005b8

08003fe0 <__ssputs_r>:
 8003fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fe2:	688e      	ldr	r6, [r1, #8]
 8003fe4:	b085      	sub	sp, #20
 8003fe6:	001f      	movs	r7, r3
 8003fe8:	000c      	movs	r4, r1
 8003fea:	680b      	ldr	r3, [r1, #0]
 8003fec:	9002      	str	r0, [sp, #8]
 8003fee:	9203      	str	r2, [sp, #12]
 8003ff0:	42be      	cmp	r6, r7
 8003ff2:	d830      	bhi.n	8004056 <__ssputs_r+0x76>
 8003ff4:	210c      	movs	r1, #12
 8003ff6:	5e62      	ldrsh	r2, [r4, r1]
 8003ff8:	2190      	movs	r1, #144	@ 0x90
 8003ffa:	00c9      	lsls	r1, r1, #3
 8003ffc:	420a      	tst	r2, r1
 8003ffe:	d028      	beq.n	8004052 <__ssputs_r+0x72>
 8004000:	2003      	movs	r0, #3
 8004002:	6921      	ldr	r1, [r4, #16]
 8004004:	1a5b      	subs	r3, r3, r1
 8004006:	9301      	str	r3, [sp, #4]
 8004008:	6963      	ldr	r3, [r4, #20]
 800400a:	4343      	muls	r3, r0
 800400c:	9801      	ldr	r0, [sp, #4]
 800400e:	0fdd      	lsrs	r5, r3, #31
 8004010:	18ed      	adds	r5, r5, r3
 8004012:	1c7b      	adds	r3, r7, #1
 8004014:	181b      	adds	r3, r3, r0
 8004016:	106d      	asrs	r5, r5, #1
 8004018:	42ab      	cmp	r3, r5
 800401a:	d900      	bls.n	800401e <__ssputs_r+0x3e>
 800401c:	001d      	movs	r5, r3
 800401e:	0552      	lsls	r2, r2, #21
 8004020:	d528      	bpl.n	8004074 <__ssputs_r+0x94>
 8004022:	0029      	movs	r1, r5
 8004024:	9802      	ldr	r0, [sp, #8]
 8004026:	f7ff ff4b 	bl	8003ec0 <_malloc_r>
 800402a:	1e06      	subs	r6, r0, #0
 800402c:	d02c      	beq.n	8004088 <__ssputs_r+0xa8>
 800402e:	9a01      	ldr	r2, [sp, #4]
 8004030:	6921      	ldr	r1, [r4, #16]
 8004032:	f000 fba0 	bl	8004776 <memcpy>
 8004036:	89a2      	ldrh	r2, [r4, #12]
 8004038:	4b18      	ldr	r3, [pc, #96]	@ (800409c <__ssputs_r+0xbc>)
 800403a:	401a      	ands	r2, r3
 800403c:	2380      	movs	r3, #128	@ 0x80
 800403e:	4313      	orrs	r3, r2
 8004040:	81a3      	strh	r3, [r4, #12]
 8004042:	9b01      	ldr	r3, [sp, #4]
 8004044:	6126      	str	r6, [r4, #16]
 8004046:	18f6      	adds	r6, r6, r3
 8004048:	6026      	str	r6, [r4, #0]
 800404a:	003e      	movs	r6, r7
 800404c:	6165      	str	r5, [r4, #20]
 800404e:	1aed      	subs	r5, r5, r3
 8004050:	60a5      	str	r5, [r4, #8]
 8004052:	42be      	cmp	r6, r7
 8004054:	d900      	bls.n	8004058 <__ssputs_r+0x78>
 8004056:	003e      	movs	r6, r7
 8004058:	0032      	movs	r2, r6
 800405a:	9903      	ldr	r1, [sp, #12]
 800405c:	6820      	ldr	r0, [r4, #0]
 800405e:	f000 fb5b 	bl	8004718 <memmove>
 8004062:	2000      	movs	r0, #0
 8004064:	68a3      	ldr	r3, [r4, #8]
 8004066:	1b9b      	subs	r3, r3, r6
 8004068:	60a3      	str	r3, [r4, #8]
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	199b      	adds	r3, r3, r6
 800406e:	6023      	str	r3, [r4, #0]
 8004070:	b005      	add	sp, #20
 8004072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004074:	002a      	movs	r2, r5
 8004076:	9802      	ldr	r0, [sp, #8]
 8004078:	f000 fb8d 	bl	8004796 <_realloc_r>
 800407c:	1e06      	subs	r6, r0, #0
 800407e:	d1e0      	bne.n	8004042 <__ssputs_r+0x62>
 8004080:	6921      	ldr	r1, [r4, #16]
 8004082:	9802      	ldr	r0, [sp, #8]
 8004084:	f7ff fea6 	bl	8003dd4 <_free_r>
 8004088:	230c      	movs	r3, #12
 800408a:	2001      	movs	r0, #1
 800408c:	9a02      	ldr	r2, [sp, #8]
 800408e:	4240      	negs	r0, r0
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	89a2      	ldrh	r2, [r4, #12]
 8004094:	3334      	adds	r3, #52	@ 0x34
 8004096:	4313      	orrs	r3, r2
 8004098:	81a3      	strh	r3, [r4, #12]
 800409a:	e7e9      	b.n	8004070 <__ssputs_r+0x90>
 800409c:	fffffb7f 	.word	0xfffffb7f

080040a0 <_svfiprintf_r>:
 80040a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040a2:	b0a1      	sub	sp, #132	@ 0x84
 80040a4:	9003      	str	r0, [sp, #12]
 80040a6:	001d      	movs	r5, r3
 80040a8:	898b      	ldrh	r3, [r1, #12]
 80040aa:	000f      	movs	r7, r1
 80040ac:	0016      	movs	r6, r2
 80040ae:	061b      	lsls	r3, r3, #24
 80040b0:	d511      	bpl.n	80040d6 <_svfiprintf_r+0x36>
 80040b2:	690b      	ldr	r3, [r1, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10e      	bne.n	80040d6 <_svfiprintf_r+0x36>
 80040b8:	2140      	movs	r1, #64	@ 0x40
 80040ba:	f7ff ff01 	bl	8003ec0 <_malloc_r>
 80040be:	6038      	str	r0, [r7, #0]
 80040c0:	6138      	str	r0, [r7, #16]
 80040c2:	2800      	cmp	r0, #0
 80040c4:	d105      	bne.n	80040d2 <_svfiprintf_r+0x32>
 80040c6:	230c      	movs	r3, #12
 80040c8:	9a03      	ldr	r2, [sp, #12]
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	2001      	movs	r0, #1
 80040ce:	4240      	negs	r0, r0
 80040d0:	e0cf      	b.n	8004272 <_svfiprintf_r+0x1d2>
 80040d2:	2340      	movs	r3, #64	@ 0x40
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	2300      	movs	r3, #0
 80040d8:	ac08      	add	r4, sp, #32
 80040da:	6163      	str	r3, [r4, #20]
 80040dc:	3320      	adds	r3, #32
 80040de:	7663      	strb	r3, [r4, #25]
 80040e0:	3310      	adds	r3, #16
 80040e2:	76a3      	strb	r3, [r4, #26]
 80040e4:	9507      	str	r5, [sp, #28]
 80040e6:	0035      	movs	r5, r6
 80040e8:	782b      	ldrb	r3, [r5, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <_svfiprintf_r+0x52>
 80040ee:	2b25      	cmp	r3, #37	@ 0x25
 80040f0:	d148      	bne.n	8004184 <_svfiprintf_r+0xe4>
 80040f2:	1bab      	subs	r3, r5, r6
 80040f4:	9305      	str	r3, [sp, #20]
 80040f6:	42b5      	cmp	r5, r6
 80040f8:	d00b      	beq.n	8004112 <_svfiprintf_r+0x72>
 80040fa:	0032      	movs	r2, r6
 80040fc:	0039      	movs	r1, r7
 80040fe:	9803      	ldr	r0, [sp, #12]
 8004100:	f7ff ff6e 	bl	8003fe0 <__ssputs_r>
 8004104:	3001      	adds	r0, #1
 8004106:	d100      	bne.n	800410a <_svfiprintf_r+0x6a>
 8004108:	e0ae      	b.n	8004268 <_svfiprintf_r+0x1c8>
 800410a:	6963      	ldr	r3, [r4, #20]
 800410c:	9a05      	ldr	r2, [sp, #20]
 800410e:	189b      	adds	r3, r3, r2
 8004110:	6163      	str	r3, [r4, #20]
 8004112:	782b      	ldrb	r3, [r5, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d100      	bne.n	800411a <_svfiprintf_r+0x7a>
 8004118:	e0a6      	b.n	8004268 <_svfiprintf_r+0x1c8>
 800411a:	2201      	movs	r2, #1
 800411c:	2300      	movs	r3, #0
 800411e:	4252      	negs	r2, r2
 8004120:	6062      	str	r2, [r4, #4]
 8004122:	a904      	add	r1, sp, #16
 8004124:	3254      	adds	r2, #84	@ 0x54
 8004126:	1852      	adds	r2, r2, r1
 8004128:	1c6e      	adds	r6, r5, #1
 800412a:	6023      	str	r3, [r4, #0]
 800412c:	60e3      	str	r3, [r4, #12]
 800412e:	60a3      	str	r3, [r4, #8]
 8004130:	7013      	strb	r3, [r2, #0]
 8004132:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004134:	4b54      	ldr	r3, [pc, #336]	@ (8004288 <_svfiprintf_r+0x1e8>)
 8004136:	2205      	movs	r2, #5
 8004138:	0018      	movs	r0, r3
 800413a:	7831      	ldrb	r1, [r6, #0]
 800413c:	9305      	str	r3, [sp, #20]
 800413e:	f000 fb0f 	bl	8004760 <memchr>
 8004142:	1c75      	adds	r5, r6, #1
 8004144:	2800      	cmp	r0, #0
 8004146:	d11f      	bne.n	8004188 <_svfiprintf_r+0xe8>
 8004148:	6822      	ldr	r2, [r4, #0]
 800414a:	06d3      	lsls	r3, r2, #27
 800414c:	d504      	bpl.n	8004158 <_svfiprintf_r+0xb8>
 800414e:	2353      	movs	r3, #83	@ 0x53
 8004150:	a904      	add	r1, sp, #16
 8004152:	185b      	adds	r3, r3, r1
 8004154:	2120      	movs	r1, #32
 8004156:	7019      	strb	r1, [r3, #0]
 8004158:	0713      	lsls	r3, r2, #28
 800415a:	d504      	bpl.n	8004166 <_svfiprintf_r+0xc6>
 800415c:	2353      	movs	r3, #83	@ 0x53
 800415e:	a904      	add	r1, sp, #16
 8004160:	185b      	adds	r3, r3, r1
 8004162:	212b      	movs	r1, #43	@ 0x2b
 8004164:	7019      	strb	r1, [r3, #0]
 8004166:	7833      	ldrb	r3, [r6, #0]
 8004168:	2b2a      	cmp	r3, #42	@ 0x2a
 800416a:	d016      	beq.n	800419a <_svfiprintf_r+0xfa>
 800416c:	0035      	movs	r5, r6
 800416e:	2100      	movs	r1, #0
 8004170:	200a      	movs	r0, #10
 8004172:	68e3      	ldr	r3, [r4, #12]
 8004174:	782a      	ldrb	r2, [r5, #0]
 8004176:	1c6e      	adds	r6, r5, #1
 8004178:	3a30      	subs	r2, #48	@ 0x30
 800417a:	2a09      	cmp	r2, #9
 800417c:	d950      	bls.n	8004220 <_svfiprintf_r+0x180>
 800417e:	2900      	cmp	r1, #0
 8004180:	d111      	bne.n	80041a6 <_svfiprintf_r+0x106>
 8004182:	e017      	b.n	80041b4 <_svfiprintf_r+0x114>
 8004184:	3501      	adds	r5, #1
 8004186:	e7af      	b.n	80040e8 <_svfiprintf_r+0x48>
 8004188:	9b05      	ldr	r3, [sp, #20]
 800418a:	6822      	ldr	r2, [r4, #0]
 800418c:	1ac0      	subs	r0, r0, r3
 800418e:	2301      	movs	r3, #1
 8004190:	4083      	lsls	r3, r0
 8004192:	4313      	orrs	r3, r2
 8004194:	002e      	movs	r6, r5
 8004196:	6023      	str	r3, [r4, #0]
 8004198:	e7cc      	b.n	8004134 <_svfiprintf_r+0x94>
 800419a:	9b07      	ldr	r3, [sp, #28]
 800419c:	1d19      	adds	r1, r3, #4
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	9107      	str	r1, [sp, #28]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	db01      	blt.n	80041aa <_svfiprintf_r+0x10a>
 80041a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041a8:	e004      	b.n	80041b4 <_svfiprintf_r+0x114>
 80041aa:	425b      	negs	r3, r3
 80041ac:	60e3      	str	r3, [r4, #12]
 80041ae:	2302      	movs	r3, #2
 80041b0:	4313      	orrs	r3, r2
 80041b2:	6023      	str	r3, [r4, #0]
 80041b4:	782b      	ldrb	r3, [r5, #0]
 80041b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80041b8:	d10c      	bne.n	80041d4 <_svfiprintf_r+0x134>
 80041ba:	786b      	ldrb	r3, [r5, #1]
 80041bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80041be:	d134      	bne.n	800422a <_svfiprintf_r+0x18a>
 80041c0:	9b07      	ldr	r3, [sp, #28]
 80041c2:	3502      	adds	r5, #2
 80041c4:	1d1a      	adds	r2, r3, #4
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	9207      	str	r2, [sp, #28]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	da01      	bge.n	80041d2 <_svfiprintf_r+0x132>
 80041ce:	2301      	movs	r3, #1
 80041d0:	425b      	negs	r3, r3
 80041d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80041d4:	4e2d      	ldr	r6, [pc, #180]	@ (800428c <_svfiprintf_r+0x1ec>)
 80041d6:	2203      	movs	r2, #3
 80041d8:	0030      	movs	r0, r6
 80041da:	7829      	ldrb	r1, [r5, #0]
 80041dc:	f000 fac0 	bl	8004760 <memchr>
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d006      	beq.n	80041f2 <_svfiprintf_r+0x152>
 80041e4:	2340      	movs	r3, #64	@ 0x40
 80041e6:	1b80      	subs	r0, r0, r6
 80041e8:	4083      	lsls	r3, r0
 80041ea:	6822      	ldr	r2, [r4, #0]
 80041ec:	3501      	adds	r5, #1
 80041ee:	4313      	orrs	r3, r2
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	7829      	ldrb	r1, [r5, #0]
 80041f4:	2206      	movs	r2, #6
 80041f6:	4826      	ldr	r0, [pc, #152]	@ (8004290 <_svfiprintf_r+0x1f0>)
 80041f8:	1c6e      	adds	r6, r5, #1
 80041fa:	7621      	strb	r1, [r4, #24]
 80041fc:	f000 fab0 	bl	8004760 <memchr>
 8004200:	2800      	cmp	r0, #0
 8004202:	d038      	beq.n	8004276 <_svfiprintf_r+0x1d6>
 8004204:	4b23      	ldr	r3, [pc, #140]	@ (8004294 <_svfiprintf_r+0x1f4>)
 8004206:	2b00      	cmp	r3, #0
 8004208:	d122      	bne.n	8004250 <_svfiprintf_r+0x1b0>
 800420a:	2207      	movs	r2, #7
 800420c:	9b07      	ldr	r3, [sp, #28]
 800420e:	3307      	adds	r3, #7
 8004210:	4393      	bics	r3, r2
 8004212:	3308      	adds	r3, #8
 8004214:	9307      	str	r3, [sp, #28]
 8004216:	6963      	ldr	r3, [r4, #20]
 8004218:	9a04      	ldr	r2, [sp, #16]
 800421a:	189b      	adds	r3, r3, r2
 800421c:	6163      	str	r3, [r4, #20]
 800421e:	e762      	b.n	80040e6 <_svfiprintf_r+0x46>
 8004220:	4343      	muls	r3, r0
 8004222:	0035      	movs	r5, r6
 8004224:	2101      	movs	r1, #1
 8004226:	189b      	adds	r3, r3, r2
 8004228:	e7a4      	b.n	8004174 <_svfiprintf_r+0xd4>
 800422a:	2300      	movs	r3, #0
 800422c:	200a      	movs	r0, #10
 800422e:	0019      	movs	r1, r3
 8004230:	3501      	adds	r5, #1
 8004232:	6063      	str	r3, [r4, #4]
 8004234:	782a      	ldrb	r2, [r5, #0]
 8004236:	1c6e      	adds	r6, r5, #1
 8004238:	3a30      	subs	r2, #48	@ 0x30
 800423a:	2a09      	cmp	r2, #9
 800423c:	d903      	bls.n	8004246 <_svfiprintf_r+0x1a6>
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0c8      	beq.n	80041d4 <_svfiprintf_r+0x134>
 8004242:	9109      	str	r1, [sp, #36]	@ 0x24
 8004244:	e7c6      	b.n	80041d4 <_svfiprintf_r+0x134>
 8004246:	4341      	muls	r1, r0
 8004248:	0035      	movs	r5, r6
 800424a:	2301      	movs	r3, #1
 800424c:	1889      	adds	r1, r1, r2
 800424e:	e7f1      	b.n	8004234 <_svfiprintf_r+0x194>
 8004250:	aa07      	add	r2, sp, #28
 8004252:	9200      	str	r2, [sp, #0]
 8004254:	0021      	movs	r1, r4
 8004256:	003a      	movs	r2, r7
 8004258:	4b0f      	ldr	r3, [pc, #60]	@ (8004298 <_svfiprintf_r+0x1f8>)
 800425a:	9803      	ldr	r0, [sp, #12]
 800425c:	e000      	b.n	8004260 <_svfiprintf_r+0x1c0>
 800425e:	bf00      	nop
 8004260:	9004      	str	r0, [sp, #16]
 8004262:	9b04      	ldr	r3, [sp, #16]
 8004264:	3301      	adds	r3, #1
 8004266:	d1d6      	bne.n	8004216 <_svfiprintf_r+0x176>
 8004268:	89bb      	ldrh	r3, [r7, #12]
 800426a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800426c:	065b      	lsls	r3, r3, #25
 800426e:	d500      	bpl.n	8004272 <_svfiprintf_r+0x1d2>
 8004270:	e72c      	b.n	80040cc <_svfiprintf_r+0x2c>
 8004272:	b021      	add	sp, #132	@ 0x84
 8004274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004276:	aa07      	add	r2, sp, #28
 8004278:	9200      	str	r2, [sp, #0]
 800427a:	0021      	movs	r1, r4
 800427c:	003a      	movs	r2, r7
 800427e:	4b06      	ldr	r3, [pc, #24]	@ (8004298 <_svfiprintf_r+0x1f8>)
 8004280:	9803      	ldr	r0, [sp, #12]
 8004282:	f000 f87b 	bl	800437c <_printf_i>
 8004286:	e7eb      	b.n	8004260 <_svfiprintf_r+0x1c0>
 8004288:	08004e83 	.word	0x08004e83
 800428c:	08004e89 	.word	0x08004e89
 8004290:	08004e8d 	.word	0x08004e8d
 8004294:	00000000 	.word	0x00000000
 8004298:	08003fe1 	.word	0x08003fe1

0800429c <_printf_common>:
 800429c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800429e:	0016      	movs	r6, r2
 80042a0:	9301      	str	r3, [sp, #4]
 80042a2:	688a      	ldr	r2, [r1, #8]
 80042a4:	690b      	ldr	r3, [r1, #16]
 80042a6:	000c      	movs	r4, r1
 80042a8:	9000      	str	r0, [sp, #0]
 80042aa:	4293      	cmp	r3, r2
 80042ac:	da00      	bge.n	80042b0 <_printf_common+0x14>
 80042ae:	0013      	movs	r3, r2
 80042b0:	0022      	movs	r2, r4
 80042b2:	6033      	str	r3, [r6, #0]
 80042b4:	3243      	adds	r2, #67	@ 0x43
 80042b6:	7812      	ldrb	r2, [r2, #0]
 80042b8:	2a00      	cmp	r2, #0
 80042ba:	d001      	beq.n	80042c0 <_printf_common+0x24>
 80042bc:	3301      	adds	r3, #1
 80042be:	6033      	str	r3, [r6, #0]
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	069b      	lsls	r3, r3, #26
 80042c4:	d502      	bpl.n	80042cc <_printf_common+0x30>
 80042c6:	6833      	ldr	r3, [r6, #0]
 80042c8:	3302      	adds	r3, #2
 80042ca:	6033      	str	r3, [r6, #0]
 80042cc:	6822      	ldr	r2, [r4, #0]
 80042ce:	2306      	movs	r3, #6
 80042d0:	0015      	movs	r5, r2
 80042d2:	401d      	ands	r5, r3
 80042d4:	421a      	tst	r2, r3
 80042d6:	d027      	beq.n	8004328 <_printf_common+0x8c>
 80042d8:	0023      	movs	r3, r4
 80042da:	3343      	adds	r3, #67	@ 0x43
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	1e5a      	subs	r2, r3, #1
 80042e0:	4193      	sbcs	r3, r2
 80042e2:	6822      	ldr	r2, [r4, #0]
 80042e4:	0692      	lsls	r2, r2, #26
 80042e6:	d430      	bmi.n	800434a <_printf_common+0xae>
 80042e8:	0022      	movs	r2, r4
 80042ea:	9901      	ldr	r1, [sp, #4]
 80042ec:	9800      	ldr	r0, [sp, #0]
 80042ee:	9d08      	ldr	r5, [sp, #32]
 80042f0:	3243      	adds	r2, #67	@ 0x43
 80042f2:	47a8      	blx	r5
 80042f4:	3001      	adds	r0, #1
 80042f6:	d025      	beq.n	8004344 <_printf_common+0xa8>
 80042f8:	2206      	movs	r2, #6
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	2500      	movs	r5, #0
 80042fe:	4013      	ands	r3, r2
 8004300:	2b04      	cmp	r3, #4
 8004302:	d105      	bne.n	8004310 <_printf_common+0x74>
 8004304:	6833      	ldr	r3, [r6, #0]
 8004306:	68e5      	ldr	r5, [r4, #12]
 8004308:	1aed      	subs	r5, r5, r3
 800430a:	43eb      	mvns	r3, r5
 800430c:	17db      	asrs	r3, r3, #31
 800430e:	401d      	ands	r5, r3
 8004310:	68a3      	ldr	r3, [r4, #8]
 8004312:	6922      	ldr	r2, [r4, #16]
 8004314:	4293      	cmp	r3, r2
 8004316:	dd01      	ble.n	800431c <_printf_common+0x80>
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	18ed      	adds	r5, r5, r3
 800431c:	2600      	movs	r6, #0
 800431e:	42b5      	cmp	r5, r6
 8004320:	d120      	bne.n	8004364 <_printf_common+0xc8>
 8004322:	2000      	movs	r0, #0
 8004324:	e010      	b.n	8004348 <_printf_common+0xac>
 8004326:	3501      	adds	r5, #1
 8004328:	68e3      	ldr	r3, [r4, #12]
 800432a:	6832      	ldr	r2, [r6, #0]
 800432c:	1a9b      	subs	r3, r3, r2
 800432e:	42ab      	cmp	r3, r5
 8004330:	ddd2      	ble.n	80042d8 <_printf_common+0x3c>
 8004332:	0022      	movs	r2, r4
 8004334:	2301      	movs	r3, #1
 8004336:	9901      	ldr	r1, [sp, #4]
 8004338:	9800      	ldr	r0, [sp, #0]
 800433a:	9f08      	ldr	r7, [sp, #32]
 800433c:	3219      	adds	r2, #25
 800433e:	47b8      	blx	r7
 8004340:	3001      	adds	r0, #1
 8004342:	d1f0      	bne.n	8004326 <_printf_common+0x8a>
 8004344:	2001      	movs	r0, #1
 8004346:	4240      	negs	r0, r0
 8004348:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800434a:	2030      	movs	r0, #48	@ 0x30
 800434c:	18e1      	adds	r1, r4, r3
 800434e:	3143      	adds	r1, #67	@ 0x43
 8004350:	7008      	strb	r0, [r1, #0]
 8004352:	0021      	movs	r1, r4
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	3145      	adds	r1, #69	@ 0x45
 8004358:	7809      	ldrb	r1, [r1, #0]
 800435a:	18a2      	adds	r2, r4, r2
 800435c:	3243      	adds	r2, #67	@ 0x43
 800435e:	3302      	adds	r3, #2
 8004360:	7011      	strb	r1, [r2, #0]
 8004362:	e7c1      	b.n	80042e8 <_printf_common+0x4c>
 8004364:	0022      	movs	r2, r4
 8004366:	2301      	movs	r3, #1
 8004368:	9901      	ldr	r1, [sp, #4]
 800436a:	9800      	ldr	r0, [sp, #0]
 800436c:	9f08      	ldr	r7, [sp, #32]
 800436e:	321a      	adds	r2, #26
 8004370:	47b8      	blx	r7
 8004372:	3001      	adds	r0, #1
 8004374:	d0e6      	beq.n	8004344 <_printf_common+0xa8>
 8004376:	3601      	adds	r6, #1
 8004378:	e7d1      	b.n	800431e <_printf_common+0x82>
	...

0800437c <_printf_i>:
 800437c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800437e:	b08b      	sub	sp, #44	@ 0x2c
 8004380:	9206      	str	r2, [sp, #24]
 8004382:	000a      	movs	r2, r1
 8004384:	3243      	adds	r2, #67	@ 0x43
 8004386:	9307      	str	r3, [sp, #28]
 8004388:	9005      	str	r0, [sp, #20]
 800438a:	9203      	str	r2, [sp, #12]
 800438c:	7e0a      	ldrb	r2, [r1, #24]
 800438e:	000c      	movs	r4, r1
 8004390:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004392:	2a78      	cmp	r2, #120	@ 0x78
 8004394:	d809      	bhi.n	80043aa <_printf_i+0x2e>
 8004396:	2a62      	cmp	r2, #98	@ 0x62
 8004398:	d80b      	bhi.n	80043b2 <_printf_i+0x36>
 800439a:	2a00      	cmp	r2, #0
 800439c:	d100      	bne.n	80043a0 <_printf_i+0x24>
 800439e:	e0ba      	b.n	8004516 <_printf_i+0x19a>
 80043a0:	497a      	ldr	r1, [pc, #488]	@ (800458c <_printf_i+0x210>)
 80043a2:	9104      	str	r1, [sp, #16]
 80043a4:	2a58      	cmp	r2, #88	@ 0x58
 80043a6:	d100      	bne.n	80043aa <_printf_i+0x2e>
 80043a8:	e08e      	b.n	80044c8 <_printf_i+0x14c>
 80043aa:	0025      	movs	r5, r4
 80043ac:	3542      	adds	r5, #66	@ 0x42
 80043ae:	702a      	strb	r2, [r5, #0]
 80043b0:	e022      	b.n	80043f8 <_printf_i+0x7c>
 80043b2:	0010      	movs	r0, r2
 80043b4:	3863      	subs	r0, #99	@ 0x63
 80043b6:	2815      	cmp	r0, #21
 80043b8:	d8f7      	bhi.n	80043aa <_printf_i+0x2e>
 80043ba:	f7fb fea5 	bl	8000108 <__gnu_thumb1_case_shi>
 80043be:	0016      	.short	0x0016
 80043c0:	fff6001f 	.word	0xfff6001f
 80043c4:	fff6fff6 	.word	0xfff6fff6
 80043c8:	001ffff6 	.word	0x001ffff6
 80043cc:	fff6fff6 	.word	0xfff6fff6
 80043d0:	fff6fff6 	.word	0xfff6fff6
 80043d4:	0036009f 	.word	0x0036009f
 80043d8:	fff6007e 	.word	0xfff6007e
 80043dc:	00b0fff6 	.word	0x00b0fff6
 80043e0:	0036fff6 	.word	0x0036fff6
 80043e4:	fff6fff6 	.word	0xfff6fff6
 80043e8:	0082      	.short	0x0082
 80043ea:	0025      	movs	r5, r4
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	3542      	adds	r5, #66	@ 0x42
 80043f0:	1d11      	adds	r1, r2, #4
 80043f2:	6019      	str	r1, [r3, #0]
 80043f4:	6813      	ldr	r3, [r2, #0]
 80043f6:	702b      	strb	r3, [r5, #0]
 80043f8:	2301      	movs	r3, #1
 80043fa:	e09e      	b.n	800453a <_printf_i+0x1be>
 80043fc:	6818      	ldr	r0, [r3, #0]
 80043fe:	6809      	ldr	r1, [r1, #0]
 8004400:	1d02      	adds	r2, r0, #4
 8004402:	060d      	lsls	r5, r1, #24
 8004404:	d50b      	bpl.n	800441e <_printf_i+0xa2>
 8004406:	6806      	ldr	r6, [r0, #0]
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	2e00      	cmp	r6, #0
 800440c:	da03      	bge.n	8004416 <_printf_i+0x9a>
 800440e:	232d      	movs	r3, #45	@ 0x2d
 8004410:	9a03      	ldr	r2, [sp, #12]
 8004412:	4276      	negs	r6, r6
 8004414:	7013      	strb	r3, [r2, #0]
 8004416:	4b5d      	ldr	r3, [pc, #372]	@ (800458c <_printf_i+0x210>)
 8004418:	270a      	movs	r7, #10
 800441a:	9304      	str	r3, [sp, #16]
 800441c:	e018      	b.n	8004450 <_printf_i+0xd4>
 800441e:	6806      	ldr	r6, [r0, #0]
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	0649      	lsls	r1, r1, #25
 8004424:	d5f1      	bpl.n	800440a <_printf_i+0x8e>
 8004426:	b236      	sxth	r6, r6
 8004428:	e7ef      	b.n	800440a <_printf_i+0x8e>
 800442a:	6808      	ldr	r0, [r1, #0]
 800442c:	6819      	ldr	r1, [r3, #0]
 800442e:	c940      	ldmia	r1!, {r6}
 8004430:	0605      	lsls	r5, r0, #24
 8004432:	d402      	bmi.n	800443a <_printf_i+0xbe>
 8004434:	0640      	lsls	r0, r0, #25
 8004436:	d500      	bpl.n	800443a <_printf_i+0xbe>
 8004438:	b2b6      	uxth	r6, r6
 800443a:	6019      	str	r1, [r3, #0]
 800443c:	4b53      	ldr	r3, [pc, #332]	@ (800458c <_printf_i+0x210>)
 800443e:	270a      	movs	r7, #10
 8004440:	9304      	str	r3, [sp, #16]
 8004442:	2a6f      	cmp	r2, #111	@ 0x6f
 8004444:	d100      	bne.n	8004448 <_printf_i+0xcc>
 8004446:	3f02      	subs	r7, #2
 8004448:	0023      	movs	r3, r4
 800444a:	2200      	movs	r2, #0
 800444c:	3343      	adds	r3, #67	@ 0x43
 800444e:	701a      	strb	r2, [r3, #0]
 8004450:	6863      	ldr	r3, [r4, #4]
 8004452:	60a3      	str	r3, [r4, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	db06      	blt.n	8004466 <_printf_i+0xea>
 8004458:	2104      	movs	r1, #4
 800445a:	6822      	ldr	r2, [r4, #0]
 800445c:	9d03      	ldr	r5, [sp, #12]
 800445e:	438a      	bics	r2, r1
 8004460:	6022      	str	r2, [r4, #0]
 8004462:	4333      	orrs	r3, r6
 8004464:	d00c      	beq.n	8004480 <_printf_i+0x104>
 8004466:	9d03      	ldr	r5, [sp, #12]
 8004468:	0030      	movs	r0, r6
 800446a:	0039      	movs	r1, r7
 800446c:	f7fb fedc 	bl	8000228 <__aeabi_uidivmod>
 8004470:	9b04      	ldr	r3, [sp, #16]
 8004472:	3d01      	subs	r5, #1
 8004474:	5c5b      	ldrb	r3, [r3, r1]
 8004476:	702b      	strb	r3, [r5, #0]
 8004478:	0033      	movs	r3, r6
 800447a:	0006      	movs	r6, r0
 800447c:	429f      	cmp	r7, r3
 800447e:	d9f3      	bls.n	8004468 <_printf_i+0xec>
 8004480:	2f08      	cmp	r7, #8
 8004482:	d109      	bne.n	8004498 <_printf_i+0x11c>
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	07db      	lsls	r3, r3, #31
 8004488:	d506      	bpl.n	8004498 <_printf_i+0x11c>
 800448a:	6862      	ldr	r2, [r4, #4]
 800448c:	6923      	ldr	r3, [r4, #16]
 800448e:	429a      	cmp	r2, r3
 8004490:	dc02      	bgt.n	8004498 <_printf_i+0x11c>
 8004492:	2330      	movs	r3, #48	@ 0x30
 8004494:	3d01      	subs	r5, #1
 8004496:	702b      	strb	r3, [r5, #0]
 8004498:	9b03      	ldr	r3, [sp, #12]
 800449a:	1b5b      	subs	r3, r3, r5
 800449c:	6123      	str	r3, [r4, #16]
 800449e:	9b07      	ldr	r3, [sp, #28]
 80044a0:	0021      	movs	r1, r4
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	9805      	ldr	r0, [sp, #20]
 80044a6:	9b06      	ldr	r3, [sp, #24]
 80044a8:	aa09      	add	r2, sp, #36	@ 0x24
 80044aa:	f7ff fef7 	bl	800429c <_printf_common>
 80044ae:	3001      	adds	r0, #1
 80044b0:	d148      	bne.n	8004544 <_printf_i+0x1c8>
 80044b2:	2001      	movs	r0, #1
 80044b4:	4240      	negs	r0, r0
 80044b6:	b00b      	add	sp, #44	@ 0x2c
 80044b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044ba:	2220      	movs	r2, #32
 80044bc:	6809      	ldr	r1, [r1, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	6022      	str	r2, [r4, #0]
 80044c2:	2278      	movs	r2, #120	@ 0x78
 80044c4:	4932      	ldr	r1, [pc, #200]	@ (8004590 <_printf_i+0x214>)
 80044c6:	9104      	str	r1, [sp, #16]
 80044c8:	0021      	movs	r1, r4
 80044ca:	3145      	adds	r1, #69	@ 0x45
 80044cc:	700a      	strb	r2, [r1, #0]
 80044ce:	6819      	ldr	r1, [r3, #0]
 80044d0:	6822      	ldr	r2, [r4, #0]
 80044d2:	c940      	ldmia	r1!, {r6}
 80044d4:	0610      	lsls	r0, r2, #24
 80044d6:	d402      	bmi.n	80044de <_printf_i+0x162>
 80044d8:	0650      	lsls	r0, r2, #25
 80044da:	d500      	bpl.n	80044de <_printf_i+0x162>
 80044dc:	b2b6      	uxth	r6, r6
 80044de:	6019      	str	r1, [r3, #0]
 80044e0:	07d3      	lsls	r3, r2, #31
 80044e2:	d502      	bpl.n	80044ea <_printf_i+0x16e>
 80044e4:	2320      	movs	r3, #32
 80044e6:	4313      	orrs	r3, r2
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	2e00      	cmp	r6, #0
 80044ec:	d001      	beq.n	80044f2 <_printf_i+0x176>
 80044ee:	2710      	movs	r7, #16
 80044f0:	e7aa      	b.n	8004448 <_printf_i+0xcc>
 80044f2:	2220      	movs	r2, #32
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	4393      	bics	r3, r2
 80044f8:	6023      	str	r3, [r4, #0]
 80044fa:	e7f8      	b.n	80044ee <_printf_i+0x172>
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	680d      	ldr	r5, [r1, #0]
 8004500:	1d10      	adds	r0, r2, #4
 8004502:	6949      	ldr	r1, [r1, #20]
 8004504:	6018      	str	r0, [r3, #0]
 8004506:	6813      	ldr	r3, [r2, #0]
 8004508:	062e      	lsls	r6, r5, #24
 800450a:	d501      	bpl.n	8004510 <_printf_i+0x194>
 800450c:	6019      	str	r1, [r3, #0]
 800450e:	e002      	b.n	8004516 <_printf_i+0x19a>
 8004510:	066d      	lsls	r5, r5, #25
 8004512:	d5fb      	bpl.n	800450c <_printf_i+0x190>
 8004514:	8019      	strh	r1, [r3, #0]
 8004516:	2300      	movs	r3, #0
 8004518:	9d03      	ldr	r5, [sp, #12]
 800451a:	6123      	str	r3, [r4, #16]
 800451c:	e7bf      	b.n	800449e <_printf_i+0x122>
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	1d11      	adds	r1, r2, #4
 8004522:	6019      	str	r1, [r3, #0]
 8004524:	6815      	ldr	r5, [r2, #0]
 8004526:	2100      	movs	r1, #0
 8004528:	0028      	movs	r0, r5
 800452a:	6862      	ldr	r2, [r4, #4]
 800452c:	f000 f918 	bl	8004760 <memchr>
 8004530:	2800      	cmp	r0, #0
 8004532:	d001      	beq.n	8004538 <_printf_i+0x1bc>
 8004534:	1b40      	subs	r0, r0, r5
 8004536:	6060      	str	r0, [r4, #4]
 8004538:	6863      	ldr	r3, [r4, #4]
 800453a:	6123      	str	r3, [r4, #16]
 800453c:	2300      	movs	r3, #0
 800453e:	9a03      	ldr	r2, [sp, #12]
 8004540:	7013      	strb	r3, [r2, #0]
 8004542:	e7ac      	b.n	800449e <_printf_i+0x122>
 8004544:	002a      	movs	r2, r5
 8004546:	6923      	ldr	r3, [r4, #16]
 8004548:	9906      	ldr	r1, [sp, #24]
 800454a:	9805      	ldr	r0, [sp, #20]
 800454c:	9d07      	ldr	r5, [sp, #28]
 800454e:	47a8      	blx	r5
 8004550:	3001      	adds	r0, #1
 8004552:	d0ae      	beq.n	80044b2 <_printf_i+0x136>
 8004554:	6823      	ldr	r3, [r4, #0]
 8004556:	079b      	lsls	r3, r3, #30
 8004558:	d415      	bmi.n	8004586 <_printf_i+0x20a>
 800455a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800455c:	68e0      	ldr	r0, [r4, #12]
 800455e:	4298      	cmp	r0, r3
 8004560:	daa9      	bge.n	80044b6 <_printf_i+0x13a>
 8004562:	0018      	movs	r0, r3
 8004564:	e7a7      	b.n	80044b6 <_printf_i+0x13a>
 8004566:	0022      	movs	r2, r4
 8004568:	2301      	movs	r3, #1
 800456a:	9906      	ldr	r1, [sp, #24]
 800456c:	9805      	ldr	r0, [sp, #20]
 800456e:	9e07      	ldr	r6, [sp, #28]
 8004570:	3219      	adds	r2, #25
 8004572:	47b0      	blx	r6
 8004574:	3001      	adds	r0, #1
 8004576:	d09c      	beq.n	80044b2 <_printf_i+0x136>
 8004578:	3501      	adds	r5, #1
 800457a:	68e3      	ldr	r3, [r4, #12]
 800457c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	42ab      	cmp	r3, r5
 8004582:	dcf0      	bgt.n	8004566 <_printf_i+0x1ea>
 8004584:	e7e9      	b.n	800455a <_printf_i+0x1de>
 8004586:	2500      	movs	r5, #0
 8004588:	e7f7      	b.n	800457a <_printf_i+0x1fe>
 800458a:	46c0      	nop			@ (mov r8, r8)
 800458c:	08004e94 	.word	0x08004e94
 8004590:	08004ea5 	.word	0x08004ea5

08004594 <__sflush_r>:
 8004594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004596:	220c      	movs	r2, #12
 8004598:	5e8b      	ldrsh	r3, [r1, r2]
 800459a:	0005      	movs	r5, r0
 800459c:	000c      	movs	r4, r1
 800459e:	071a      	lsls	r2, r3, #28
 80045a0:	d456      	bmi.n	8004650 <__sflush_r+0xbc>
 80045a2:	684a      	ldr	r2, [r1, #4]
 80045a4:	2a00      	cmp	r2, #0
 80045a6:	dc02      	bgt.n	80045ae <__sflush_r+0x1a>
 80045a8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80045aa:	2a00      	cmp	r2, #0
 80045ac:	dd4e      	ble.n	800464c <__sflush_r+0xb8>
 80045ae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80045b0:	2f00      	cmp	r7, #0
 80045b2:	d04b      	beq.n	800464c <__sflush_r+0xb8>
 80045b4:	2200      	movs	r2, #0
 80045b6:	2080      	movs	r0, #128	@ 0x80
 80045b8:	682e      	ldr	r6, [r5, #0]
 80045ba:	602a      	str	r2, [r5, #0]
 80045bc:	001a      	movs	r2, r3
 80045be:	0140      	lsls	r0, r0, #5
 80045c0:	6a21      	ldr	r1, [r4, #32]
 80045c2:	4002      	ands	r2, r0
 80045c4:	4203      	tst	r3, r0
 80045c6:	d033      	beq.n	8004630 <__sflush_r+0x9c>
 80045c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	075b      	lsls	r3, r3, #29
 80045ce:	d506      	bpl.n	80045de <__sflush_r+0x4a>
 80045d0:	6863      	ldr	r3, [r4, #4]
 80045d2:	1ad2      	subs	r2, r2, r3
 80045d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <__sflush_r+0x4a>
 80045da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80045dc:	1ad2      	subs	r2, r2, r3
 80045de:	2300      	movs	r3, #0
 80045e0:	0028      	movs	r0, r5
 80045e2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80045e4:	6a21      	ldr	r1, [r4, #32]
 80045e6:	47b8      	blx	r7
 80045e8:	89a2      	ldrh	r2, [r4, #12]
 80045ea:	1c43      	adds	r3, r0, #1
 80045ec:	d106      	bne.n	80045fc <__sflush_r+0x68>
 80045ee:	6829      	ldr	r1, [r5, #0]
 80045f0:	291d      	cmp	r1, #29
 80045f2:	d846      	bhi.n	8004682 <__sflush_r+0xee>
 80045f4:	4b29      	ldr	r3, [pc, #164]	@ (800469c <__sflush_r+0x108>)
 80045f6:	40cb      	lsrs	r3, r1
 80045f8:	07db      	lsls	r3, r3, #31
 80045fa:	d542      	bpl.n	8004682 <__sflush_r+0xee>
 80045fc:	2300      	movs	r3, #0
 80045fe:	6063      	str	r3, [r4, #4]
 8004600:	6923      	ldr	r3, [r4, #16]
 8004602:	6023      	str	r3, [r4, #0]
 8004604:	04d2      	lsls	r2, r2, #19
 8004606:	d505      	bpl.n	8004614 <__sflush_r+0x80>
 8004608:	1c43      	adds	r3, r0, #1
 800460a:	d102      	bne.n	8004612 <__sflush_r+0x7e>
 800460c:	682b      	ldr	r3, [r5, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d100      	bne.n	8004614 <__sflush_r+0x80>
 8004612:	6560      	str	r0, [r4, #84]	@ 0x54
 8004614:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004616:	602e      	str	r6, [r5, #0]
 8004618:	2900      	cmp	r1, #0
 800461a:	d017      	beq.n	800464c <__sflush_r+0xb8>
 800461c:	0023      	movs	r3, r4
 800461e:	3344      	adds	r3, #68	@ 0x44
 8004620:	4299      	cmp	r1, r3
 8004622:	d002      	beq.n	800462a <__sflush_r+0x96>
 8004624:	0028      	movs	r0, r5
 8004626:	f7ff fbd5 	bl	8003dd4 <_free_r>
 800462a:	2300      	movs	r3, #0
 800462c:	6363      	str	r3, [r4, #52]	@ 0x34
 800462e:	e00d      	b.n	800464c <__sflush_r+0xb8>
 8004630:	2301      	movs	r3, #1
 8004632:	0028      	movs	r0, r5
 8004634:	47b8      	blx	r7
 8004636:	0002      	movs	r2, r0
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	d1c6      	bne.n	80045ca <__sflush_r+0x36>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0c3      	beq.n	80045ca <__sflush_r+0x36>
 8004642:	2b1d      	cmp	r3, #29
 8004644:	d001      	beq.n	800464a <__sflush_r+0xb6>
 8004646:	2b16      	cmp	r3, #22
 8004648:	d11a      	bne.n	8004680 <__sflush_r+0xec>
 800464a:	602e      	str	r6, [r5, #0]
 800464c:	2000      	movs	r0, #0
 800464e:	e01e      	b.n	800468e <__sflush_r+0xfa>
 8004650:	690e      	ldr	r6, [r1, #16]
 8004652:	2e00      	cmp	r6, #0
 8004654:	d0fa      	beq.n	800464c <__sflush_r+0xb8>
 8004656:	680f      	ldr	r7, [r1, #0]
 8004658:	600e      	str	r6, [r1, #0]
 800465a:	1bba      	subs	r2, r7, r6
 800465c:	9201      	str	r2, [sp, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	079b      	lsls	r3, r3, #30
 8004662:	d100      	bne.n	8004666 <__sflush_r+0xd2>
 8004664:	694a      	ldr	r2, [r1, #20]
 8004666:	60a2      	str	r2, [r4, #8]
 8004668:	9b01      	ldr	r3, [sp, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	ddee      	ble.n	800464c <__sflush_r+0xb8>
 800466e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004670:	0032      	movs	r2, r6
 8004672:	001f      	movs	r7, r3
 8004674:	0028      	movs	r0, r5
 8004676:	9b01      	ldr	r3, [sp, #4]
 8004678:	6a21      	ldr	r1, [r4, #32]
 800467a:	47b8      	blx	r7
 800467c:	2800      	cmp	r0, #0
 800467e:	dc07      	bgt.n	8004690 <__sflush_r+0xfc>
 8004680:	89a2      	ldrh	r2, [r4, #12]
 8004682:	2340      	movs	r3, #64	@ 0x40
 8004684:	2001      	movs	r0, #1
 8004686:	4313      	orrs	r3, r2
 8004688:	b21b      	sxth	r3, r3
 800468a:	81a3      	strh	r3, [r4, #12]
 800468c:	4240      	negs	r0, r0
 800468e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004690:	9b01      	ldr	r3, [sp, #4]
 8004692:	1836      	adds	r6, r6, r0
 8004694:	1a1b      	subs	r3, r3, r0
 8004696:	9301      	str	r3, [sp, #4]
 8004698:	e7e6      	b.n	8004668 <__sflush_r+0xd4>
 800469a:	46c0      	nop			@ (mov r8, r8)
 800469c:	20400001 	.word	0x20400001

080046a0 <_fflush_r>:
 80046a0:	690b      	ldr	r3, [r1, #16]
 80046a2:	b570      	push	{r4, r5, r6, lr}
 80046a4:	0005      	movs	r5, r0
 80046a6:	000c      	movs	r4, r1
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d102      	bne.n	80046b2 <_fflush_r+0x12>
 80046ac:	2500      	movs	r5, #0
 80046ae:	0028      	movs	r0, r5
 80046b0:	bd70      	pop	{r4, r5, r6, pc}
 80046b2:	2800      	cmp	r0, #0
 80046b4:	d004      	beq.n	80046c0 <_fflush_r+0x20>
 80046b6:	6a03      	ldr	r3, [r0, #32]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <_fflush_r+0x20>
 80046bc:	f7ff fa46 	bl	8003b4c <__sinit>
 80046c0:	220c      	movs	r2, #12
 80046c2:	5ea3      	ldrsh	r3, [r4, r2]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f1      	beq.n	80046ac <_fflush_r+0xc>
 80046c8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80046ca:	07d2      	lsls	r2, r2, #31
 80046cc:	d404      	bmi.n	80046d8 <_fflush_r+0x38>
 80046ce:	059b      	lsls	r3, r3, #22
 80046d0:	d402      	bmi.n	80046d8 <_fflush_r+0x38>
 80046d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046d4:	f7ff fb5d 	bl	8003d92 <__retarget_lock_acquire_recursive>
 80046d8:	0028      	movs	r0, r5
 80046da:	0021      	movs	r1, r4
 80046dc:	f7ff ff5a 	bl	8004594 <__sflush_r>
 80046e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046e2:	0005      	movs	r5, r0
 80046e4:	07db      	lsls	r3, r3, #31
 80046e6:	d4e2      	bmi.n	80046ae <_fflush_r+0xe>
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	059b      	lsls	r3, r3, #22
 80046ec:	d4df      	bmi.n	80046ae <_fflush_r+0xe>
 80046ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046f0:	f7ff fb50 	bl	8003d94 <__retarget_lock_release_recursive>
 80046f4:	e7db      	b.n	80046ae <_fflush_r+0xe>
	...

080046f8 <fiprintf>:
 80046f8:	b40e      	push	{r1, r2, r3}
 80046fa:	b517      	push	{r0, r1, r2, r4, lr}
 80046fc:	4c05      	ldr	r4, [pc, #20]	@ (8004714 <fiprintf+0x1c>)
 80046fe:	ab05      	add	r3, sp, #20
 8004700:	cb04      	ldmia	r3!, {r2}
 8004702:	0001      	movs	r1, r0
 8004704:	6820      	ldr	r0, [r4, #0]
 8004706:	9301      	str	r3, [sp, #4]
 8004708:	f000 f89c 	bl	8004844 <_vfiprintf_r>
 800470c:	bc1e      	pop	{r1, r2, r3, r4}
 800470e:	bc08      	pop	{r3}
 8004710:	b003      	add	sp, #12
 8004712:	4718      	bx	r3
 8004714:	2000001c 	.word	0x2000001c

08004718 <memmove>:
 8004718:	b510      	push	{r4, lr}
 800471a:	4288      	cmp	r0, r1
 800471c:	d902      	bls.n	8004724 <memmove+0xc>
 800471e:	188b      	adds	r3, r1, r2
 8004720:	4298      	cmp	r0, r3
 8004722:	d308      	bcc.n	8004736 <memmove+0x1e>
 8004724:	2300      	movs	r3, #0
 8004726:	429a      	cmp	r2, r3
 8004728:	d007      	beq.n	800473a <memmove+0x22>
 800472a:	5ccc      	ldrb	r4, [r1, r3]
 800472c:	54c4      	strb	r4, [r0, r3]
 800472e:	3301      	adds	r3, #1
 8004730:	e7f9      	b.n	8004726 <memmove+0xe>
 8004732:	5c8b      	ldrb	r3, [r1, r2]
 8004734:	5483      	strb	r3, [r0, r2]
 8004736:	3a01      	subs	r2, #1
 8004738:	d2fb      	bcs.n	8004732 <memmove+0x1a>
 800473a:	bd10      	pop	{r4, pc}

0800473c <_sbrk_r>:
 800473c:	2300      	movs	r3, #0
 800473e:	b570      	push	{r4, r5, r6, lr}
 8004740:	4d06      	ldr	r5, [pc, #24]	@ (800475c <_sbrk_r+0x20>)
 8004742:	0004      	movs	r4, r0
 8004744:	0008      	movs	r0, r1
 8004746:	602b      	str	r3, [r5, #0]
 8004748:	f7fc fe42 	bl	80013d0 <_sbrk>
 800474c:	1c43      	adds	r3, r0, #1
 800474e:	d103      	bne.n	8004758 <_sbrk_r+0x1c>
 8004750:	682b      	ldr	r3, [r5, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d000      	beq.n	8004758 <_sbrk_r+0x1c>
 8004756:	6023      	str	r3, [r4, #0]
 8004758:	bd70      	pop	{r4, r5, r6, pc}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	200005b4 	.word	0x200005b4

08004760 <memchr>:
 8004760:	b2c9      	uxtb	r1, r1
 8004762:	1882      	adds	r2, r0, r2
 8004764:	4290      	cmp	r0, r2
 8004766:	d101      	bne.n	800476c <memchr+0xc>
 8004768:	2000      	movs	r0, #0
 800476a:	4770      	bx	lr
 800476c:	7803      	ldrb	r3, [r0, #0]
 800476e:	428b      	cmp	r3, r1
 8004770:	d0fb      	beq.n	800476a <memchr+0xa>
 8004772:	3001      	adds	r0, #1
 8004774:	e7f6      	b.n	8004764 <memchr+0x4>

08004776 <memcpy>:
 8004776:	2300      	movs	r3, #0
 8004778:	b510      	push	{r4, lr}
 800477a:	429a      	cmp	r2, r3
 800477c:	d100      	bne.n	8004780 <memcpy+0xa>
 800477e:	bd10      	pop	{r4, pc}
 8004780:	5ccc      	ldrb	r4, [r1, r3]
 8004782:	54c4      	strb	r4, [r0, r3]
 8004784:	3301      	adds	r3, #1
 8004786:	e7f8      	b.n	800477a <memcpy+0x4>

08004788 <abort>:
 8004788:	2006      	movs	r0, #6
 800478a:	b510      	push	{r4, lr}
 800478c:	f000 fa40 	bl	8004c10 <raise>
 8004790:	2001      	movs	r0, #1
 8004792:	f7fc fdab 	bl	80012ec <_exit>

08004796 <_realloc_r>:
 8004796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004798:	0006      	movs	r6, r0
 800479a:	000c      	movs	r4, r1
 800479c:	0015      	movs	r5, r2
 800479e:	2900      	cmp	r1, #0
 80047a0:	d105      	bne.n	80047ae <_realloc_r+0x18>
 80047a2:	0011      	movs	r1, r2
 80047a4:	f7ff fb8c 	bl	8003ec0 <_malloc_r>
 80047a8:	0004      	movs	r4, r0
 80047aa:	0020      	movs	r0, r4
 80047ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80047ae:	2a00      	cmp	r2, #0
 80047b0:	d103      	bne.n	80047ba <_realloc_r+0x24>
 80047b2:	f7ff fb0f 	bl	8003dd4 <_free_r>
 80047b6:	002c      	movs	r4, r5
 80047b8:	e7f7      	b.n	80047aa <_realloc_r+0x14>
 80047ba:	f000 fa49 	bl	8004c50 <_malloc_usable_size_r>
 80047be:	0007      	movs	r7, r0
 80047c0:	4285      	cmp	r5, r0
 80047c2:	d802      	bhi.n	80047ca <_realloc_r+0x34>
 80047c4:	0843      	lsrs	r3, r0, #1
 80047c6:	42ab      	cmp	r3, r5
 80047c8:	d3ef      	bcc.n	80047aa <_realloc_r+0x14>
 80047ca:	0029      	movs	r1, r5
 80047cc:	0030      	movs	r0, r6
 80047ce:	f7ff fb77 	bl	8003ec0 <_malloc_r>
 80047d2:	9001      	str	r0, [sp, #4]
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d101      	bne.n	80047dc <_realloc_r+0x46>
 80047d8:	9c01      	ldr	r4, [sp, #4]
 80047da:	e7e6      	b.n	80047aa <_realloc_r+0x14>
 80047dc:	002a      	movs	r2, r5
 80047de:	42bd      	cmp	r5, r7
 80047e0:	d900      	bls.n	80047e4 <_realloc_r+0x4e>
 80047e2:	003a      	movs	r2, r7
 80047e4:	0021      	movs	r1, r4
 80047e6:	9801      	ldr	r0, [sp, #4]
 80047e8:	f7ff ffc5 	bl	8004776 <memcpy>
 80047ec:	0021      	movs	r1, r4
 80047ee:	0030      	movs	r0, r6
 80047f0:	f7ff faf0 	bl	8003dd4 <_free_r>
 80047f4:	e7f0      	b.n	80047d8 <_realloc_r+0x42>

080047f6 <__sfputc_r>:
 80047f6:	6893      	ldr	r3, [r2, #8]
 80047f8:	b510      	push	{r4, lr}
 80047fa:	3b01      	subs	r3, #1
 80047fc:	6093      	str	r3, [r2, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	da04      	bge.n	800480c <__sfputc_r+0x16>
 8004802:	6994      	ldr	r4, [r2, #24]
 8004804:	42a3      	cmp	r3, r4
 8004806:	db07      	blt.n	8004818 <__sfputc_r+0x22>
 8004808:	290a      	cmp	r1, #10
 800480a:	d005      	beq.n	8004818 <__sfputc_r+0x22>
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	1c58      	adds	r0, r3, #1
 8004810:	6010      	str	r0, [r2, #0]
 8004812:	7019      	strb	r1, [r3, #0]
 8004814:	0008      	movs	r0, r1
 8004816:	bd10      	pop	{r4, pc}
 8004818:	f000 f930 	bl	8004a7c <__swbuf_r>
 800481c:	0001      	movs	r1, r0
 800481e:	e7f9      	b.n	8004814 <__sfputc_r+0x1e>

08004820 <__sfputs_r>:
 8004820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004822:	0006      	movs	r6, r0
 8004824:	000f      	movs	r7, r1
 8004826:	0014      	movs	r4, r2
 8004828:	18d5      	adds	r5, r2, r3
 800482a:	42ac      	cmp	r4, r5
 800482c:	d101      	bne.n	8004832 <__sfputs_r+0x12>
 800482e:	2000      	movs	r0, #0
 8004830:	e007      	b.n	8004842 <__sfputs_r+0x22>
 8004832:	7821      	ldrb	r1, [r4, #0]
 8004834:	003a      	movs	r2, r7
 8004836:	0030      	movs	r0, r6
 8004838:	f7ff ffdd 	bl	80047f6 <__sfputc_r>
 800483c:	3401      	adds	r4, #1
 800483e:	1c43      	adds	r3, r0, #1
 8004840:	d1f3      	bne.n	800482a <__sfputs_r+0xa>
 8004842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004844 <_vfiprintf_r>:
 8004844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004846:	b0a1      	sub	sp, #132	@ 0x84
 8004848:	000f      	movs	r7, r1
 800484a:	0015      	movs	r5, r2
 800484c:	001e      	movs	r6, r3
 800484e:	9003      	str	r0, [sp, #12]
 8004850:	2800      	cmp	r0, #0
 8004852:	d004      	beq.n	800485e <_vfiprintf_r+0x1a>
 8004854:	6a03      	ldr	r3, [r0, #32]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <_vfiprintf_r+0x1a>
 800485a:	f7ff f977 	bl	8003b4c <__sinit>
 800485e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004860:	07db      	lsls	r3, r3, #31
 8004862:	d405      	bmi.n	8004870 <_vfiprintf_r+0x2c>
 8004864:	89bb      	ldrh	r3, [r7, #12]
 8004866:	059b      	lsls	r3, r3, #22
 8004868:	d402      	bmi.n	8004870 <_vfiprintf_r+0x2c>
 800486a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800486c:	f7ff fa91 	bl	8003d92 <__retarget_lock_acquire_recursive>
 8004870:	89bb      	ldrh	r3, [r7, #12]
 8004872:	071b      	lsls	r3, r3, #28
 8004874:	d502      	bpl.n	800487c <_vfiprintf_r+0x38>
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d113      	bne.n	80048a4 <_vfiprintf_r+0x60>
 800487c:	0039      	movs	r1, r7
 800487e:	9803      	ldr	r0, [sp, #12]
 8004880:	f000 f93e 	bl	8004b00 <__swsetup_r>
 8004884:	2800      	cmp	r0, #0
 8004886:	d00d      	beq.n	80048a4 <_vfiprintf_r+0x60>
 8004888:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800488a:	07db      	lsls	r3, r3, #31
 800488c:	d503      	bpl.n	8004896 <_vfiprintf_r+0x52>
 800488e:	2001      	movs	r0, #1
 8004890:	4240      	negs	r0, r0
 8004892:	b021      	add	sp, #132	@ 0x84
 8004894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004896:	89bb      	ldrh	r3, [r7, #12]
 8004898:	059b      	lsls	r3, r3, #22
 800489a:	d4f8      	bmi.n	800488e <_vfiprintf_r+0x4a>
 800489c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800489e:	f7ff fa79 	bl	8003d94 <__retarget_lock_release_recursive>
 80048a2:	e7f4      	b.n	800488e <_vfiprintf_r+0x4a>
 80048a4:	2300      	movs	r3, #0
 80048a6:	ac08      	add	r4, sp, #32
 80048a8:	6163      	str	r3, [r4, #20]
 80048aa:	3320      	adds	r3, #32
 80048ac:	7663      	strb	r3, [r4, #25]
 80048ae:	3310      	adds	r3, #16
 80048b0:	76a3      	strb	r3, [r4, #26]
 80048b2:	9607      	str	r6, [sp, #28]
 80048b4:	002e      	movs	r6, r5
 80048b6:	7833      	ldrb	r3, [r6, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <_vfiprintf_r+0x7c>
 80048bc:	2b25      	cmp	r3, #37	@ 0x25
 80048be:	d148      	bne.n	8004952 <_vfiprintf_r+0x10e>
 80048c0:	1b73      	subs	r3, r6, r5
 80048c2:	9305      	str	r3, [sp, #20]
 80048c4:	42ae      	cmp	r6, r5
 80048c6:	d00b      	beq.n	80048e0 <_vfiprintf_r+0x9c>
 80048c8:	002a      	movs	r2, r5
 80048ca:	0039      	movs	r1, r7
 80048cc:	9803      	ldr	r0, [sp, #12]
 80048ce:	f7ff ffa7 	bl	8004820 <__sfputs_r>
 80048d2:	3001      	adds	r0, #1
 80048d4:	d100      	bne.n	80048d8 <_vfiprintf_r+0x94>
 80048d6:	e0ae      	b.n	8004a36 <_vfiprintf_r+0x1f2>
 80048d8:	6963      	ldr	r3, [r4, #20]
 80048da:	9a05      	ldr	r2, [sp, #20]
 80048dc:	189b      	adds	r3, r3, r2
 80048de:	6163      	str	r3, [r4, #20]
 80048e0:	7833      	ldrb	r3, [r6, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d100      	bne.n	80048e8 <_vfiprintf_r+0xa4>
 80048e6:	e0a6      	b.n	8004a36 <_vfiprintf_r+0x1f2>
 80048e8:	2201      	movs	r2, #1
 80048ea:	2300      	movs	r3, #0
 80048ec:	4252      	negs	r2, r2
 80048ee:	6062      	str	r2, [r4, #4]
 80048f0:	a904      	add	r1, sp, #16
 80048f2:	3254      	adds	r2, #84	@ 0x54
 80048f4:	1852      	adds	r2, r2, r1
 80048f6:	1c75      	adds	r5, r6, #1
 80048f8:	6023      	str	r3, [r4, #0]
 80048fa:	60e3      	str	r3, [r4, #12]
 80048fc:	60a3      	str	r3, [r4, #8]
 80048fe:	7013      	strb	r3, [r2, #0]
 8004900:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004902:	4b59      	ldr	r3, [pc, #356]	@ (8004a68 <_vfiprintf_r+0x224>)
 8004904:	2205      	movs	r2, #5
 8004906:	0018      	movs	r0, r3
 8004908:	7829      	ldrb	r1, [r5, #0]
 800490a:	9305      	str	r3, [sp, #20]
 800490c:	f7ff ff28 	bl	8004760 <memchr>
 8004910:	1c6e      	adds	r6, r5, #1
 8004912:	2800      	cmp	r0, #0
 8004914:	d11f      	bne.n	8004956 <_vfiprintf_r+0x112>
 8004916:	6822      	ldr	r2, [r4, #0]
 8004918:	06d3      	lsls	r3, r2, #27
 800491a:	d504      	bpl.n	8004926 <_vfiprintf_r+0xe2>
 800491c:	2353      	movs	r3, #83	@ 0x53
 800491e:	a904      	add	r1, sp, #16
 8004920:	185b      	adds	r3, r3, r1
 8004922:	2120      	movs	r1, #32
 8004924:	7019      	strb	r1, [r3, #0]
 8004926:	0713      	lsls	r3, r2, #28
 8004928:	d504      	bpl.n	8004934 <_vfiprintf_r+0xf0>
 800492a:	2353      	movs	r3, #83	@ 0x53
 800492c:	a904      	add	r1, sp, #16
 800492e:	185b      	adds	r3, r3, r1
 8004930:	212b      	movs	r1, #43	@ 0x2b
 8004932:	7019      	strb	r1, [r3, #0]
 8004934:	782b      	ldrb	r3, [r5, #0]
 8004936:	2b2a      	cmp	r3, #42	@ 0x2a
 8004938:	d016      	beq.n	8004968 <_vfiprintf_r+0x124>
 800493a:	002e      	movs	r6, r5
 800493c:	2100      	movs	r1, #0
 800493e:	200a      	movs	r0, #10
 8004940:	68e3      	ldr	r3, [r4, #12]
 8004942:	7832      	ldrb	r2, [r6, #0]
 8004944:	1c75      	adds	r5, r6, #1
 8004946:	3a30      	subs	r2, #48	@ 0x30
 8004948:	2a09      	cmp	r2, #9
 800494a:	d950      	bls.n	80049ee <_vfiprintf_r+0x1aa>
 800494c:	2900      	cmp	r1, #0
 800494e:	d111      	bne.n	8004974 <_vfiprintf_r+0x130>
 8004950:	e017      	b.n	8004982 <_vfiprintf_r+0x13e>
 8004952:	3601      	adds	r6, #1
 8004954:	e7af      	b.n	80048b6 <_vfiprintf_r+0x72>
 8004956:	9b05      	ldr	r3, [sp, #20]
 8004958:	6822      	ldr	r2, [r4, #0]
 800495a:	1ac0      	subs	r0, r0, r3
 800495c:	2301      	movs	r3, #1
 800495e:	4083      	lsls	r3, r0
 8004960:	4313      	orrs	r3, r2
 8004962:	0035      	movs	r5, r6
 8004964:	6023      	str	r3, [r4, #0]
 8004966:	e7cc      	b.n	8004902 <_vfiprintf_r+0xbe>
 8004968:	9b07      	ldr	r3, [sp, #28]
 800496a:	1d19      	adds	r1, r3, #4
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	9107      	str	r1, [sp, #28]
 8004970:	2b00      	cmp	r3, #0
 8004972:	db01      	blt.n	8004978 <_vfiprintf_r+0x134>
 8004974:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004976:	e004      	b.n	8004982 <_vfiprintf_r+0x13e>
 8004978:	425b      	negs	r3, r3
 800497a:	60e3      	str	r3, [r4, #12]
 800497c:	2302      	movs	r3, #2
 800497e:	4313      	orrs	r3, r2
 8004980:	6023      	str	r3, [r4, #0]
 8004982:	7833      	ldrb	r3, [r6, #0]
 8004984:	2b2e      	cmp	r3, #46	@ 0x2e
 8004986:	d10c      	bne.n	80049a2 <_vfiprintf_r+0x15e>
 8004988:	7873      	ldrb	r3, [r6, #1]
 800498a:	2b2a      	cmp	r3, #42	@ 0x2a
 800498c:	d134      	bne.n	80049f8 <_vfiprintf_r+0x1b4>
 800498e:	9b07      	ldr	r3, [sp, #28]
 8004990:	3602      	adds	r6, #2
 8004992:	1d1a      	adds	r2, r3, #4
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	9207      	str	r2, [sp, #28]
 8004998:	2b00      	cmp	r3, #0
 800499a:	da01      	bge.n	80049a0 <_vfiprintf_r+0x15c>
 800499c:	2301      	movs	r3, #1
 800499e:	425b      	negs	r3, r3
 80049a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049a2:	4d32      	ldr	r5, [pc, #200]	@ (8004a6c <_vfiprintf_r+0x228>)
 80049a4:	2203      	movs	r2, #3
 80049a6:	0028      	movs	r0, r5
 80049a8:	7831      	ldrb	r1, [r6, #0]
 80049aa:	f7ff fed9 	bl	8004760 <memchr>
 80049ae:	2800      	cmp	r0, #0
 80049b0:	d006      	beq.n	80049c0 <_vfiprintf_r+0x17c>
 80049b2:	2340      	movs	r3, #64	@ 0x40
 80049b4:	1b40      	subs	r0, r0, r5
 80049b6:	4083      	lsls	r3, r0
 80049b8:	6822      	ldr	r2, [r4, #0]
 80049ba:	3601      	adds	r6, #1
 80049bc:	4313      	orrs	r3, r2
 80049be:	6023      	str	r3, [r4, #0]
 80049c0:	7831      	ldrb	r1, [r6, #0]
 80049c2:	2206      	movs	r2, #6
 80049c4:	482a      	ldr	r0, [pc, #168]	@ (8004a70 <_vfiprintf_r+0x22c>)
 80049c6:	1c75      	adds	r5, r6, #1
 80049c8:	7621      	strb	r1, [r4, #24]
 80049ca:	f7ff fec9 	bl	8004760 <memchr>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d040      	beq.n	8004a54 <_vfiprintf_r+0x210>
 80049d2:	4b28      	ldr	r3, [pc, #160]	@ (8004a74 <_vfiprintf_r+0x230>)
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d122      	bne.n	8004a1e <_vfiprintf_r+0x1da>
 80049d8:	2207      	movs	r2, #7
 80049da:	9b07      	ldr	r3, [sp, #28]
 80049dc:	3307      	adds	r3, #7
 80049de:	4393      	bics	r3, r2
 80049e0:	3308      	adds	r3, #8
 80049e2:	9307      	str	r3, [sp, #28]
 80049e4:	6963      	ldr	r3, [r4, #20]
 80049e6:	9a04      	ldr	r2, [sp, #16]
 80049e8:	189b      	adds	r3, r3, r2
 80049ea:	6163      	str	r3, [r4, #20]
 80049ec:	e762      	b.n	80048b4 <_vfiprintf_r+0x70>
 80049ee:	4343      	muls	r3, r0
 80049f0:	002e      	movs	r6, r5
 80049f2:	2101      	movs	r1, #1
 80049f4:	189b      	adds	r3, r3, r2
 80049f6:	e7a4      	b.n	8004942 <_vfiprintf_r+0xfe>
 80049f8:	2300      	movs	r3, #0
 80049fa:	200a      	movs	r0, #10
 80049fc:	0019      	movs	r1, r3
 80049fe:	3601      	adds	r6, #1
 8004a00:	6063      	str	r3, [r4, #4]
 8004a02:	7832      	ldrb	r2, [r6, #0]
 8004a04:	1c75      	adds	r5, r6, #1
 8004a06:	3a30      	subs	r2, #48	@ 0x30
 8004a08:	2a09      	cmp	r2, #9
 8004a0a:	d903      	bls.n	8004a14 <_vfiprintf_r+0x1d0>
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0c8      	beq.n	80049a2 <_vfiprintf_r+0x15e>
 8004a10:	9109      	str	r1, [sp, #36]	@ 0x24
 8004a12:	e7c6      	b.n	80049a2 <_vfiprintf_r+0x15e>
 8004a14:	4341      	muls	r1, r0
 8004a16:	002e      	movs	r6, r5
 8004a18:	2301      	movs	r3, #1
 8004a1a:	1889      	adds	r1, r1, r2
 8004a1c:	e7f1      	b.n	8004a02 <_vfiprintf_r+0x1be>
 8004a1e:	aa07      	add	r2, sp, #28
 8004a20:	9200      	str	r2, [sp, #0]
 8004a22:	0021      	movs	r1, r4
 8004a24:	003a      	movs	r2, r7
 8004a26:	4b14      	ldr	r3, [pc, #80]	@ (8004a78 <_vfiprintf_r+0x234>)
 8004a28:	9803      	ldr	r0, [sp, #12]
 8004a2a:	e000      	b.n	8004a2e <_vfiprintf_r+0x1ea>
 8004a2c:	bf00      	nop
 8004a2e:	9004      	str	r0, [sp, #16]
 8004a30:	9b04      	ldr	r3, [sp, #16]
 8004a32:	3301      	adds	r3, #1
 8004a34:	d1d6      	bne.n	80049e4 <_vfiprintf_r+0x1a0>
 8004a36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a38:	07db      	lsls	r3, r3, #31
 8004a3a:	d405      	bmi.n	8004a48 <_vfiprintf_r+0x204>
 8004a3c:	89bb      	ldrh	r3, [r7, #12]
 8004a3e:	059b      	lsls	r3, r3, #22
 8004a40:	d402      	bmi.n	8004a48 <_vfiprintf_r+0x204>
 8004a42:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a44:	f7ff f9a6 	bl	8003d94 <__retarget_lock_release_recursive>
 8004a48:	89bb      	ldrh	r3, [r7, #12]
 8004a4a:	065b      	lsls	r3, r3, #25
 8004a4c:	d500      	bpl.n	8004a50 <_vfiprintf_r+0x20c>
 8004a4e:	e71e      	b.n	800488e <_vfiprintf_r+0x4a>
 8004a50:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004a52:	e71e      	b.n	8004892 <_vfiprintf_r+0x4e>
 8004a54:	aa07      	add	r2, sp, #28
 8004a56:	9200      	str	r2, [sp, #0]
 8004a58:	0021      	movs	r1, r4
 8004a5a:	003a      	movs	r2, r7
 8004a5c:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <_vfiprintf_r+0x234>)
 8004a5e:	9803      	ldr	r0, [sp, #12]
 8004a60:	f7ff fc8c 	bl	800437c <_printf_i>
 8004a64:	e7e3      	b.n	8004a2e <_vfiprintf_r+0x1ea>
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	08004e83 	.word	0x08004e83
 8004a6c:	08004e89 	.word	0x08004e89
 8004a70:	08004e8d 	.word	0x08004e8d
 8004a74:	00000000 	.word	0x00000000
 8004a78:	08004821 	.word	0x08004821

08004a7c <__swbuf_r>:
 8004a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a7e:	0006      	movs	r6, r0
 8004a80:	000d      	movs	r5, r1
 8004a82:	0014      	movs	r4, r2
 8004a84:	2800      	cmp	r0, #0
 8004a86:	d004      	beq.n	8004a92 <__swbuf_r+0x16>
 8004a88:	6a03      	ldr	r3, [r0, #32]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <__swbuf_r+0x16>
 8004a8e:	f7ff f85d 	bl	8003b4c <__sinit>
 8004a92:	69a3      	ldr	r3, [r4, #24]
 8004a94:	60a3      	str	r3, [r4, #8]
 8004a96:	89a3      	ldrh	r3, [r4, #12]
 8004a98:	071b      	lsls	r3, r3, #28
 8004a9a:	d502      	bpl.n	8004aa2 <__swbuf_r+0x26>
 8004a9c:	6923      	ldr	r3, [r4, #16]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <__swbuf_r+0x3a>
 8004aa2:	0021      	movs	r1, r4
 8004aa4:	0030      	movs	r0, r6
 8004aa6:	f000 f82b 	bl	8004b00 <__swsetup_r>
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	d003      	beq.n	8004ab6 <__swbuf_r+0x3a>
 8004aae:	2501      	movs	r5, #1
 8004ab0:	426d      	negs	r5, r5
 8004ab2:	0028      	movs	r0, r5
 8004ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ab6:	6923      	ldr	r3, [r4, #16]
 8004ab8:	6820      	ldr	r0, [r4, #0]
 8004aba:	b2ef      	uxtb	r7, r5
 8004abc:	1ac0      	subs	r0, r0, r3
 8004abe:	6963      	ldr	r3, [r4, #20]
 8004ac0:	b2ed      	uxtb	r5, r5
 8004ac2:	4283      	cmp	r3, r0
 8004ac4:	dc05      	bgt.n	8004ad2 <__swbuf_r+0x56>
 8004ac6:	0021      	movs	r1, r4
 8004ac8:	0030      	movs	r0, r6
 8004aca:	f7ff fde9 	bl	80046a0 <_fflush_r>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	d1ed      	bne.n	8004aae <__swbuf_r+0x32>
 8004ad2:	68a3      	ldr	r3, [r4, #8]
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	60a3      	str	r3, [r4, #8]
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	6022      	str	r2, [r4, #0]
 8004ae0:	701f      	strb	r7, [r3, #0]
 8004ae2:	6963      	ldr	r3, [r4, #20]
 8004ae4:	4283      	cmp	r3, r0
 8004ae6:	d004      	beq.n	8004af2 <__swbuf_r+0x76>
 8004ae8:	89a3      	ldrh	r3, [r4, #12]
 8004aea:	07db      	lsls	r3, r3, #31
 8004aec:	d5e1      	bpl.n	8004ab2 <__swbuf_r+0x36>
 8004aee:	2d0a      	cmp	r5, #10
 8004af0:	d1df      	bne.n	8004ab2 <__swbuf_r+0x36>
 8004af2:	0021      	movs	r1, r4
 8004af4:	0030      	movs	r0, r6
 8004af6:	f7ff fdd3 	bl	80046a0 <_fflush_r>
 8004afa:	2800      	cmp	r0, #0
 8004afc:	d0d9      	beq.n	8004ab2 <__swbuf_r+0x36>
 8004afe:	e7d6      	b.n	8004aae <__swbuf_r+0x32>

08004b00 <__swsetup_r>:
 8004b00:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb8 <__swsetup_r+0xb8>)
 8004b02:	b570      	push	{r4, r5, r6, lr}
 8004b04:	0005      	movs	r5, r0
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	000c      	movs	r4, r1
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	d004      	beq.n	8004b18 <__swsetup_r+0x18>
 8004b0e:	6a03      	ldr	r3, [r0, #32]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <__swsetup_r+0x18>
 8004b14:	f7ff f81a 	bl	8003b4c <__sinit>
 8004b18:	220c      	movs	r2, #12
 8004b1a:	5ea3      	ldrsh	r3, [r4, r2]
 8004b1c:	071a      	lsls	r2, r3, #28
 8004b1e:	d423      	bmi.n	8004b68 <__swsetup_r+0x68>
 8004b20:	06da      	lsls	r2, r3, #27
 8004b22:	d407      	bmi.n	8004b34 <__swsetup_r+0x34>
 8004b24:	2209      	movs	r2, #9
 8004b26:	602a      	str	r2, [r5, #0]
 8004b28:	2240      	movs	r2, #64	@ 0x40
 8004b2a:	2001      	movs	r0, #1
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	81a3      	strh	r3, [r4, #12]
 8004b30:	4240      	negs	r0, r0
 8004b32:	e03a      	b.n	8004baa <__swsetup_r+0xaa>
 8004b34:	075b      	lsls	r3, r3, #29
 8004b36:	d513      	bpl.n	8004b60 <__swsetup_r+0x60>
 8004b38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b3a:	2900      	cmp	r1, #0
 8004b3c:	d008      	beq.n	8004b50 <__swsetup_r+0x50>
 8004b3e:	0023      	movs	r3, r4
 8004b40:	3344      	adds	r3, #68	@ 0x44
 8004b42:	4299      	cmp	r1, r3
 8004b44:	d002      	beq.n	8004b4c <__swsetup_r+0x4c>
 8004b46:	0028      	movs	r0, r5
 8004b48:	f7ff f944 	bl	8003dd4 <_free_r>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b50:	2224      	movs	r2, #36	@ 0x24
 8004b52:	89a3      	ldrh	r3, [r4, #12]
 8004b54:	4393      	bics	r3, r2
 8004b56:	81a3      	strh	r3, [r4, #12]
 8004b58:	2300      	movs	r3, #0
 8004b5a:	6063      	str	r3, [r4, #4]
 8004b5c:	6923      	ldr	r3, [r4, #16]
 8004b5e:	6023      	str	r3, [r4, #0]
 8004b60:	2308      	movs	r3, #8
 8004b62:	89a2      	ldrh	r2, [r4, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	81a3      	strh	r3, [r4, #12]
 8004b68:	6923      	ldr	r3, [r4, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <__swsetup_r+0x86>
 8004b6e:	21a0      	movs	r1, #160	@ 0xa0
 8004b70:	2280      	movs	r2, #128	@ 0x80
 8004b72:	89a3      	ldrh	r3, [r4, #12]
 8004b74:	0089      	lsls	r1, r1, #2
 8004b76:	0092      	lsls	r2, r2, #2
 8004b78:	400b      	ands	r3, r1
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d003      	beq.n	8004b86 <__swsetup_r+0x86>
 8004b7e:	0021      	movs	r1, r4
 8004b80:	0028      	movs	r0, r5
 8004b82:	f000 f897 	bl	8004cb4 <__smakebuf_r>
 8004b86:	220c      	movs	r2, #12
 8004b88:	5ea3      	ldrsh	r3, [r4, r2]
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	001a      	movs	r2, r3
 8004b8e:	400a      	ands	r2, r1
 8004b90:	420b      	tst	r3, r1
 8004b92:	d00b      	beq.n	8004bac <__swsetup_r+0xac>
 8004b94:	2200      	movs	r2, #0
 8004b96:	60a2      	str	r2, [r4, #8]
 8004b98:	6962      	ldr	r2, [r4, #20]
 8004b9a:	4252      	negs	r2, r2
 8004b9c:	61a2      	str	r2, [r4, #24]
 8004b9e:	2000      	movs	r0, #0
 8004ba0:	6922      	ldr	r2, [r4, #16]
 8004ba2:	4282      	cmp	r2, r0
 8004ba4:	d101      	bne.n	8004baa <__swsetup_r+0xaa>
 8004ba6:	061a      	lsls	r2, r3, #24
 8004ba8:	d4be      	bmi.n	8004b28 <__swsetup_r+0x28>
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	0799      	lsls	r1, r3, #30
 8004bae:	d400      	bmi.n	8004bb2 <__swsetup_r+0xb2>
 8004bb0:	6962      	ldr	r2, [r4, #20]
 8004bb2:	60a2      	str	r2, [r4, #8]
 8004bb4:	e7f3      	b.n	8004b9e <__swsetup_r+0x9e>
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	2000001c 	.word	0x2000001c

08004bbc <_raise_r>:
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	0004      	movs	r4, r0
 8004bc0:	000d      	movs	r5, r1
 8004bc2:	291f      	cmp	r1, #31
 8004bc4:	d904      	bls.n	8004bd0 <_raise_r+0x14>
 8004bc6:	2316      	movs	r3, #22
 8004bc8:	6003      	str	r3, [r0, #0]
 8004bca:	2001      	movs	r0, #1
 8004bcc:	4240      	negs	r0, r0
 8004bce:	bd70      	pop	{r4, r5, r6, pc}
 8004bd0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d004      	beq.n	8004be0 <_raise_r+0x24>
 8004bd6:	008a      	lsls	r2, r1, #2
 8004bd8:	189b      	adds	r3, r3, r2
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	2a00      	cmp	r2, #0
 8004bde:	d108      	bne.n	8004bf2 <_raise_r+0x36>
 8004be0:	0020      	movs	r0, r4
 8004be2:	f000 f831 	bl	8004c48 <_getpid_r>
 8004be6:	002a      	movs	r2, r5
 8004be8:	0001      	movs	r1, r0
 8004bea:	0020      	movs	r0, r4
 8004bec:	f000 f81a 	bl	8004c24 <_kill_r>
 8004bf0:	e7ed      	b.n	8004bce <_raise_r+0x12>
 8004bf2:	2a01      	cmp	r2, #1
 8004bf4:	d009      	beq.n	8004c0a <_raise_r+0x4e>
 8004bf6:	1c51      	adds	r1, r2, #1
 8004bf8:	d103      	bne.n	8004c02 <_raise_r+0x46>
 8004bfa:	2316      	movs	r3, #22
 8004bfc:	6003      	str	r3, [r0, #0]
 8004bfe:	2001      	movs	r0, #1
 8004c00:	e7e5      	b.n	8004bce <_raise_r+0x12>
 8004c02:	2100      	movs	r1, #0
 8004c04:	0028      	movs	r0, r5
 8004c06:	6019      	str	r1, [r3, #0]
 8004c08:	4790      	blx	r2
 8004c0a:	2000      	movs	r0, #0
 8004c0c:	e7df      	b.n	8004bce <_raise_r+0x12>
	...

08004c10 <raise>:
 8004c10:	b510      	push	{r4, lr}
 8004c12:	4b03      	ldr	r3, [pc, #12]	@ (8004c20 <raise+0x10>)
 8004c14:	0001      	movs	r1, r0
 8004c16:	6818      	ldr	r0, [r3, #0]
 8004c18:	f7ff ffd0 	bl	8004bbc <_raise_r>
 8004c1c:	bd10      	pop	{r4, pc}
 8004c1e:	46c0      	nop			@ (mov r8, r8)
 8004c20:	2000001c 	.word	0x2000001c

08004c24 <_kill_r>:
 8004c24:	2300      	movs	r3, #0
 8004c26:	b570      	push	{r4, r5, r6, lr}
 8004c28:	4d06      	ldr	r5, [pc, #24]	@ (8004c44 <_kill_r+0x20>)
 8004c2a:	0004      	movs	r4, r0
 8004c2c:	0008      	movs	r0, r1
 8004c2e:	0011      	movs	r1, r2
 8004c30:	602b      	str	r3, [r5, #0]
 8004c32:	f7fc fb4b 	bl	80012cc <_kill>
 8004c36:	1c43      	adds	r3, r0, #1
 8004c38:	d103      	bne.n	8004c42 <_kill_r+0x1e>
 8004c3a:	682b      	ldr	r3, [r5, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d000      	beq.n	8004c42 <_kill_r+0x1e>
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	bd70      	pop	{r4, r5, r6, pc}
 8004c44:	200005b4 	.word	0x200005b4

08004c48 <_getpid_r>:
 8004c48:	b510      	push	{r4, lr}
 8004c4a:	f7fc fb39 	bl	80012c0 <_getpid>
 8004c4e:	bd10      	pop	{r4, pc}

08004c50 <_malloc_usable_size_r>:
 8004c50:	1f0b      	subs	r3, r1, #4
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	1f18      	subs	r0, r3, #4
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	da01      	bge.n	8004c5e <_malloc_usable_size_r+0xe>
 8004c5a:	580b      	ldr	r3, [r1, r0]
 8004c5c:	18c0      	adds	r0, r0, r3
 8004c5e:	4770      	bx	lr

08004c60 <__swhatbuf_r>:
 8004c60:	b570      	push	{r4, r5, r6, lr}
 8004c62:	000e      	movs	r6, r1
 8004c64:	001d      	movs	r5, r3
 8004c66:	230e      	movs	r3, #14
 8004c68:	5ec9      	ldrsh	r1, [r1, r3]
 8004c6a:	0014      	movs	r4, r2
 8004c6c:	b096      	sub	sp, #88	@ 0x58
 8004c6e:	2900      	cmp	r1, #0
 8004c70:	da0c      	bge.n	8004c8c <__swhatbuf_r+0x2c>
 8004c72:	89b2      	ldrh	r2, [r6, #12]
 8004c74:	2380      	movs	r3, #128	@ 0x80
 8004c76:	0011      	movs	r1, r2
 8004c78:	4019      	ands	r1, r3
 8004c7a:	421a      	tst	r2, r3
 8004c7c:	d114      	bne.n	8004ca8 <__swhatbuf_r+0x48>
 8004c7e:	2380      	movs	r3, #128	@ 0x80
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	2000      	movs	r0, #0
 8004c84:	6029      	str	r1, [r5, #0]
 8004c86:	6023      	str	r3, [r4, #0]
 8004c88:	b016      	add	sp, #88	@ 0x58
 8004c8a:	bd70      	pop	{r4, r5, r6, pc}
 8004c8c:	466a      	mov	r2, sp
 8004c8e:	f000 f853 	bl	8004d38 <_fstat_r>
 8004c92:	2800      	cmp	r0, #0
 8004c94:	dbed      	blt.n	8004c72 <__swhatbuf_r+0x12>
 8004c96:	23f0      	movs	r3, #240	@ 0xf0
 8004c98:	9901      	ldr	r1, [sp, #4]
 8004c9a:	021b      	lsls	r3, r3, #8
 8004c9c:	4019      	ands	r1, r3
 8004c9e:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <__swhatbuf_r+0x50>)
 8004ca0:	18c9      	adds	r1, r1, r3
 8004ca2:	424b      	negs	r3, r1
 8004ca4:	4159      	adcs	r1, r3
 8004ca6:	e7ea      	b.n	8004c7e <__swhatbuf_r+0x1e>
 8004ca8:	2100      	movs	r1, #0
 8004caa:	2340      	movs	r3, #64	@ 0x40
 8004cac:	e7e9      	b.n	8004c82 <__swhatbuf_r+0x22>
 8004cae:	46c0      	nop			@ (mov r8, r8)
 8004cb0:	ffffe000 	.word	0xffffe000

08004cb4 <__smakebuf_r>:
 8004cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cb6:	2602      	movs	r6, #2
 8004cb8:	898b      	ldrh	r3, [r1, #12]
 8004cba:	0005      	movs	r5, r0
 8004cbc:	000c      	movs	r4, r1
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	4233      	tst	r3, r6
 8004cc2:	d007      	beq.n	8004cd4 <__smakebuf_r+0x20>
 8004cc4:	0023      	movs	r3, r4
 8004cc6:	3347      	adds	r3, #71	@ 0x47
 8004cc8:	6023      	str	r3, [r4, #0]
 8004cca:	6123      	str	r3, [r4, #16]
 8004ccc:	2301      	movs	r3, #1
 8004cce:	6163      	str	r3, [r4, #20]
 8004cd0:	b005      	add	sp, #20
 8004cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd4:	ab03      	add	r3, sp, #12
 8004cd6:	aa02      	add	r2, sp, #8
 8004cd8:	f7ff ffc2 	bl	8004c60 <__swhatbuf_r>
 8004cdc:	9f02      	ldr	r7, [sp, #8]
 8004cde:	9001      	str	r0, [sp, #4]
 8004ce0:	0039      	movs	r1, r7
 8004ce2:	0028      	movs	r0, r5
 8004ce4:	f7ff f8ec 	bl	8003ec0 <_malloc_r>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d108      	bne.n	8004cfe <__smakebuf_r+0x4a>
 8004cec:	220c      	movs	r2, #12
 8004cee:	5ea3      	ldrsh	r3, [r4, r2]
 8004cf0:	059a      	lsls	r2, r3, #22
 8004cf2:	d4ed      	bmi.n	8004cd0 <__smakebuf_r+0x1c>
 8004cf4:	2203      	movs	r2, #3
 8004cf6:	4393      	bics	r3, r2
 8004cf8:	431e      	orrs	r6, r3
 8004cfa:	81a6      	strh	r6, [r4, #12]
 8004cfc:	e7e2      	b.n	8004cc4 <__smakebuf_r+0x10>
 8004cfe:	2380      	movs	r3, #128	@ 0x80
 8004d00:	89a2      	ldrh	r2, [r4, #12]
 8004d02:	6020      	str	r0, [r4, #0]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	81a3      	strh	r3, [r4, #12]
 8004d08:	9b03      	ldr	r3, [sp, #12]
 8004d0a:	6120      	str	r0, [r4, #16]
 8004d0c:	6167      	str	r7, [r4, #20]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00c      	beq.n	8004d2c <__smakebuf_r+0x78>
 8004d12:	0028      	movs	r0, r5
 8004d14:	230e      	movs	r3, #14
 8004d16:	5ee1      	ldrsh	r1, [r4, r3]
 8004d18:	f000 f820 	bl	8004d5c <_isatty_r>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d005      	beq.n	8004d2c <__smakebuf_r+0x78>
 8004d20:	2303      	movs	r3, #3
 8004d22:	89a2      	ldrh	r2, [r4, #12]
 8004d24:	439a      	bics	r2, r3
 8004d26:	3b02      	subs	r3, #2
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	81a3      	strh	r3, [r4, #12]
 8004d2c:	89a3      	ldrh	r3, [r4, #12]
 8004d2e:	9a01      	ldr	r2, [sp, #4]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	81a3      	strh	r3, [r4, #12]
 8004d34:	e7cc      	b.n	8004cd0 <__smakebuf_r+0x1c>
	...

08004d38 <_fstat_r>:
 8004d38:	2300      	movs	r3, #0
 8004d3a:	b570      	push	{r4, r5, r6, lr}
 8004d3c:	4d06      	ldr	r5, [pc, #24]	@ (8004d58 <_fstat_r+0x20>)
 8004d3e:	0004      	movs	r4, r0
 8004d40:	0008      	movs	r0, r1
 8004d42:	0011      	movs	r1, r2
 8004d44:	602b      	str	r3, [r5, #0]
 8004d46:	f7fc fb21 	bl	800138c <_fstat>
 8004d4a:	1c43      	adds	r3, r0, #1
 8004d4c:	d103      	bne.n	8004d56 <_fstat_r+0x1e>
 8004d4e:	682b      	ldr	r3, [r5, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d000      	beq.n	8004d56 <_fstat_r+0x1e>
 8004d54:	6023      	str	r3, [r4, #0]
 8004d56:	bd70      	pop	{r4, r5, r6, pc}
 8004d58:	200005b4 	.word	0x200005b4

08004d5c <_isatty_r>:
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	b570      	push	{r4, r5, r6, lr}
 8004d60:	4d06      	ldr	r5, [pc, #24]	@ (8004d7c <_isatty_r+0x20>)
 8004d62:	0004      	movs	r4, r0
 8004d64:	0008      	movs	r0, r1
 8004d66:	602b      	str	r3, [r5, #0]
 8004d68:	f7fc fb1e 	bl	80013a8 <_isatty>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d103      	bne.n	8004d78 <_isatty_r+0x1c>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d000      	beq.n	8004d78 <_isatty_r+0x1c>
 8004d76:	6023      	str	r3, [r4, #0]
 8004d78:	bd70      	pop	{r4, r5, r6, pc}
 8004d7a:	46c0      	nop			@ (mov r8, r8)
 8004d7c:	200005b4 	.word	0x200005b4

08004d80 <_init>:
 8004d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d82:	46c0      	nop			@ (mov r8, r8)
 8004d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d86:	bc08      	pop	{r3}
 8004d88:	469e      	mov	lr, r3
 8004d8a:	4770      	bx	lr

08004d8c <_fini>:
 8004d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d92:	bc08      	pop	{r3}
 8004d94:	469e      	mov	lr, r3
 8004d96:	4770      	bx	lr
