//This is a sample file , for exploring the verilog , projects .