// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bigint_math_bigint_mul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_q0,
        a_address0,
        a_ce0,
        a_q0,
        b_address0,
        b_ce0,
        b_q0
);

parameter    ap_ST_st1_fsm_0 = 21'b1;
parameter    ap_ST_st2_fsm_1 = 21'b10;
parameter    ap_ST_st3_fsm_2 = 21'b100;
parameter    ap_ST_st4_fsm_3 = 21'b1000;
parameter    ap_ST_st5_fsm_4 = 21'b10000;
parameter    ap_ST_st6_fsm_5 = 21'b100000;
parameter    ap_ST_st7_fsm_6 = 21'b1000000;
parameter    ap_ST_st8_fsm_7 = 21'b10000000;
parameter    ap_ST_st9_fsm_8 = 21'b100000000;
parameter    ap_ST_st10_fsm_9 = 21'b1000000000;
parameter    ap_ST_st11_fsm_10 = 21'b10000000000;
parameter    ap_ST_st12_fsm_11 = 21'b100000000000;
parameter    ap_ST_st13_fsm_12 = 21'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 21'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 21'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 21'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 21'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 21'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 21'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 21'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 21'b100000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_3FE = 10'b1111111110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
input  [7:0] out_r_q0;
output  [7:0] a_address0;
output   a_ce0;
input  [7:0] a_q0;
output  [7:0] b_address0;
output   b_ce0;
input  [7:0] b_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg a_ce0;
reg b_ce0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_38;
wire   [7:0] sum_q0;
reg   [7:0] reg_243;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_67;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_74;
wire   [8:0] i_8_fu_253_p2;
reg   [8:0] i_8_reg_458;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_84;
wire   [63:0] tmp_i_fu_259_p1;
reg   [63:0] tmp_i_reg_463;
wire   [0:0] exitcond_i_fu_247_p2;
wire   [8:0] i_9_fu_270_p2;
reg   [8:0] i_9_reg_476;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_101;
wire   [63:0] tmp_i5_fu_276_p1;
reg   [63:0] tmp_i5_reg_481;
wire   [0:0] exitcond_i4_fu_264_p2;
wire   [8:0] i_4_fu_287_p2;
reg   [8:0] i_4_reg_494;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_117;
wire   [8:0] k_fu_293_p2;
reg   [8:0] k_reg_499;
wire   [0:0] exitcond1_fu_281_p2;
wire   [7:0] tempB_q0;
reg  signed [7:0] tempB_load_reg_509;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_133;
wire   [15:0] tmp_cast_fu_304_p1;
reg   [15:0] tmp_cast_reg_514;
wire   [8:0] j_5_fu_314_p2;
reg   [8:0] j_5_reg_522;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_144;
wire   [0:0] exitcond_fu_308_p2;
wire   [7:0] prod_fu_331_p2;
reg   [7:0] prod_reg_532;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_158;
wire   [7:0] carry_fu_345_p4;
reg   [7:0] carry_reg_538;
wire   [0:0] tmp_37_fu_361_p2;
reg   [0:0] tmp_37_reg_544;
reg   [7:0] sum_addr_1_reg_548;
wire   [0:0] tmp_9_fu_385_p3;
reg   [0:0] tmp_9_reg_553;
reg   [7:0] sum_addr_2_reg_557;
wire   [7:0] tmp_44_fu_404_p2;
reg   [7:0] tmp_44_reg_562;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_182;
reg   [7:0] sum_addr_3_reg_567;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_191;
wire   [0:0] tmp_10_fu_427_p3;
reg   [0:0] tmp_10_reg_572;
reg   [7:0] sum_addr_reg_576;
wire   [7:0] tmp_50_fu_450_p2;
reg   [7:0] tmp_50_reg_581;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_207;
wire   [8:0] grp_fu_237_p2;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_216;
reg   [7:0] sum_address0;
reg    sum_ce0;
reg    sum_we0;
reg   [7:0] sum_d0;
reg   [7:0] tempA_address0;
reg    tempA_ce0;
reg    tempA_we0;
reg   [7:0] tempA_d0;
wire   [7:0] tempA_q0;
reg   [7:0] tempB_address0;
reg    tempB_ce0;
reg    tempB_we0;
reg   [7:0] tempB_d0;
wire    grp_bigint_math_bigint_add_1_fu_210_ap_start;
wire    grp_bigint_math_bigint_add_1_fu_210_ap_done;
wire    grp_bigint_math_bigint_add_1_fu_210_ap_idle;
wire    grp_bigint_math_bigint_add_1_fu_210_ap_ready;
wire   [7:0] grp_bigint_math_bigint_add_1_fu_210_out_r_address0;
wire    grp_bigint_math_bigint_add_1_fu_210_out_r_ce0;
wire    grp_bigint_math_bigint_add_1_fu_210_out_r_we0;
wire   [7:0] grp_bigint_math_bigint_add_1_fu_210_out_r_d0;
wire   [7:0] grp_bigint_math_bigint_add_1_fu_210_b_address0;
wire    grp_bigint_math_bigint_add_1_fu_210_b_ce0;
wire    grp_bigint_math_bigint_zero_fu_217_ap_start;
wire    grp_bigint_math_bigint_zero_fu_217_ap_done;
wire    grp_bigint_math_bigint_zero_fu_217_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_217_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_217_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_217_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_217_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_217_in_r_d0;
wire    grp_bigint_math_bigint_zero_fu_223_ap_start;
wire    grp_bigint_math_bigint_zero_fu_223_ap_done;
wire    grp_bigint_math_bigint_zero_fu_223_ap_idle;
wire    grp_bigint_math_bigint_zero_fu_223_ap_ready;
wire   [7:0] grp_bigint_math_bigint_zero_fu_223_in_r_address0;
wire    grp_bigint_math_bigint_zero_fu_223_in_r_ce0;
wire    grp_bigint_math_bigint_zero_fu_223_in_r_we0;
wire   [7:0] grp_bigint_math_bigint_zero_fu_223_in_r_d0;
reg   [8:0] i_i_reg_156;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_282;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_294;
reg   [8:0] i_i3_reg_167;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_303;
reg   [8:0] i_reg_178;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_314;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_322;
reg   [8:0] j_reg_189;
reg   [8:0] k5_reg_200;
reg    ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_339;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_354;
reg    ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start;
wire   [63:0] tmp_fu_299_p1;
wire   [63:0] tmp_32_fu_326_p1;
wire  signed [63:0] tmp_38_fu_367_p1;
wire  signed [63:0] tmp_42_fu_399_p1;
wire  signed [63:0] tmp_s_fu_409_p1;
wire  signed [63:0] tmp_48_fu_445_p1;
wire   [7:0] grp_fu_230_p2;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_381;
wire  signed [7:0] tmp_cast_fu_304_p0;
wire   [8:0] tmp_31_fu_320_p2;
wire  signed [7:0] prod_fu_331_p1;
wire  signed [7:0] tmp_33_cast_fu_336_p0;
wire   [7:0] tmp_34_fu_340_p0;
wire   [7:0] tmp_34_fu_340_p1;
wire   [15:0] tmp_34_fu_340_p2;
wire   [7:0] tmp_36_fu_355_p2;
wire   [8:0] tmp_39_cast_fu_372_p1;
wire   [8:0] tmp_40_cast_fu_376_p1;
wire   [8:0] tmp_40_fu_379_p2;
wire   [8:0] tmp_41_fu_393_p2;
wire   [8:0] tmp_51_cast_fu_414_p1;
wire   [8:0] tmp_52_cast_fu_418_p1;
wire   [8:0] tmp_46_fu_421_p2;
wire  signed [9:0] k5_cast_fu_435_p1;
wire   [9:0] tmp_47_fu_439_p2;
reg   [20:0] ap_NS_fsm;
wire   [15:0] tmp_34_fu_340_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'b1;
#0 ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start = 1'b0;
#0 ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start = 1'b0;
end

bigint_math_bigint_add_tempA #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sum_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_address0),
    .ce0(sum_ce0),
    .we0(sum_we0),
    .d0(sum_d0),
    .q0(sum_q0)
);

bigint_math_bigint_add_tempA #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempA_address0),
    .ce0(tempA_ce0),
    .we0(tempA_we0),
    .d0(tempA_d0),
    .q0(tempA_q0)
);

bigint_math_bigint_add_tempA #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tempB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tempB_address0),
    .ce0(tempB_ce0),
    .we0(tempB_we0),
    .d0(tempB_d0),
    .q0(tempB_q0)
);

bigint_math_bigint_add_1 grp_bigint_math_bigint_add_1_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_add_1_fu_210_ap_start),
    .ap_done(grp_bigint_math_bigint_add_1_fu_210_ap_done),
    .ap_idle(grp_bigint_math_bigint_add_1_fu_210_ap_idle),
    .ap_ready(grp_bigint_math_bigint_add_1_fu_210_ap_ready),
    .out_r_address0(grp_bigint_math_bigint_add_1_fu_210_out_r_address0),
    .out_r_ce0(grp_bigint_math_bigint_add_1_fu_210_out_r_ce0),
    .out_r_we0(grp_bigint_math_bigint_add_1_fu_210_out_r_we0),
    .out_r_d0(grp_bigint_math_bigint_add_1_fu_210_out_r_d0),
    .out_r_q0(out_r_q0),
    .b_address0(grp_bigint_math_bigint_add_1_fu_210_b_address0),
    .b_ce0(grp_bigint_math_bigint_add_1_fu_210_b_ce0),
    .b_q0(sum_q0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_217_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_217_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_217_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_217_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_217_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_217_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_217_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_217_in_r_d0)
);

bigint_math_bigint_zero grp_bigint_math_bigint_zero_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bigint_math_bigint_zero_fu_223_ap_start),
    .ap_done(grp_bigint_math_bigint_zero_fu_223_ap_done),
    .ap_idle(grp_bigint_math_bigint_zero_fu_223_ap_idle),
    .ap_ready(grp_bigint_math_bigint_zero_fu_223_ap_ready),
    .in_r_address0(grp_bigint_math_bigint_zero_fu_223_in_r_address0),
    .in_r_ce0(grp_bigint_math_bigint_zero_fu_223_in_r_ce0),
    .in_r_we0(grp_bigint_math_bigint_zero_fu_223_in_r_we0),
    .in_r_d0(grp_bigint_math_bigint_zero_fu_223_in_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) & ~(1'b0 == exitcond_fu_308_p2))) begin
            ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_add_1_fu_210_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_i4_fu_264_p2)) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_217_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == exitcond_i4_fu_264_p2)))) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bigint_math_bigint_zero_fu_223_ap_ready)) begin
            ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond_i_fu_247_p2 == 1'b0))) begin
        i_i3_reg_167 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_i3_reg_167 <= i_9_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_i_reg_156 <= i_8_reg_458;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~((1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_223_ap_done)))) begin
        i_i_reg_156 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done))) begin
        i_reg_178 <= i_4_reg_494;
    end else if ((~((1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_223_ap_done)) & (1'b1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        i_reg_178 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        j_reg_189 <= j_5_reg_522;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        j_reg_189 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        k5_reg_200 <= grp_fu_237_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        k5_reg_200 <= k_reg_499;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        carry_reg_538 <= {{tmp_34_fu_340_p2[ap_const_lv32_F : ap_const_lv32_8]}};
        prod_reg_532 <= prod_fu_331_p2;
        tmp_37_reg_544 <= tmp_37_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        i_4_reg_494 <= i_4_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_8_reg_458 <= i_8_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_9_reg_476 <= i_9_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        j_5_reg_522 <= j_5_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & (1'b0 == exitcond1_fu_281_p2))) begin
        k_reg_499 <= k_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        reg_243 <= sum_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & (1'b0 == tmp_37_fu_361_p2))) begin
        sum_addr_1_reg_548 <= tmp_38_fu_367_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(1'b0 == tmp_9_fu_385_p3))) begin
        sum_addr_2_reg_557 <= tmp_42_fu_399_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        sum_addr_3_reg_567 <= tmp_s_fu_409_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(1'b0 == tmp_10_fu_427_p3))) begin
        sum_addr_reg_576 <= tmp_48_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tempB_load_reg_509 <= tempB_q0;
        tmp_cast_reg_514[7 : 0] <= tmp_cast_fu_304_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tmp_10_reg_572 <= tmp_46_fu_421_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        tmp_44_reg_562 <= tmp_44_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        tmp_50_reg_581 <= tmp_50_fu_450_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_9_reg_553 <= tmp_40_fu_379_p2[ap_const_lv32_8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == exitcond_i4_fu_264_p2))) begin
        tmp_i5_reg_481[8 : 0] <= tmp_i5_fu_276_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (exitcond_i_fu_247_p2 == 1'b0))) begin
        tmp_i_reg_463[8 : 0] <= tmp_i_fu_259_p1[8 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond1_fu_281_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(1'b0 == exitcond1_fu_281_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_144) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_158) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_67) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_182) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_381) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_191) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_74) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_207) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_216) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_339) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_38) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_354) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_322) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_282) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_84) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_294) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_101) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_303) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_314) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_117) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_133) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_address0 = grp_bigint_math_bigint_zero_fu_217_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_r_address0 = grp_bigint_math_bigint_add_1_fu_210_out_r_address0;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_ce0 = grp_bigint_math_bigint_zero_fu_217_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_r_ce0 = grp_bigint_math_bigint_add_1_fu_210_out_r_ce0;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_d0 = grp_bigint_math_bigint_zero_fu_217_in_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_r_d0 = grp_bigint_math_bigint_add_1_fu_210_out_r_d0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        out_r_we0 = grp_bigint_math_bigint_zero_fu_217_in_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        out_r_we0 = grp_bigint_math_bigint_add_1_fu_210_out_r_we0;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        sum_address0 = sum_addr_3_reg_567;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        sum_address0 = sum_addr_reg_576;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        sum_address0 = sum_addr_1_reg_548;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        sum_address0 = sum_addr_2_reg_557;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        sum_address0 = tmp_48_fu_445_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        sum_address0 = tmp_s_fu_409_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        sum_address0 = tmp_42_fu_399_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        sum_address0 = tmp_38_fu_367_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        sum_address0 = grp_bigint_math_bigint_zero_fu_223_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        sum_address0 = grp_bigint_math_bigint_zero_fu_217_in_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        sum_address0 = grp_bigint_math_bigint_add_1_fu_210_b_address0;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16) | (1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        sum_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        sum_ce0 = grp_bigint_math_bigint_zero_fu_223_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        sum_ce0 = grp_bigint_math_bigint_zero_fu_217_in_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        sum_ce0 = grp_bigint_math_bigint_add_1_fu_210_b_ce0;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        sum_d0 = tmp_50_reg_581;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        sum_d0 = tmp_44_reg_562;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        sum_d0 = grp_fu_230_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        sum_d0 = grp_bigint_math_bigint_zero_fu_223_in_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        sum_d0 = grp_bigint_math_bigint_zero_fu_217_in_r_d0;
    end else begin
        sum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(1'b0 == tmp_9_reg_553)) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == tmp_10_reg_572)) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == tmp_37_reg_544)))) begin
        sum_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        sum_we0 = grp_bigint_math_bigint_zero_fu_223_in_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        sum_we0 = grp_bigint_math_bigint_zero_fu_217_in_r_we0;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_address0 = tmp_i_reg_463;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tempA_address0 = tmp_32_fu_326_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_address0 = grp_bigint_math_bigint_zero_fu_217_in_r_address0;
    end else begin
        tempA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        tempA_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_ce0 = grp_bigint_math_bigint_zero_fu_217_in_r_ce0;
    end else begin
        tempA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_d0 = a_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_d0 = grp_bigint_math_bigint_zero_fu_217_in_r_d0;
    end else begin
        tempA_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tempA_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempA_we0 = grp_bigint_math_bigint_zero_fu_217_in_r_we0;
    end else begin
        tempA_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_address0 = tmp_i5_reg_481;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tempB_address0 = tmp_fu_299_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_address0 = grp_bigint_math_bigint_zero_fu_223_in_r_address0;
    end else begin
        tempB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        tempB_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_ce0 = grp_bigint_math_bigint_zero_fu_223_in_r_ce0;
    end else begin
        tempB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_d0 = b_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_d0 = grp_bigint_math_bigint_zero_fu_223_in_r_d0;
    end else begin
        tempB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tempB_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        tempB_we0 = grp_bigint_math_bigint_zero_fu_223_in_r_we0;
    end else begin
        tempB_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~((1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_223_ap_done))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(exitcond_i_fu_247_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == exitcond_i4_fu_264_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st7_fsm_6 : begin
            if (~((1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done) | (1'b0 == grp_bigint_math_bigint_zero_fu_223_ap_done))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == exitcond1_fu_281_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == exitcond_fu_308_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st11_fsm_10 : begin
            if (~(1'b0 == tmp_37_fu_361_p2)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st19_fsm_18 : begin
            if (~(1'b0 == grp_bigint_math_bigint_add_1_fu_210_ap_done)) begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            if (~(1'b0 == grp_bigint_math_bigint_zero_fu_217_ap_done)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = tmp_i_fu_259_p1;

always @ (*) begin
    ap_sig_101 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_117 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_133 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_144 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_158 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_182 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_191 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_207 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_216 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_282 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_294 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_303 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_314 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_322 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_339 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_354 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_38 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_381 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_67 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_74 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_84 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign b_address0 = tmp_i5_fu_276_p1;

assign carry_fu_345_p4 = {{tmp_34_fu_340_p2[ap_const_lv32_F : ap_const_lv32_8]}};

assign exitcond1_fu_281_p2 = ((i_reg_178 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_308_p2 = ((j_reg_189 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_i4_fu_264_p2 = ((i_i3_reg_167 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_i_fu_247_p2 = ((i_i_reg_156 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign grp_bigint_math_bigint_add_1_fu_210_ap_start = ap_reg_grp_bigint_math_bigint_add_1_fu_210_ap_start;

assign grp_bigint_math_bigint_zero_fu_217_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_217_ap_start;

assign grp_bigint_math_bigint_zero_fu_223_ap_start = ap_reg_grp_bigint_math_bigint_zero_fu_223_ap_start;

assign grp_fu_230_p2 = (ap_const_lv8_1 + sum_q0);

assign grp_fu_237_p2 = ($signed(k5_reg_200) + $signed(ap_const_lv9_1FF));

assign i_4_fu_287_p2 = (i_reg_178 + ap_const_lv9_1);

assign i_8_fu_253_p2 = (i_i_reg_156 + ap_const_lv9_1);

assign i_9_fu_270_p2 = (i_i3_reg_167 + ap_const_lv9_1);

assign j_5_fu_314_p2 = (j_reg_189 + ap_const_lv9_1);

assign k5_cast_fu_435_p1 = $signed(k5_reg_200);

assign k_fu_293_p2 = (ap_const_lv9_FF - i_reg_178);

assign prod_fu_331_p1 = tempA_q0;

assign prod_fu_331_p2 = ($signed(tempB_load_reg_509) * $signed(prod_fu_331_p1));

assign tmp_10_fu_427_p3 = tmp_46_fu_421_p2[ap_const_lv32_8];

assign tmp_31_fu_320_p2 = (ap_const_lv9_FF - j_reg_189);

assign tmp_32_fu_326_p1 = tmp_31_fu_320_p2;

assign tmp_33_cast_fu_336_p0 = tempA_q0;

assign tmp_34_fu_340_p0 = tmp_cast_reg_514;

assign tmp_34_fu_340_p1 = tmp_34_fu_340_p10;

assign tmp_34_fu_340_p10 = $unsigned(tmp_33_cast_fu_336_p0);

assign tmp_34_fu_340_p2 = (tmp_34_fu_340_p0 * tmp_34_fu_340_p1);

assign tmp_36_fu_355_p2 = (carry_fu_345_p4 | prod_fu_331_p2);

assign tmp_37_fu_361_p2 = ((tmp_36_fu_355_p2 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_38_fu_367_p1 = $signed(k5_reg_200);

assign tmp_39_cast_fu_372_p1 = sum_q0;

assign tmp_40_cast_fu_376_p1 = prod_reg_532;

assign tmp_40_fu_379_p2 = (tmp_39_cast_fu_372_p1 + tmp_40_cast_fu_376_p1);

assign tmp_41_fu_393_p2 = ($signed(ap_const_lv9_1FF) + $signed(k5_reg_200));

assign tmp_42_fu_399_p1 = $signed(tmp_41_fu_393_p2);

assign tmp_44_fu_404_p2 = (reg_243 + prod_reg_532);

assign tmp_46_fu_421_p2 = (tmp_51_cast_fu_414_p1 + tmp_52_cast_fu_418_p1);

assign tmp_47_fu_439_p2 = ($signed(ap_const_lv10_3FE) + $signed(k5_cast_fu_435_p1));

assign tmp_48_fu_445_p1 = $signed(tmp_47_fu_439_p2);

assign tmp_50_fu_450_p2 = (reg_243 + carry_reg_538);

assign tmp_51_cast_fu_414_p1 = sum_q0;

assign tmp_52_cast_fu_418_p1 = carry_reg_538;

assign tmp_9_fu_385_p3 = tmp_40_fu_379_p2[ap_const_lv32_8];

assign tmp_cast_fu_304_p0 = tempB_q0;

assign tmp_cast_fu_304_p1 = $unsigned(tmp_cast_fu_304_p0);

assign tmp_fu_299_p1 = k_fu_293_p2;

assign tmp_i5_fu_276_p1 = i_i3_reg_167;

assign tmp_i_fu_259_p1 = i_i_reg_156;

assign tmp_s_fu_409_p1 = $signed(grp_fu_237_p2);

always @ (posedge ap_clk) begin
    tmp_i_reg_463[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_i5_reg_481[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_cast_reg_514[15:8] <= 8'b00000000;
end

endmodule //bigint_math_bigint_mul
