{"Source Block": ["oh/src/common/hdl/oh_fifo_async.v@27:75@HdlStmIf", "      \n   //local wires\n   wire [AW-1:0]   wr_count;  // valid entries in fifo\n\n   generate\n      if(TARGET==\"GENERIC\") begin : basic   \n\t oh_fifo_generic #(.DEPTH(DEPTH),\n\t\t\t   .DW(DW))\n\t fifo_generic (\n\t\t       // Outputs\n\t\t       .full\t\t\t(full),\n\t\t       .prog_full\t\t(prog_full),\n\t\t       .dout\t\t\t(dout[DW-1:0]),\n\t\t       .empty\t\t\t(empty),\n\t\t       .rd_count\t\t(rd_count[AW-1:0]),\n\t\t       .wr_count\t\t(wr_count[AW-1:0]),\n\t\t       // Inputs\n\t\t       .nreset   \t\t(nreset),\n\t\t       .wr_clk\t\t\t(wr_clk),\n\t\t       .rd_clk\t\t\t(rd_clk),\n\t\t       .wr_en\t\t\t(wr_en),\n\t\t       .din\t\t\t(din[DW-1:0]),\n\t\t       .rd_en\t\t\t(rd_en));\n      end\n      else if (TARGET==\"XILINX\") begin : xilinx\n\t if((DW==104) & (DEPTH==32))\n\t   begin\t\n\t      fifo_async_104x32 \n\t\tfifo (\n\t\t      // Outputs\n\t\t      .full\t\t\t(full),\n\t\t      .prog_full\t\t(prog_full),\n\t\t      .dout\t\t\t(dout[DW-1:0]),\n\t\t      .empty\t\t\t(empty),\n\t\t      .rd_data_count\t\t(rd_count[AW-1:0]),\n\t\t      // Inputs\n\t\t      .rst\t\t\t(~nreset),\n\t\t      .wr_clk\t\t\t(wr_clk),\n\t\t      .rd_clk\t\t\t(rd_clk),\n\t\t      .wr_en\t\t\t(wr_en),\n\t\t      .din\t\t\t(din[DW-1:0]),\n\t\t      .rd_en\t\t\t(rd_en));\n\t   end // if ((DW==104) & (DEPTH==32))\n      end // block: xilinx   \n   endgenerate\n      \nendmodule // oh_fifo_async\n// Local Variables:\n// verilog-library-directories:(\".\" \"../fpga/\" \"../dv\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[53, "\t   begin\t\n"]], "Add": [[50, "      else if(TARGET==\"ASIC\") begin : asic   \n"], [50, "\t oh_fifo_generic #(.DEPTH(DEPTH),\n"], [50, "\t\t\t   .DW(DW))\n"], [50, "\t fifo_generic (\n"], [50, "\t\t       .full\t\t\t(full),\n"], [50, "\t\t       .prog_full\t\t(prog_full),\n"], [50, "\t\t       .dout\t\t\t(dout[DW-1:0]),\n"], [50, "\t\t       .empty\t\t\t(empty),\n"], [50, "\t\t       .rd_count\t\t(rd_count[AW-1:0]),\n"], [50, "\t\t       .wr_count\t\t(wr_count[AW-1:0]),\n"], [50, "\t\t       .nreset   \t\t(nreset),\n"], [50, "\t\t       .wr_clk\t\t\t(wr_clk),\n"], [50, "\t\t       .rd_clk\t\t\t(rd_clk),\n"], [50, "\t\t       .wr_en\t\t\t(wr_en),\n"], [50, "\t\t       .din\t\t\t(din[DW-1:0]),\n"], [50, "\t\t       .rd_en\t\t\t(rd_en));\n"], [50, "      end\n"], [53, "\t   begin : g104x32\t\n"]]}}