--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml led.twx led.ncd -o led.twr led.pcf -ucf led.ucf

Design file:              led.ncd
Physical constraint file: led.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1911 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.104ns.
--------------------------------------------------------------------------------

Paths for end point compteur.count_1 (SLICE_X7Y17.B2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_21 (FF)
  Destination:          compteur.count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_21 to compteur.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.CQ       Tcko                  0.525   compteur.count<22>
                                                       compteur.count_21
    SLICE_X4Y22.C1       net (fanout=7)        0.951   compteur.count<21>
    SLICE_X4Y22.CMUX     Tilo                  0.430   compteur.count<25>
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1_G
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1
    SLICE_X2Y20.B5       net (fanout=2)        0.894   N4
    SLICE_X2Y20.B        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223_1
    SLICE_X7Y17.B2       net (fanout=13)       1.648   compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X7Y17.CLK      Tas                   0.373   compteur.count<3>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT121
                                                       compteur.count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.563ns logic, 3.493ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_19 (FF)
  Destination:          compteur.count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_19 to compteur.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.DQ       Tcko                  0.430   compteur.count<19>
                                                       compteur.count_19
    SLICE_X4Y22.D1       net (fanout=3)        1.003   compteur.count<19>
    SLICE_X4Y22.CMUX     Topdc                 0.456   compteur.count<25>
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1_F
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1
    SLICE_X2Y20.B5       net (fanout=2)        0.894   N4
    SLICE_X2Y20.B        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223_1
    SLICE_X7Y17.B2       net (fanout=13)       1.648   compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X7Y17.CLK      Tas                   0.373   compteur.count<3>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT121
                                                       compteur.count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.494ns logic, 3.545ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_23 (FF)
  Destination:          compteur.count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.332 - 0.340)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_23 to compteur.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.525   compteur.count<25>
                                                       compteur.count_23
    SLICE_X4Y22.D2       net (fanout=7)        0.802   compteur.count<23>
    SLICE_X4Y22.CMUX     Topdc                 0.456   compteur.count<25>
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1_F
                                                       compteur.count[25]_GND_3_o_LessThan_1_o222_SW1
    SLICE_X2Y20.B5       net (fanout=2)        0.894   N4
    SLICE_X2Y20.B        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223_1
    SLICE_X7Y17.B2       net (fanout=13)       1.648   compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X7Y17.CLK      Tas                   0.373   compteur.count<3>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT121
                                                       compteur.count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.589ns logic, 3.344ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point compteur.count_25 (SLICE_X4Y22.C4), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_25_1 (FF)
  Destination:          compteur.count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_25_1 to compteur.count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.AQ       Tcko                  0.525   compteur.count_25_2
                                                       compteur.count_25_1
    SLICE_X4Y21.D1       net (fanout=2)        1.538   compteur.count_25_1
    SLICE_X4Y21.CMUX     Topdc                 0.456   compteur.count_25_2
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o22_SW1_F
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o22_SW1
    SLICE_X5Y20.A1       net (fanout=2)        0.753   N7
    SLICE_X5Y20.A        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o23
    SLICE_X4Y21.B6       net (fanout=14)       0.360   compteur.count[25]_PWR_3_o_LessThan_3_o
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y22.C4       net (fanout=2)        0.520   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y22.CLK      Tas                   0.319   compteur.count<25>
                                                       GND_3_o_compteur.count[25]_mux_5_OUT<25>_rt
                                                       compteur.count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.984ns (1.813ns logic, 3.171ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_16 (FF)
  Destination:          compteur.count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_16 to compteur.count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   compteur.count<19>
                                                       compteur.count_16
    SLICE_X2Y20.A2       net (fanout=4)        1.178   compteur.count<16>
    SLICE_X2Y20.A        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C3       net (fanout=2)        0.780   compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X4Y21.B4       net (fanout=14)       0.528   compteur.count[25]_GND_3_o_LessThan_1_o22
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y22.C4       net (fanout=2)        0.520   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y22.CLK      Tas                   0.319   compteur.count<25>
                                                       GND_3_o_compteur.count[25]_mux_5_OUT<25>_rt
                                                       compteur.count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (1.497ns logic, 3.006ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_10 (FF)
  Destination:          compteur.count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.323 - 0.347)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_10 to compteur.count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.CQ       Tcko                  0.430   compteur.count<11>
                                                       compteur.count_10
    SLICE_X2Y20.A1       net (fanout=3)        1.128   compteur.count<10>
    SLICE_X2Y20.A        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C3       net (fanout=2)        0.780   compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X4Y21.B4       net (fanout=14)       0.528   compteur.count[25]_GND_3_o_LessThan_1_o22
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y22.C4       net (fanout=2)        0.520   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y22.CLK      Tas                   0.319   compteur.count<25>
                                                       GND_3_o_compteur.count[25]_mux_5_OUT<25>_rt
                                                       compteur.count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.497ns logic, 2.956ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point compteur.count_25_1 (SLICE_X4Y21.AX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_25_1 (FF)
  Destination:          compteur.count_25_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_25_1 to compteur.count_25_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.AQ       Tcko                  0.525   compteur.count_25_2
                                                       compteur.count_25_1
    SLICE_X4Y21.D1       net (fanout=2)        1.538   compteur.count_25_1
    SLICE_X4Y21.CMUX     Topdc                 0.456   compteur.count_25_2
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o22_SW1_F
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o22_SW1
    SLICE_X5Y20.A1       net (fanout=2)        0.753   N7
    SLICE_X5Y20.A        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_PWR_3_o_LessThan_3_o23
    SLICE_X4Y21.B6       net (fanout=14)       0.360   compteur.count[25]_PWR_3_o_LessThan_3_o
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y21.AX       net (fanout=2)        0.718   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y21.CLK      Tdick                 0.085   compteur.count_25_2
                                                       compteur.count_25_1
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (1.579ns logic, 3.369ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_16 (FF)
  Destination:          compteur.count_25_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_16 to compteur.count_25_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   compteur.count<19>
                                                       compteur.count_16
    SLICE_X2Y20.A2       net (fanout=4)        1.178   compteur.count<16>
    SLICE_X2Y20.A        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C3       net (fanout=2)        0.780   compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X4Y21.B4       net (fanout=14)       0.528   compteur.count[25]_GND_3_o_LessThan_1_o22
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y21.AX       net (fanout=2)        0.718   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y21.CLK      Tdick                 0.085   compteur.count_25_2
                                                       compteur.count_25_1
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.263ns logic, 3.204ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               compteur.count_10 (FF)
  Destination:          compteur.count_25_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_50M_BUFGP rising at 0.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: compteur.count_10 to compteur.count_25_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.CQ       Tcko                  0.430   compteur.count<11>
                                                       compteur.count_10
    SLICE_X2Y20.A1       net (fanout=3)        1.128   compteur.count<10>
    SLICE_X2Y20.A        Tilo                  0.235   compteur.count[25]_GND_3_o_LessThan_1_o223
                                                       compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C3       net (fanout=2)        0.780   compteur.count[25]_GND_3_o_LessThan_1_o221
    SLICE_X5Y20.C        Tilo                  0.259   led_OBUF
                                                       compteur.count[25]_GND_3_o_LessThan_1_o223
    SLICE_X4Y21.B4       net (fanout=14)       0.528   compteur.count[25]_GND_3_o_LessThan_1_o22
    SLICE_X4Y21.B        Tilo                  0.254   compteur.count_25_2
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT181
    SLICE_X4Y21.AX       net (fanout=2)        0.718   GND_3_o_compteur.count[25]_mux_5_OUT<25>
    SLICE_X4Y21.CLK      Tdick                 0.085   compteur.count_25_2
                                                       compteur.count_25_1
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (1.263ns logic, 3.154ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point compteur.count_23 (SLICE_X4Y22.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               compteur.count_25 (FF)
  Destination:          compteur.count_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50M_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: compteur.count_25 to compteur.count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.CQ       Tcko                  0.234   compteur.count<25>
                                                       compteur.count_25
    SLICE_X4Y22.A4       net (fanout=28)       0.156   compteur.count<25>
    SLICE_X4Y22.CLK      Tah         (-Th)    -0.197   compteur.count<25>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT161
                                                       compteur.count_23
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.431ns logic, 0.156ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point compteur.count_22 (SLICE_X4Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               compteur.count_25 (FF)
  Destination:          compteur.count_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         clk_50M_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: compteur.count_25 to compteur.count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.CQ       Tcko                  0.234   compteur.count<25>
                                                       compteur.count_25
    SLICE_X4Y20.D6       net (fanout=28)       0.205   compteur.count<25>
    SLICE_X4Y20.CLK      Tah         (-Th)    -0.197   compteur.count<22>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT151
                                                       compteur.count_22
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.431ns logic, 0.205ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point compteur.count_18 (SLICE_X7Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               compteur.count_25 (FF)
  Destination:          compteur.count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.106 - 0.100)
  Source Clock:         clk_50M_BUFGP rising at 20.000ns
  Destination Clock:    clk_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: compteur.count_25 to compteur.count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.CQ       Tcko                  0.234   compteur.count<25>
                                                       compteur.count_25
    SLICE_X7Y21.C5       net (fanout=28)       0.262   compteur.count<25>
    SLICE_X7Y21.CLK      Tah         (-Th)    -0.215   compteur.count<19>
                                                       Mmux_GND_3_o_compteur.count[25]_mux_5_OUT101
                                                       compteur.count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.449ns logic, 0.262ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_50M_BUFGP/BUFG/I0
  Logical resource: clk_50M_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_50M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: compteur.count<22>/CLK
  Logical resource: compteur.count_20/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: compteur.count<22>/SR
  Logical resource: compteur.count_20/SR
  Location pin: SLICE_X4Y20.SR
  Clock network: Rst_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    5.104|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1911 paths, 0 nets, and 220 connections

Design statistics:
   Minimum period:   5.104ns{1}   (Maximum frequency: 195.925MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 02 19:15:16 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4569 MB



