{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "-ffg1761",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "conv1d_input": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_fixed<16, 6, 5, 3, 0>, 1>",
        "structImpl": "flat-interface",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_fixed",
            "arraySizes": ["1"]
          }}
      }
    },
    "layer13_out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_fixed<16, 6, 5, 3, 0>, 1>",
        "structImpl": "flat-interface",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_fixed",
            "arraySizes": ["1"]
          }}
      }
    },
    "const_size_in_1": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_in_1"
      }
    },
    "const_size_out_1": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_out_1"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "11328",
    "Uncertainty": "0.41625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/compute_global_pool_array_array_ap_fixed_64u_config10_s.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_16u_config2_s.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_32u_config5_s.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_64u_config8_s.vhd",
      "impl\/vhdl\/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.vhd",
      "impl\/vhdl\/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.vhd",
      "impl\/vhdl\/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.vhd",
      "impl\/vhdl\/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.vhd",
      "impl\/vhdl\/fifo_w16_d1_A.vhd",
      "impl\/vhdl\/fifo_w16_d3_A.vhd",
      "impl\/vhdl\/fifo_w16_d3_A_x.vhd",
      "impl\/vhdl\/fifo_w16_d11_A.vhd",
      "impl\/vhdl\/fifo_w16_d11_A_x.vhd",
      "impl\/vhdl\/fifo_w16_d23_A.vhd",
      "impl\/vhdl\/fifo_w16_d23_A_x.vhd",
      "impl\/vhdl\/fifo_w16_d49_A.vhd",
      "impl\/vhdl\/fifo_w16_d49_A_x.vhd",
      "impl\/vhdl\/fifo_w16_d99_A.vhd",
      "impl\/vhdl\/fifo_w16_d99_A_x.vhd",
      "impl\/vhdl\/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.vhd",
      "impl\/vhdl\/myproject_mul_mul_10s_16s_26_3_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_9s_25_3_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_10s_26_3_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_16s_16s_26_3_1.vhd",
      "impl\/vhdl\/myproject_mux_32_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_83_3_1_1.vhd",
      "impl\/vhdl\/myproject_mux_164_5_1_1.vhd",
      "impl\/vhdl\/myproject_mux_164_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_325_9_1_1.vhd",
      "impl\/vhdl\/myproject_mux_325_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_646_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_1287_16_1_1.vhd",
      "impl\/vhdl\/pooling1d_cl_array_array_ap_fixed_16u_config4_s.vhd",
      "impl\/vhdl\/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.vhd",
      "impl\/vhdl\/pooling1d_cl_array_array_ap_fixed_32u_config7_s.vhd",
      "impl\/vhdl\/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/relu_array_array_ap_fixed_16u_relu_config3_s.vhd",
      "impl\/vhdl\/relu_array_array_ap_fixed_32u_relu_config6_s.vhd",
      "impl\/vhdl\/relu_array_array_ap_fixed_64u_relu_config9_s.vhd",
      "impl\/vhdl\/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.vhd",
      "impl\/vhdl\/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.vhd",
      "impl\/vhdl\/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.vhd",
      "impl\/vhdl\/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.vhd",
      "impl\/vhdl\/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.vhd",
      "impl\/vhdl\/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.vhd",
      "impl\/vhdl\/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.vhd",
      "impl\/vhdl\/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.vhd",
      "impl\/vhdl\/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/compute_global_pool_array_array_ap_fixed_64u_config10_s.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom.dat",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom.dat",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom.dat",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v",
      "impl\/verilog\/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom.dat",
      "impl\/verilog\/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v",
      "impl\/verilog\/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v",
      "impl\/verilog\/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v",
      "impl\/verilog\/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom.dat",
      "impl\/verilog\/fifo_w16_d1_A.v",
      "impl\/verilog\/fifo_w16_d3_A.v",
      "impl\/verilog\/fifo_w16_d3_A_x.v",
      "impl\/verilog\/fifo_w16_d11_A.v",
      "impl\/verilog\/fifo_w16_d11_A_x.v",
      "impl\/verilog\/fifo_w16_d23_A.v",
      "impl\/verilog\/fifo_w16_d23_A_x.v",
      "impl\/verilog\/fifo_w16_d49_A.v",
      "impl\/verilog\/fifo_w16_d49_A_x.v",
      "impl\/verilog\/fifo_w16_d99_A.v",
      "impl\/verilog\/fifo_w16_d99_A_x.v",
      "impl\/verilog\/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v",
      "impl\/verilog\/myproject_mul_mul_10s_16s_26_3_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_9s_25_3_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_10s_26_3_1.v",
      "impl\/verilog\/myproject_mul_mul_16s_16s_26_3_1.v",
      "impl\/verilog\/myproject_mux_32_16_1_1.v",
      "impl\/verilog\/myproject_mux_83_3_1_1.v",
      "impl\/verilog\/myproject_mux_164_5_1_1.v",
      "impl\/verilog\/myproject_mux_164_16_1_1.v",
      "impl\/verilog\/myproject_mux_325_9_1_1.v",
      "impl\/verilog\/myproject_mux_325_16_1_1.v",
      "impl\/verilog\/myproject_mux_646_16_1_1.v",
      "impl\/verilog\/myproject_mux_1287_16_1_1.v",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom.dat",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v",
      "impl\/verilog\/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/relu_array_array_ap_fixed_16u_relu_config3_s.v",
      "impl\/verilog\/relu_array_array_ap_fixed_32u_relu_config6_s.v",
      "impl\/verilog\/relu_array_array_ap_fixed_64u_relu_config9_s.v",
      "impl\/verilog\/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v",
      "impl\/verilog\/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v",
      "impl\/verilog\/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom.dat",
      "impl\/verilog\/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v",
      "impl\/verilog\/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v",
      "impl\/verilog\/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v",
      "impl\/verilog\/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v",
      "impl\/verilog\/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v",
      "impl\/verilog\/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v",
      "impl\/verilog\/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v",
      "impl\/verilog\/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v",
      "impl\/verilog\/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v",
      "impl\/verilog\/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sayala\/hls4ml-tutorial\/Neutrino_Detector\/Dune_1DCNN\/lartpc-dune-1dcnn-main\/LArTPC_Training_Notebooks\/Neutrino_Trained\/uplane-test\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/sayala\/hls4ml-tutorial\/Neutrino_Detector\/Dune_1DCNN\/lartpc-dune-1dcnn-main\/LArTPC_Training_Notebooks\/Neutrino_Trained\/uplane-test\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/sayala\/hls4ml-tutorial\/Neutrino_Detector\/Dune_1DCNN\/lartpc-dune-1dcnn-main\/LArTPC_Training_Notebooks\/Neutrino_Trained\/uplane-test\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "conv1d_input_V_data_0_V layer13_out_V_data_0_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "const_size_in_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_in_1",
      "bundle_role": "default"
    },
    "const_size_out_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_out_1",
      "bundle_role": "default"
    },
    "conv1d_input_V_data_0_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "conv1d_input_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer13_out_V_data_0_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer13_out_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "conv1d_input_V_data_0_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "conv1d_input_V_data_0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "conv1d_input_V_data_0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_V_data_0_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_V_data_0_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_V_data_0_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "const_size_in_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_in_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "const_size_out_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "conv_1d_cl_array_array_ap_fixed_64u_config8_s",
          "InstanceName": "conv_1d_cl_array_array_ap_fixed_64u_config8_U0"
        },
        {
          "ModuleName": "conv_1d_cl_array_array_ap_fixed_32u_config5_s",
          "InstanceName": "conv_1d_cl_array_array_ap_fixed_32u_config5_U0"
        },
        {
          "ModuleName": "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s",
          "InstanceName": "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0",
          "Instances": [{
              "ModuleName": "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s",
              "InstanceName": "grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073"
            }]
        },
        {
          "ModuleName": "global_pooling1d_cl_array_array_ap_fixed_64u_config10_s",
          "InstanceName": "global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0",
          "Instances": [{
              "ModuleName": "compute_global_pool_array_array_ap_fixed_64u_config10_s",
              "InstanceName": "grp_compute_global_pool_array_array_ap_fixed_64u_config10_s_fu_2154"
            }]
        },
        {
          "ModuleName": "pooling1d_cl_array_array_ap_fixed_32u_config7_s",
          "InstanceName": "pooling1d_cl_array_array_ap_fixed_32u_config7_U0"
        },
        {
          "ModuleName": "relu_array_array_ap_fixed_64u_relu_config9_s",
          "InstanceName": "relu_array_array_ap_fixed_64u_relu_config9_U0"
        },
        {
          "ModuleName": "conv_1d_cl_array_array_ap_fixed_16u_config2_s",
          "InstanceName": "conv_1d_cl_array_array_ap_fixed_16u_config2_U0"
        },
        {
          "ModuleName": "pooling1d_cl_array_array_ap_fixed_16u_config4_s",
          "InstanceName": "pooling1d_cl_array_array_ap_fixed_16u_config4_U0"
        },
        {
          "ModuleName": "relu_array_array_ap_fixed_32u_relu_config6_s",
          "InstanceName": "relu_array_array_ap_fixed_32u_relu_config6_U0"
        },
        {
          "ModuleName": "relu_array_array_ap_fixed_16u_relu_config3_s",
          "InstanceName": "relu_array_array_ap_fixed_16u_relu_config3_U0"
        },
        {
          "ModuleName": "sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s",
          "InstanceName": "sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Info": {
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "conv_1d_cl_array_array_ap_fixed_16u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_array_ap_fixed_16u_relu_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling1d_cl_array_array_ap_fixed_16u_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_1d_cl_array_array_ap_fixed_32u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_array_ap_fixed_32u_relu_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling1d_cl_array_array_ap_fixed_32u_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_1d_cl_array_array_ap_fixed_64u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_array_ap_fixed_64u_relu_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_global_pool_array_array_ap_fixed_64u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "global_pooling1d_cl_array_array_ap_fixed_64u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "LUT": "11",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "conv_1d_cl_array_array_ap_fixed_16u_config2_s": {
        "Latency": {
          "LatencyBest": "600",
          "LatencyAvg": "6000",
          "LatencyWorst": "11400",
          "PipelineIIMin": "600",
          "PipelineIIMax": "11400",
          "PipelineII": "600 ~ 11400",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "3.644"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "200",
            "LatencyMin": "599",
            "LatencyMax": "11399",
            "Latency": "599 ~ 11399",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "57",
            "PipelineDepth": "3 ~ 57",
            "Loops": [{
                "Name": "ReuseLoop",
                "TripCount": "48",
                "Latency": "52",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "1",
          "FF": "980",
          "LUT": "2169",
          "URAM": "0"
        }
      },
      "relu_array_array_ap_fixed_16u_relu_config3_s": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.638"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "99",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "289",
          "LUT": "860",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "pooling1d_cl_array_array_ap_fixed_16u_config4_s": {
        "Latency": {
          "LatencyBest": "105",
          "LatencyAvg": "105",
          "LatencyWorst": "105",
          "PipelineII": "105",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.914"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "99",
            "Latency": "103",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "32",
          "FF": "1705",
          "LUT": "2221",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "conv_1d_cl_array_array_ap_fixed_32u_config5_s": {
        "Latency": {
          "LatencyBest": "147",
          "LatencyAvg": "1274",
          "LatencyWorst": "2401",
          "PipelineIIMin": "147",
          "PipelineIIMax": "2401",
          "PipelineII": "147 ~ 2401",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "49",
            "LatencyMin": "146",
            "LatencyMax": "2400",
            "Latency": "146 ~ 2400",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "49",
            "PipelineDepth": "3 ~ 49",
            "Loops": [{
                "Name": "ReuseLoop",
                "TripCount": "40",
                "Latency": "44",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "29",
          "DSP48E": "64",
          "FF": "12679",
          "LUT": "26784",
          "URAM": "0"
        }
      },
      "relu_array_array_ap_fixed_32u_relu_config6_s": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.638"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "23",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "559",
          "LUT": "1612",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "pooling1d_cl_array_array_ap_fixed_32u_config7_s": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.914"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "23",
            "Latency": "27",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1527",
          "LUT": "3612",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "conv_1d_cl_array_array_ap_fixed_64u_config8_s": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "330",
          "LatencyWorst": "627",
          "PipelineIIMin": "22",
          "PipelineIIMax": "627",
          "PipelineII": "22 ~ 627",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "11",
            "LatencyMin": "21",
            "LatencyMax": "626",
            "Latency": "21 ~ 626",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "57",
            "PipelineDepth": "2 ~ 57",
            "Loops": [{
                "Name": "ReuseLoop",
                "TripCount": "48",
                "Latency": "53",
                "PipelineII": "1",
                "PipelineDepth": "7"
              }]
          }],
        "Area": {
          "BRAM_18K": "171",
          "DSP48E": "384",
          "FF": "26786",
          "LUT": "21508",
          "URAM": "0"
        }
      },
      "relu_array_array_ap_fixed_64u_relu_config9_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.638"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1100",
          "LUT": "3108",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "compute_global_pool_array_array_ap_fixed_64u_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "1.655"
        },
        "Area": {
          "FF": "0",
          "LUT": "1856",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "global_pooling1d_cl_array_array_ap_fixed_64u_config10_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "3",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "1.655"
        },
        "Area": {
          "FF": "2055",
          "LUT": "4039",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "32",
            "Latency": "36",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "3323",
          "LUT": "3051",
          "URAM": "0"
        }
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "39",
          "PipelineIIMin": "38",
          "PipelineIIMax": "39",
          "PipelineII": "38 ~ 39",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.940"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "4369",
          "LUT": "3679",
          "URAM": "0"
        }
      },
      "sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.790"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "49",
          "LUT": "168",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "11328",
          "LatencyAvg": "11328",
          "LatencyWorst": "11429",
          "PipelineIIMin": "601",
          "PipelineIIMax": "11401",
          "PipelineII": "601 ~ 11401",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "3.644"
        },
        "Area": {
          "BRAM_18K": "284",
          "DSP48E": "451",
          "FF": "60207",
          "LUT": "83853",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-10 13:53:00 PST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
