"- RX (Running): Fetching the Rx desc\n"	,	L_10
DMA_INTR_ENA	,	V_4
DMA_XMT_POLL_DEMAND	,	V_2
"- RX (Suspended): Unavailable Rx buf\n"	,	L_13
DMA_STATUS_GMI	,	V_49
show_rx_process_state	,	F_12
"transmit jabber\n"	,	L_22
tx_hard_error	,	V_40
tx_jabber_irq	,	V_27
DMA_STATUS_FBI	,	V_41
DMA_CONTROL_FTF	,	V_52
enable	,	V_57
state	,	V_10
"transmit process stopped\n"	,	L_28
normal_irq_n	,	V_44
DMA_STATUS_RS_MASK	,	V_13
unlikely	,	F_16
likely	,	F_17
DMA_STATUS_OVF	,	V_28
DMA_STATUS	,	V_19
rx_overflow_irq	,	V_29
tx_process_stopped_irq	,	V_39
"fatal bus error\n"	,	L_29
DMA_STATUS_AIS	,	V_22
__func__	,	V_21
"- TX (Stopped): Reset or Stop command\n"	,	L_1
" from the Rx buf into memory\n"	,	L_18
dwmac_dma_start_rx	,	F_8
status	,	V_9
"or an unavailable Transmit descriptor\n"	,	L_7
DMA_STATUS_TPS	,	V_38
dwmac_dma_stop_tx	,	F_7
DMA_STATUS_RU	,	V_30
"- TX (Running): Reading the data "	,	L_4
MAC_CTRL_REG	,	V_58
" from the Rx buf\n"	,	L_16
"- RX (Running): Queuing the Rx frame"	,	L_17
"\n\n"	,	L_31
low	,	V_55
"- TX (Running): Waiting for end of tx\n"	,	L_3
csr6	,	V_51
DMA_CONTROL_SR	,	V_8
DMA_CONTROL_ST	,	V_7
rx_buf_unav_irq	,	V_31
ioaddr	,	V_1
"recv overflow\n"	,	L_23
rx_process_stopped_irq	,	V_33
stmmac_set_mac	,	F_20
"CSR5[15] DMA ABNORMAL IRQ: "	,	L_20
u8	,	T_3
pr_info	,	F_11
"%s: [CSR5: 0x%08x]\n"	,	L_19
DMA_STATUS_ETI	,	V_36
"- RX (Running): Waiting for Rx pkt\n"	,	L_12
stmmac_extra_stats	,	V_15
"- RX (Running): Closing Rx descriptor\n"	,	L_14
DMA_STATUS_GPI	,	V_48
dwmac_dma_interrupt	,	F_13
hi_addr	,	V_61
x	,	V_16
"receive watchdog\n"	,	L_26
DMA_STATUS_TI	,	V_46
dwmac_dma_start_tx	,	F_5
tx_early_irq	,	V_37
rx_watchdog_irq	,	V_35
data	,	V_56
__iomem	,	T_1
dwmac_dma_stop_rx	,	F_9
DMA_STATUS_TJT	,	V_26
"transmit early interrupt\n"	,	L_27
"- TX (Running):Fetching the Tx desc\n"	,	L_2
high	,	V_54
u32	,	T_2
DMA_CONTROL	,	V_6
"- RX (Stopped): Reset or Stop command\n"	,	L_9
ret	,	V_17
MAC_ENABLE_TX	,	V_60
handle_tx_rx	,	V_47
"and queuing the data into the Tx buf\n"	,	L_5
DMA_INTR_DEFAULT_MASK	,	V_3
"%s: unexpected status %08x\n"	,	L_30
tx_hard_error_bump_tc	,	V_24
intr_status	,	V_18
DMA_STATUS_TS_MASK	,	V_11
tx_undeflow_irq	,	V_25
"receive buffer unavailable\n"	,	L_24
DMA_STATUS_TS_SHIFT	,	V_12
dwmac_dma_flush_tx_fifo	,	F_18
stmmac_get_mac_addr	,	F_21
DMA_STATUS_RWT	,	V_34
"- TX (Running): Closing Tx descriptor\n"	,	L_8
DMA_STATUS_RS_SHIFT	,	V_14
"- RX(Running): Flushing the current frame"	,	L_15
DMA_STATUS_RI	,	V_45
KERN_INFO	,	V_20
"- TX (Suspended): Tx Buff Underflow "	,	L_6
dwmac_enable_dma_irq	,	F_3
dwmac_enable_dma_transmission	,	F_1
DWMAC_DMA_DEBUG	,	F_15
DMA_STATUS_UNF	,	V_23
"- RX (Running):Checking for end of pkt\n"	,	L_11
addr	,	V_53
value	,	V_5
DMA_STATUS_RPS	,	V_32
lo_addr	,	V_62
show_tx_process_state	,	F_10
DWMAC_LIB_DBG	,	F_14
readl	,	F_6
"receive process stopped\n"	,	L_25
DMA_STATUS_NIS	,	V_43
writel	,	F_2
dwmac_disable_dma_irq	,	F_4
"transmit underflow\n"	,	L_21
DMA_STATUS_GLI	,	V_50
fatal_bus_error_irq	,	V_42
MAC_RNABLE_RX	,	V_59
stmmac_set_mac_addr	,	F_19
