# CEG_FABLESS_RISCV-DATA-MEMORY
Team-based RV32I RISC-V processor implementation by CEG ECE students, with modular design and independent block development.
