--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.141(R)|    3.398(R)|clk               |   0.000|
flashData<0> |   -2.332(R)|    5.153(R)|clk               |   0.000|
flashData<1> |   -2.223(R)|    5.066(R)|clk               |   0.000|
flashData<2> |   -1.949(R)|    4.847(R)|clk               |   0.000|
flashData<3> |   -2.267(R)|    5.102(R)|clk               |   0.000|
flashData<4> |   -1.783(R)|    4.714(R)|clk               |   0.000|
flashData<5> |   -1.944(R)|    4.843(R)|clk               |   0.000|
flashData<6> |   -2.297(R)|    5.124(R)|clk               |   0.000|
flashData<7> |   -1.650(R)|    4.608(R)|clk               |   0.000|
flashData<8> |   -2.371(R)|    5.185(R)|clk               |   0.000|
flashData<9> |   -2.273(R)|    5.106(R)|clk               |   0.000|
flashData<10>|   -1.907(R)|    4.814(R)|clk               |   0.000|
flashData<11>|   -1.877(R)|    4.789(R)|clk               |   0.000|
flashData<12>|   -1.622(R)|    4.588(R)|clk               |   0.000|
flashData<13>|   -1.460(R)|    4.458(R)|clk               |   0.000|
flashData<14>|   -1.071(R)|    4.146(R)|clk               |   0.000|
flashData<15>|   -1.321(R)|    4.347(R)|clk               |   0.000|
ram1Data<0>  |   -2.736(R)|    5.469(R)|clk               |   0.000|
ram1Data<1>  |   -1.502(R)|    4.486(R)|clk               |   0.000|
ram1Data<2>  |   -2.238(R)|    5.094(R)|clk               |   0.000|
ram1Data<3>  |   -2.240(R)|    5.092(R)|clk               |   0.000|
ram1Data<4>  |   -2.271(R)|    5.114(R)|clk               |   0.000|
ram1Data<5>  |   -2.347(R)|    5.175(R)|clk               |   0.000|
ram1Data<6>  |   -2.573(R)|    5.359(R)|clk               |   0.000|
ram1Data<7>  |   -2.127(R)|    4.994(R)|clk               |   0.000|
ram2Data<0>  |   -2.621(R)|    5.449(R)|clk               |   0.000|
ram2Data<1>  |   -1.195(R)|    4.769(R)|clk               |   0.000|
ram2Data<2>  |   -2.031(R)|    5.060(R)|clk               |   0.000|
ram2Data<3>  |   -2.026(R)|    5.073(R)|clk               |   0.000|
ram2Data<4>  |   -1.921(R)|    5.000(R)|clk               |   0.000|
ram2Data<5>  |   -2.255(R)|    5.529(R)|clk               |   0.000|
ram2Data<6>  |   -1.565(R)|    5.248(R)|clk               |   0.000|
ram2Data<7>  |   -1.329(R)|    4.791(R)|clk               |   0.000|
ram2Data<8>  |   -3.471(R)|    6.310(R)|clk               |   0.000|
ram2Data<9>  |   -3.192(R)|    5.919(R)|clk               |   0.000|
ram2Data<10> |   -2.640(R)|    5.724(R)|clk               |   0.000|
ram2Data<11> |   -2.768(R)|    5.792(R)|clk               |   0.000|
ram2Data<12> |   -3.405(R)|    6.059(R)|clk               |   0.000|
ram2Data<13> |   -3.152(R)|    6.246(R)|clk               |   0.000|
ram2Data<14> |   -2.860(R)|    6.156(R)|clk               |   0.000|
ram2Data<15> |   -2.783(R)|    5.831(R)|clk               |   0.000|
tbre         |    0.959(R)|    2.517(R)|clk               |   0.000|
tsre         |   -0.911(R)|    4.061(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.357(R)|    2.777(R)|clk               |   0.000|
flashData<0> |   -1.834(R)|    4.532(R)|clk               |   0.000|
flashData<1> |   -1.725(R)|    4.445(R)|clk               |   0.000|
flashData<2> |   -1.451(R)|    4.226(R)|clk               |   0.000|
flashData<3> |   -1.769(R)|    4.481(R)|clk               |   0.000|
flashData<4> |   -1.285(R)|    4.093(R)|clk               |   0.000|
flashData<5> |   -1.446(R)|    4.222(R)|clk               |   0.000|
flashData<6> |   -1.799(R)|    4.503(R)|clk               |   0.000|
flashData<7> |   -1.152(R)|    3.987(R)|clk               |   0.000|
flashData<8> |   -1.873(R)|    4.564(R)|clk               |   0.000|
flashData<9> |   -1.775(R)|    4.485(R)|clk               |   0.000|
flashData<10>|   -1.409(R)|    4.193(R)|clk               |   0.000|
flashData<11>|   -1.379(R)|    4.168(R)|clk               |   0.000|
flashData<12>|   -1.124(R)|    3.967(R)|clk               |   0.000|
flashData<13>|   -0.962(R)|    3.837(R)|clk               |   0.000|
flashData<14>|   -0.573(R)|    3.525(R)|clk               |   0.000|
flashData<15>|   -0.823(R)|    3.726(R)|clk               |   0.000|
ram1Data<0>  |   -2.238(R)|    4.848(R)|clk               |   0.000|
ram1Data<1>  |   -1.004(R)|    3.865(R)|clk               |   0.000|
ram1Data<2>  |   -1.740(R)|    4.473(R)|clk               |   0.000|
ram1Data<3>  |   -1.742(R)|    4.471(R)|clk               |   0.000|
ram1Data<4>  |   -1.773(R)|    4.493(R)|clk               |   0.000|
ram1Data<5>  |   -1.849(R)|    4.554(R)|clk               |   0.000|
ram1Data<6>  |   -2.075(R)|    4.738(R)|clk               |   0.000|
ram1Data<7>  |   -1.629(R)|    4.373(R)|clk               |   0.000|
ram2Data<0>  |   -2.123(R)|    4.828(R)|clk               |   0.000|
ram2Data<1>  |   -0.697(R)|    4.148(R)|clk               |   0.000|
ram2Data<2>  |   -1.533(R)|    4.439(R)|clk               |   0.000|
ram2Data<3>  |   -1.528(R)|    4.452(R)|clk               |   0.000|
ram2Data<4>  |   -1.423(R)|    4.379(R)|clk               |   0.000|
ram2Data<5>  |   -1.757(R)|    4.908(R)|clk               |   0.000|
ram2Data<6>  |   -1.067(R)|    4.627(R)|clk               |   0.000|
ram2Data<7>  |   -0.831(R)|    4.170(R)|clk               |   0.000|
ram2Data<8>  |   -2.973(R)|    5.689(R)|clk               |   0.000|
ram2Data<9>  |   -2.694(R)|    5.298(R)|clk               |   0.000|
ram2Data<10> |   -2.142(R)|    5.103(R)|clk               |   0.000|
ram2Data<11> |   -2.270(R)|    5.171(R)|clk               |   0.000|
ram2Data<12> |   -2.907(R)|    5.438(R)|clk               |   0.000|
ram2Data<13> |   -2.654(R)|    5.625(R)|clk               |   0.000|
ram2Data<14> |   -2.362(R)|    5.535(R)|clk               |   0.000|
ram2Data<15> |   -2.285(R)|    5.210(R)|clk               |   0.000|
tbre         |    1.457(R)|    1.896(R)|clk               |   0.000|
tsre         |   -0.413(R)|    3.440(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.014(R)|    3.204(R)|clk               |   0.000|
flashData<0> |   -2.177(R)|    4.959(R)|clk               |   0.000|
flashData<1> |   -2.068(R)|    4.872(R)|clk               |   0.000|
flashData<2> |   -1.794(R)|    4.653(R)|clk               |   0.000|
flashData<3> |   -2.112(R)|    4.908(R)|clk               |   0.000|
flashData<4> |   -1.628(R)|    4.520(R)|clk               |   0.000|
flashData<5> |   -1.789(R)|    4.649(R)|clk               |   0.000|
flashData<6> |   -2.142(R)|    4.930(R)|clk               |   0.000|
flashData<7> |   -1.495(R)|    4.414(R)|clk               |   0.000|
flashData<8> |   -2.216(R)|    4.991(R)|clk               |   0.000|
flashData<9> |   -2.118(R)|    4.912(R)|clk               |   0.000|
flashData<10>|   -1.752(R)|    4.620(R)|clk               |   0.000|
flashData<11>|   -1.722(R)|    4.595(R)|clk               |   0.000|
flashData<12>|   -1.467(R)|    4.394(R)|clk               |   0.000|
flashData<13>|   -1.305(R)|    4.264(R)|clk               |   0.000|
flashData<14>|   -0.916(R)|    3.952(R)|clk               |   0.000|
flashData<15>|   -1.166(R)|    4.153(R)|clk               |   0.000|
ram1Data<0>  |   -2.581(R)|    5.275(R)|clk               |   0.000|
ram1Data<1>  |   -1.347(R)|    4.292(R)|clk               |   0.000|
ram1Data<2>  |   -2.083(R)|    4.900(R)|clk               |   0.000|
ram1Data<3>  |   -2.085(R)|    4.898(R)|clk               |   0.000|
ram1Data<4>  |   -2.116(R)|    4.920(R)|clk               |   0.000|
ram1Data<5>  |   -2.192(R)|    4.981(R)|clk               |   0.000|
ram1Data<6>  |   -2.418(R)|    5.165(R)|clk               |   0.000|
ram1Data<7>  |   -1.972(R)|    4.800(R)|clk               |   0.000|
ram2Data<0>  |   -2.466(R)|    5.255(R)|clk               |   0.000|
ram2Data<1>  |   -1.040(R)|    4.575(R)|clk               |   0.000|
ram2Data<2>  |   -1.876(R)|    4.866(R)|clk               |   0.000|
ram2Data<3>  |   -1.871(R)|    4.879(R)|clk               |   0.000|
ram2Data<4>  |   -1.766(R)|    4.806(R)|clk               |   0.000|
ram2Data<5>  |   -2.100(R)|    5.335(R)|clk               |   0.000|
ram2Data<6>  |   -1.410(R)|    5.054(R)|clk               |   0.000|
ram2Data<7>  |   -1.174(R)|    4.597(R)|clk               |   0.000|
ram2Data<8>  |   -3.316(R)|    6.116(R)|clk               |   0.000|
ram2Data<9>  |   -3.037(R)|    5.725(R)|clk               |   0.000|
ram2Data<10> |   -2.485(R)|    5.530(R)|clk               |   0.000|
ram2Data<11> |   -2.613(R)|    5.598(R)|clk               |   0.000|
ram2Data<12> |   -3.250(R)|    5.865(R)|clk               |   0.000|
ram2Data<13> |   -2.997(R)|    6.052(R)|clk               |   0.000|
ram2Data<14> |   -2.705(R)|    5.962(R)|clk               |   0.000|
ram2Data<15> |   -2.628(R)|    5.637(R)|clk               |   0.000|
tbre         |    1.114(R)|    2.323(R)|clk               |   0.000|
tsre         |   -0.756(R)|    3.867(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.159(R)|    3.023(R)|clk               |   0.000|
flashData<0> |   -2.032(R)|    4.778(R)|clk               |   0.000|
flashData<1> |   -1.923(R)|    4.691(R)|clk               |   0.000|
flashData<2> |   -1.649(R)|    4.472(R)|clk               |   0.000|
flashData<3> |   -1.967(R)|    4.727(R)|clk               |   0.000|
flashData<4> |   -1.483(R)|    4.339(R)|clk               |   0.000|
flashData<5> |   -1.644(R)|    4.468(R)|clk               |   0.000|
flashData<6> |   -1.997(R)|    4.749(R)|clk               |   0.000|
flashData<7> |   -1.350(R)|    4.233(R)|clk               |   0.000|
flashData<8> |   -2.071(R)|    4.810(R)|clk               |   0.000|
flashData<9> |   -1.973(R)|    4.731(R)|clk               |   0.000|
flashData<10>|   -1.607(R)|    4.439(R)|clk               |   0.000|
flashData<11>|   -1.577(R)|    4.414(R)|clk               |   0.000|
flashData<12>|   -1.322(R)|    4.213(R)|clk               |   0.000|
flashData<13>|   -1.160(R)|    4.083(R)|clk               |   0.000|
flashData<14>|   -0.771(R)|    3.771(R)|clk               |   0.000|
flashData<15>|   -1.021(R)|    3.972(R)|clk               |   0.000|
ram1Data<0>  |   -2.436(R)|    5.094(R)|clk               |   0.000|
ram1Data<1>  |   -1.202(R)|    4.111(R)|clk               |   0.000|
ram1Data<2>  |   -1.938(R)|    4.719(R)|clk               |   0.000|
ram1Data<3>  |   -1.940(R)|    4.717(R)|clk               |   0.000|
ram1Data<4>  |   -1.971(R)|    4.739(R)|clk               |   0.000|
ram1Data<5>  |   -2.047(R)|    4.800(R)|clk               |   0.000|
ram1Data<6>  |   -2.273(R)|    4.984(R)|clk               |   0.000|
ram1Data<7>  |   -1.827(R)|    4.619(R)|clk               |   0.000|
ram2Data<0>  |   -2.321(R)|    5.074(R)|clk               |   0.000|
ram2Data<1>  |   -0.895(R)|    4.394(R)|clk               |   0.000|
ram2Data<2>  |   -1.731(R)|    4.685(R)|clk               |   0.000|
ram2Data<3>  |   -1.726(R)|    4.698(R)|clk               |   0.000|
ram2Data<4>  |   -1.621(R)|    4.625(R)|clk               |   0.000|
ram2Data<5>  |   -1.955(R)|    5.154(R)|clk               |   0.000|
ram2Data<6>  |   -1.265(R)|    4.873(R)|clk               |   0.000|
ram2Data<7>  |   -1.029(R)|    4.416(R)|clk               |   0.000|
ram2Data<8>  |   -3.171(R)|    5.935(R)|clk               |   0.000|
ram2Data<9>  |   -2.892(R)|    5.544(R)|clk               |   0.000|
ram2Data<10> |   -2.340(R)|    5.349(R)|clk               |   0.000|
ram2Data<11> |   -2.468(R)|    5.417(R)|clk               |   0.000|
ram2Data<12> |   -3.105(R)|    5.684(R)|clk               |   0.000|
ram2Data<13> |   -2.852(R)|    5.871(R)|clk               |   0.000|
ram2Data<14> |   -2.560(R)|    5.781(R)|clk               |   0.000|
ram2Data<15> |   -2.483(R)|    5.456(R)|clk               |   0.000|
tbre         |    1.259(R)|    2.142(R)|clk               |   0.000|
tsre         |   -0.611(R)|    3.686(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   19.017(R)|clk               |   0.000|
digit1<1>    |   19.403(R)|clk               |   0.000|
digit1<2>    |   19.030(R)|clk               |   0.000|
digit1<3>    |   19.325(R)|clk               |   0.000|
digit1<4>    |   18.774(R)|clk               |   0.000|
digit1<5>    |   19.203(R)|clk               |   0.000|
digit1<6>    |   19.353(R)|clk               |   0.000|
digit2<0>    |   18.305(R)|clk               |   0.000|
digit2<1>    |   17.294(R)|clk               |   0.000|
digit2<2>    |   18.895(R)|clk               |   0.000|
digit2<3>    |   17.777(R)|clk               |   0.000|
digit2<4>    |   18.139(R)|clk               |   0.000|
digit2<5>    |   17.968(R)|clk               |   0.000|
digit2<6>    |   17.764(R)|clk               |   0.000|
flashAddr<1> |   15.195(R)|clk               |   0.000|
flashAddr<2> |   14.922(R)|clk               |   0.000|
flashAddr<3> |   14.786(R)|clk               |   0.000|
flashAddr<4> |   14.864(R)|clk               |   0.000|
flashAddr<5> |   14.652(R)|clk               |   0.000|
flashAddr<6> |   15.035(R)|clk               |   0.000|
flashAddr<7> |   14.909(R)|clk               |   0.000|
flashAddr<8> |   14.653(R)|clk               |   0.000|
flashAddr<9> |   14.407(R)|clk               |   0.000|
flashAddr<10>|   14.793(R)|clk               |   0.000|
flashAddr<11>|   14.694(R)|clk               |   0.000|
flashAddr<12>|   14.567(R)|clk               |   0.000|
flashAddr<13>|   14.624(R)|clk               |   0.000|
flashAddr<14>|   14.561(R)|clk               |   0.000|
flashAddr<15>|   14.784(R)|clk               |   0.000|
flashAddr<16>|   14.595(R)|clk               |   0.000|
flashCe      |   16.082(R)|clk               |   0.000|
flashData<0> |   14.954(R)|clk               |   0.000|
flashData<1> |   15.164(R)|clk               |   0.000|
flashData<2> |   15.486(R)|clk               |   0.000|
flashData<3> |   14.947(R)|clk               |   0.000|
flashData<4> |   15.728(R)|clk               |   0.000|
flashData<5> |   15.792(R)|clk               |   0.000|
flashData<6> |   15.472(R)|clk               |   0.000|
flashData<7> |   16.041(R)|clk               |   0.000|
flashData<8> |   15.214(R)|clk               |   0.000|
flashData<9> |   15.413(R)|clk               |   0.000|
flashData<10>|   15.983(R)|clk               |   0.000|
flashData<11>|   16.046(R)|clk               |   0.000|
flashData<12>|   16.299(R)|clk               |   0.000|
flashData<13>|   16.239(R)|clk               |   0.000|
flashData<14>|   16.546(R)|clk               |   0.000|
flashData<15>|   16.489(R)|clk               |   0.000|
flashOe      |   16.053(R)|clk               |   0.000|
flashWe      |   15.614(R)|clk               |   0.000|
led<9>       |   19.039(R)|clk               |   0.000|
led<10>      |   18.804(R)|clk               |   0.000|
led<11>      |   19.275(R)|clk               |   0.000|
led<12>      |   17.909(R)|clk               |   0.000|
led<13>      |   17.735(R)|clk               |   0.000|
led<14>      |   18.484(R)|clk               |   0.000|
led<15>      |   16.951(R)|clk               |   0.000|
ram1Data<0>  |   15.263(R)|clk               |   0.000|
ram1Data<1>  |   15.045(R)|clk               |   0.000|
ram1Data<2>  |   14.801(R)|clk               |   0.000|
ram1Data<3>  |   14.418(R)|clk               |   0.000|
ram1Data<4>  |   14.427(R)|clk               |   0.000|
ram1Data<5>  |   14.595(R)|clk               |   0.000|
ram1Data<6>  |   13.828(R)|clk               |   0.000|
ram1Data<7>  |   14.304(R)|clk               |   0.000|
ram2Addr<0>  |   15.167(R)|clk               |   0.000|
ram2Addr<1>  |   15.160(R)|clk               |   0.000|
ram2Addr<2>  |   15.171(R)|clk               |   0.000|
ram2Addr<3>  |   15.713(R)|clk               |   0.000|
ram2Addr<4>  |   15.311(R)|clk               |   0.000|
ram2Addr<5>  |   14.663(R)|clk               |   0.000|
ram2Addr<6>  |   16.190(R)|clk               |   0.000|
ram2Addr<7>  |   17.281(R)|clk               |   0.000|
ram2Addr<8>  |   16.344(R)|clk               |   0.000|
ram2Addr<9>  |   15.888(R)|clk               |   0.000|
ram2Addr<10> |   15.802(R)|clk               |   0.000|
ram2Addr<11> |   16.426(R)|clk               |   0.000|
ram2Addr<12> |   16.956(R)|clk               |   0.000|
ram2Addr<13> |   14.937(R)|clk               |   0.000|
ram2Addr<14> |   14.993(R)|clk               |   0.000|
ram2Addr<15> |   14.346(R)|clk               |   0.000|
ram2Data<0>  |   15.534(R)|clk               |   0.000|
ram2Data<1>  |   16.636(R)|clk               |   0.000|
ram2Data<2>  |   16.763(R)|clk               |   0.000|
ram2Data<3>  |   17.224(R)|clk               |   0.000|
ram2Data<4>  |   15.836(R)|clk               |   0.000|
ram2Data<5>  |   16.161(R)|clk               |   0.000|
ram2Data<6>  |   17.472(R)|clk               |   0.000|
ram2Data<7>  |   16.377(R)|clk               |   0.000|
ram2Data<8>  |   16.435(R)|clk               |   0.000|
ram2Data<9>  |   17.102(R)|clk               |   0.000|
ram2Data<10> |   16.094(R)|clk               |   0.000|
ram2Data<11> |   16.654(R)|clk               |   0.000|
ram2Data<12> |   16.444(R)|clk               |   0.000|
ram2Data<13> |   17.527(R)|clk               |   0.000|
ram2Data<14> |   15.819(R)|clk               |   0.000|
ram2Data<15> |   16.694(R)|clk               |   0.000|
ram2Oe       |   14.492(R)|clk               |   0.000|
ram2We       |   14.877(R)|clk               |   0.000|
rdn          |   16.984(R)|clk               |   0.000|
wrn          |   15.491(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.396(R)|clk               |   0.000|
digit1<1>    |   18.782(R)|clk               |   0.000|
digit1<2>    |   18.409(R)|clk               |   0.000|
digit1<3>    |   18.704(R)|clk               |   0.000|
digit1<4>    |   18.153(R)|clk               |   0.000|
digit1<5>    |   18.582(R)|clk               |   0.000|
digit1<6>    |   18.732(R)|clk               |   0.000|
digit2<0>    |   17.684(R)|clk               |   0.000|
digit2<1>    |   16.673(R)|clk               |   0.000|
digit2<2>    |   18.274(R)|clk               |   0.000|
digit2<3>    |   17.156(R)|clk               |   0.000|
digit2<4>    |   17.518(R)|clk               |   0.000|
digit2<5>    |   17.347(R)|clk               |   0.000|
digit2<6>    |   17.143(R)|clk               |   0.000|
flashAddr<1> |   14.574(R)|clk               |   0.000|
flashAddr<2> |   14.301(R)|clk               |   0.000|
flashAddr<3> |   14.165(R)|clk               |   0.000|
flashAddr<4> |   14.243(R)|clk               |   0.000|
flashAddr<5> |   14.031(R)|clk               |   0.000|
flashAddr<6> |   14.414(R)|clk               |   0.000|
flashAddr<7> |   14.288(R)|clk               |   0.000|
flashAddr<8> |   14.032(R)|clk               |   0.000|
flashAddr<9> |   13.786(R)|clk               |   0.000|
flashAddr<10>|   14.172(R)|clk               |   0.000|
flashAddr<11>|   14.073(R)|clk               |   0.000|
flashAddr<12>|   13.946(R)|clk               |   0.000|
flashAddr<13>|   14.003(R)|clk               |   0.000|
flashAddr<14>|   13.940(R)|clk               |   0.000|
flashAddr<15>|   14.163(R)|clk               |   0.000|
flashAddr<16>|   13.974(R)|clk               |   0.000|
flashCe      |   15.461(R)|clk               |   0.000|
flashData<0> |   14.333(R)|clk               |   0.000|
flashData<1> |   14.543(R)|clk               |   0.000|
flashData<2> |   14.865(R)|clk               |   0.000|
flashData<3> |   14.326(R)|clk               |   0.000|
flashData<4> |   15.107(R)|clk               |   0.000|
flashData<5> |   15.171(R)|clk               |   0.000|
flashData<6> |   14.851(R)|clk               |   0.000|
flashData<7> |   15.420(R)|clk               |   0.000|
flashData<8> |   14.593(R)|clk               |   0.000|
flashData<9> |   14.792(R)|clk               |   0.000|
flashData<10>|   15.362(R)|clk               |   0.000|
flashData<11>|   15.425(R)|clk               |   0.000|
flashData<12>|   15.678(R)|clk               |   0.000|
flashData<13>|   15.618(R)|clk               |   0.000|
flashData<14>|   15.925(R)|clk               |   0.000|
flashData<15>|   15.868(R)|clk               |   0.000|
flashOe      |   15.432(R)|clk               |   0.000|
flashWe      |   14.993(R)|clk               |   0.000|
led<9>       |   18.418(R)|clk               |   0.000|
led<10>      |   18.183(R)|clk               |   0.000|
led<11>      |   18.654(R)|clk               |   0.000|
led<12>      |   17.288(R)|clk               |   0.000|
led<13>      |   17.114(R)|clk               |   0.000|
led<14>      |   17.863(R)|clk               |   0.000|
led<15>      |   16.330(R)|clk               |   0.000|
ram1Data<0>  |   14.642(R)|clk               |   0.000|
ram1Data<1>  |   14.424(R)|clk               |   0.000|
ram1Data<2>  |   14.180(R)|clk               |   0.000|
ram1Data<3>  |   13.797(R)|clk               |   0.000|
ram1Data<4>  |   13.806(R)|clk               |   0.000|
ram1Data<5>  |   13.974(R)|clk               |   0.000|
ram1Data<6>  |   13.207(R)|clk               |   0.000|
ram1Data<7>  |   13.683(R)|clk               |   0.000|
ram2Addr<0>  |   14.546(R)|clk               |   0.000|
ram2Addr<1>  |   14.539(R)|clk               |   0.000|
ram2Addr<2>  |   14.550(R)|clk               |   0.000|
ram2Addr<3>  |   15.092(R)|clk               |   0.000|
ram2Addr<4>  |   14.690(R)|clk               |   0.000|
ram2Addr<5>  |   14.042(R)|clk               |   0.000|
ram2Addr<6>  |   15.569(R)|clk               |   0.000|
ram2Addr<7>  |   16.660(R)|clk               |   0.000|
ram2Addr<8>  |   15.723(R)|clk               |   0.000|
ram2Addr<9>  |   15.267(R)|clk               |   0.000|
ram2Addr<10> |   15.181(R)|clk               |   0.000|
ram2Addr<11> |   15.805(R)|clk               |   0.000|
ram2Addr<12> |   16.335(R)|clk               |   0.000|
ram2Addr<13> |   14.316(R)|clk               |   0.000|
ram2Addr<14> |   14.372(R)|clk               |   0.000|
ram2Addr<15> |   13.725(R)|clk               |   0.000|
ram2Data<0>  |   14.913(R)|clk               |   0.000|
ram2Data<1>  |   16.015(R)|clk               |   0.000|
ram2Data<2>  |   16.142(R)|clk               |   0.000|
ram2Data<3>  |   16.603(R)|clk               |   0.000|
ram2Data<4>  |   15.215(R)|clk               |   0.000|
ram2Data<5>  |   15.540(R)|clk               |   0.000|
ram2Data<6>  |   16.851(R)|clk               |   0.000|
ram2Data<7>  |   15.756(R)|clk               |   0.000|
ram2Data<8>  |   15.814(R)|clk               |   0.000|
ram2Data<9>  |   16.481(R)|clk               |   0.000|
ram2Data<10> |   15.473(R)|clk               |   0.000|
ram2Data<11> |   16.033(R)|clk               |   0.000|
ram2Data<12> |   15.823(R)|clk               |   0.000|
ram2Data<13> |   16.906(R)|clk               |   0.000|
ram2Data<14> |   15.198(R)|clk               |   0.000|
ram2Data<15> |   16.073(R)|clk               |   0.000|
ram2Oe       |   13.871(R)|clk               |   0.000|
ram2We       |   14.256(R)|clk               |   0.000|
rdn          |   16.363(R)|clk               |   0.000|
wrn          |   14.870(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.823(R)|clk               |   0.000|
digit1<1>    |   19.209(R)|clk               |   0.000|
digit1<2>    |   18.836(R)|clk               |   0.000|
digit1<3>    |   19.131(R)|clk               |   0.000|
digit1<4>    |   18.580(R)|clk               |   0.000|
digit1<5>    |   19.009(R)|clk               |   0.000|
digit1<6>    |   19.159(R)|clk               |   0.000|
digit2<0>    |   18.111(R)|clk               |   0.000|
digit2<1>    |   17.100(R)|clk               |   0.000|
digit2<2>    |   18.701(R)|clk               |   0.000|
digit2<3>    |   17.583(R)|clk               |   0.000|
digit2<4>    |   17.945(R)|clk               |   0.000|
digit2<5>    |   17.774(R)|clk               |   0.000|
digit2<6>    |   17.570(R)|clk               |   0.000|
flashAddr<1> |   15.001(R)|clk               |   0.000|
flashAddr<2> |   14.728(R)|clk               |   0.000|
flashAddr<3> |   14.592(R)|clk               |   0.000|
flashAddr<4> |   14.670(R)|clk               |   0.000|
flashAddr<5> |   14.458(R)|clk               |   0.000|
flashAddr<6> |   14.841(R)|clk               |   0.000|
flashAddr<7> |   14.715(R)|clk               |   0.000|
flashAddr<8> |   14.459(R)|clk               |   0.000|
flashAddr<9> |   14.213(R)|clk               |   0.000|
flashAddr<10>|   14.599(R)|clk               |   0.000|
flashAddr<11>|   14.500(R)|clk               |   0.000|
flashAddr<12>|   14.373(R)|clk               |   0.000|
flashAddr<13>|   14.430(R)|clk               |   0.000|
flashAddr<14>|   14.367(R)|clk               |   0.000|
flashAddr<15>|   14.590(R)|clk               |   0.000|
flashAddr<16>|   14.401(R)|clk               |   0.000|
flashCe      |   15.888(R)|clk               |   0.000|
flashData<0> |   14.760(R)|clk               |   0.000|
flashData<1> |   14.970(R)|clk               |   0.000|
flashData<2> |   15.292(R)|clk               |   0.000|
flashData<3> |   14.753(R)|clk               |   0.000|
flashData<4> |   15.534(R)|clk               |   0.000|
flashData<5> |   15.598(R)|clk               |   0.000|
flashData<6> |   15.278(R)|clk               |   0.000|
flashData<7> |   15.847(R)|clk               |   0.000|
flashData<8> |   15.020(R)|clk               |   0.000|
flashData<9> |   15.219(R)|clk               |   0.000|
flashData<10>|   15.789(R)|clk               |   0.000|
flashData<11>|   15.852(R)|clk               |   0.000|
flashData<12>|   16.105(R)|clk               |   0.000|
flashData<13>|   16.045(R)|clk               |   0.000|
flashData<14>|   16.352(R)|clk               |   0.000|
flashData<15>|   16.295(R)|clk               |   0.000|
flashOe      |   15.859(R)|clk               |   0.000|
flashWe      |   15.420(R)|clk               |   0.000|
led<9>       |   18.845(R)|clk               |   0.000|
led<10>      |   18.610(R)|clk               |   0.000|
led<11>      |   19.081(R)|clk               |   0.000|
led<12>      |   17.715(R)|clk               |   0.000|
led<13>      |   17.541(R)|clk               |   0.000|
led<14>      |   18.290(R)|clk               |   0.000|
led<15>      |   16.757(R)|clk               |   0.000|
ram1Data<0>  |   15.069(R)|clk               |   0.000|
ram1Data<1>  |   14.851(R)|clk               |   0.000|
ram1Data<2>  |   14.607(R)|clk               |   0.000|
ram1Data<3>  |   14.224(R)|clk               |   0.000|
ram1Data<4>  |   14.233(R)|clk               |   0.000|
ram1Data<5>  |   14.401(R)|clk               |   0.000|
ram1Data<6>  |   13.634(R)|clk               |   0.000|
ram1Data<7>  |   14.110(R)|clk               |   0.000|
ram2Addr<0>  |   14.973(R)|clk               |   0.000|
ram2Addr<1>  |   14.966(R)|clk               |   0.000|
ram2Addr<2>  |   14.977(R)|clk               |   0.000|
ram2Addr<3>  |   15.519(R)|clk               |   0.000|
ram2Addr<4>  |   15.117(R)|clk               |   0.000|
ram2Addr<5>  |   14.469(R)|clk               |   0.000|
ram2Addr<6>  |   15.996(R)|clk               |   0.000|
ram2Addr<7>  |   17.087(R)|clk               |   0.000|
ram2Addr<8>  |   16.150(R)|clk               |   0.000|
ram2Addr<9>  |   15.694(R)|clk               |   0.000|
ram2Addr<10> |   15.608(R)|clk               |   0.000|
ram2Addr<11> |   16.232(R)|clk               |   0.000|
ram2Addr<12> |   16.762(R)|clk               |   0.000|
ram2Addr<13> |   14.743(R)|clk               |   0.000|
ram2Addr<14> |   14.799(R)|clk               |   0.000|
ram2Addr<15> |   14.152(R)|clk               |   0.000|
ram2Data<0>  |   15.340(R)|clk               |   0.000|
ram2Data<1>  |   16.442(R)|clk               |   0.000|
ram2Data<2>  |   16.569(R)|clk               |   0.000|
ram2Data<3>  |   17.030(R)|clk               |   0.000|
ram2Data<4>  |   15.642(R)|clk               |   0.000|
ram2Data<5>  |   15.967(R)|clk               |   0.000|
ram2Data<6>  |   17.278(R)|clk               |   0.000|
ram2Data<7>  |   16.183(R)|clk               |   0.000|
ram2Data<8>  |   16.241(R)|clk               |   0.000|
ram2Data<9>  |   16.908(R)|clk               |   0.000|
ram2Data<10> |   15.900(R)|clk               |   0.000|
ram2Data<11> |   16.460(R)|clk               |   0.000|
ram2Data<12> |   16.250(R)|clk               |   0.000|
ram2Data<13> |   17.333(R)|clk               |   0.000|
ram2Data<14> |   15.625(R)|clk               |   0.000|
ram2Data<15> |   16.500(R)|clk               |   0.000|
ram2Oe       |   14.298(R)|clk               |   0.000|
ram2We       |   14.683(R)|clk               |   0.000|
rdn          |   16.790(R)|clk               |   0.000|
wrn          |   15.297(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.642(R)|clk               |   0.000|
digit1<1>    |   19.028(R)|clk               |   0.000|
digit1<2>    |   18.655(R)|clk               |   0.000|
digit1<3>    |   18.950(R)|clk               |   0.000|
digit1<4>    |   18.399(R)|clk               |   0.000|
digit1<5>    |   18.828(R)|clk               |   0.000|
digit1<6>    |   18.978(R)|clk               |   0.000|
digit2<0>    |   17.930(R)|clk               |   0.000|
digit2<1>    |   16.919(R)|clk               |   0.000|
digit2<2>    |   18.520(R)|clk               |   0.000|
digit2<3>    |   17.402(R)|clk               |   0.000|
digit2<4>    |   17.764(R)|clk               |   0.000|
digit2<5>    |   17.593(R)|clk               |   0.000|
digit2<6>    |   17.389(R)|clk               |   0.000|
flashAddr<1> |   14.820(R)|clk               |   0.000|
flashAddr<2> |   14.547(R)|clk               |   0.000|
flashAddr<3> |   14.411(R)|clk               |   0.000|
flashAddr<4> |   14.489(R)|clk               |   0.000|
flashAddr<5> |   14.277(R)|clk               |   0.000|
flashAddr<6> |   14.660(R)|clk               |   0.000|
flashAddr<7> |   14.534(R)|clk               |   0.000|
flashAddr<8> |   14.278(R)|clk               |   0.000|
flashAddr<9> |   14.032(R)|clk               |   0.000|
flashAddr<10>|   14.418(R)|clk               |   0.000|
flashAddr<11>|   14.319(R)|clk               |   0.000|
flashAddr<12>|   14.192(R)|clk               |   0.000|
flashAddr<13>|   14.249(R)|clk               |   0.000|
flashAddr<14>|   14.186(R)|clk               |   0.000|
flashAddr<15>|   14.409(R)|clk               |   0.000|
flashAddr<16>|   14.220(R)|clk               |   0.000|
flashCe      |   15.707(R)|clk               |   0.000|
flashData<0> |   14.579(R)|clk               |   0.000|
flashData<1> |   14.789(R)|clk               |   0.000|
flashData<2> |   15.111(R)|clk               |   0.000|
flashData<3> |   14.572(R)|clk               |   0.000|
flashData<4> |   15.353(R)|clk               |   0.000|
flashData<5> |   15.417(R)|clk               |   0.000|
flashData<6> |   15.097(R)|clk               |   0.000|
flashData<7> |   15.666(R)|clk               |   0.000|
flashData<8> |   14.839(R)|clk               |   0.000|
flashData<9> |   15.038(R)|clk               |   0.000|
flashData<10>|   15.608(R)|clk               |   0.000|
flashData<11>|   15.671(R)|clk               |   0.000|
flashData<12>|   15.924(R)|clk               |   0.000|
flashData<13>|   15.864(R)|clk               |   0.000|
flashData<14>|   16.171(R)|clk               |   0.000|
flashData<15>|   16.114(R)|clk               |   0.000|
flashOe      |   15.678(R)|clk               |   0.000|
flashWe      |   15.239(R)|clk               |   0.000|
led<9>       |   18.664(R)|clk               |   0.000|
led<10>      |   18.429(R)|clk               |   0.000|
led<11>      |   18.900(R)|clk               |   0.000|
led<12>      |   17.534(R)|clk               |   0.000|
led<13>      |   17.360(R)|clk               |   0.000|
led<14>      |   18.109(R)|clk               |   0.000|
led<15>      |   16.576(R)|clk               |   0.000|
ram1Data<0>  |   14.888(R)|clk               |   0.000|
ram1Data<1>  |   14.670(R)|clk               |   0.000|
ram1Data<2>  |   14.426(R)|clk               |   0.000|
ram1Data<3>  |   14.043(R)|clk               |   0.000|
ram1Data<4>  |   14.052(R)|clk               |   0.000|
ram1Data<5>  |   14.220(R)|clk               |   0.000|
ram1Data<6>  |   13.453(R)|clk               |   0.000|
ram1Data<7>  |   13.929(R)|clk               |   0.000|
ram2Addr<0>  |   14.792(R)|clk               |   0.000|
ram2Addr<1>  |   14.785(R)|clk               |   0.000|
ram2Addr<2>  |   14.796(R)|clk               |   0.000|
ram2Addr<3>  |   15.338(R)|clk               |   0.000|
ram2Addr<4>  |   14.936(R)|clk               |   0.000|
ram2Addr<5>  |   14.288(R)|clk               |   0.000|
ram2Addr<6>  |   15.815(R)|clk               |   0.000|
ram2Addr<7>  |   16.906(R)|clk               |   0.000|
ram2Addr<8>  |   15.969(R)|clk               |   0.000|
ram2Addr<9>  |   15.513(R)|clk               |   0.000|
ram2Addr<10> |   15.427(R)|clk               |   0.000|
ram2Addr<11> |   16.051(R)|clk               |   0.000|
ram2Addr<12> |   16.581(R)|clk               |   0.000|
ram2Addr<13> |   14.562(R)|clk               |   0.000|
ram2Addr<14> |   14.618(R)|clk               |   0.000|
ram2Addr<15> |   13.971(R)|clk               |   0.000|
ram2Data<0>  |   15.159(R)|clk               |   0.000|
ram2Data<1>  |   16.261(R)|clk               |   0.000|
ram2Data<2>  |   16.388(R)|clk               |   0.000|
ram2Data<3>  |   16.849(R)|clk               |   0.000|
ram2Data<4>  |   15.461(R)|clk               |   0.000|
ram2Data<5>  |   15.786(R)|clk               |   0.000|
ram2Data<6>  |   17.097(R)|clk               |   0.000|
ram2Data<7>  |   16.002(R)|clk               |   0.000|
ram2Data<8>  |   16.060(R)|clk               |   0.000|
ram2Data<9>  |   16.727(R)|clk               |   0.000|
ram2Data<10> |   15.719(R)|clk               |   0.000|
ram2Data<11> |   16.279(R)|clk               |   0.000|
ram2Data<12> |   16.069(R)|clk               |   0.000|
ram2Data<13> |   17.152(R)|clk               |   0.000|
ram2Data<14> |   15.444(R)|clk               |   0.000|
ram2Data<15> |   16.319(R)|clk               |   0.000|
ram2Oe       |   14.117(R)|clk               |   0.000|
ram2We       |   14.502(R)|clk               |   0.000|
rdn          |   16.609(R)|clk               |   0.000|
wrn          |   15.116(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.953|         |         |         |
clk_hand       |    6.953|         |         |         |
opt            |    6.953|         |         |         |
rst            |    6.953|   14.303|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.953|         |         |         |
clk_hand       |    6.953|         |         |         |
opt            |    6.953|         |         |         |
rst            |    6.953|   14.303|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.953|         |         |         |
clk_hand       |    6.953|         |         |         |
opt            |    6.953|         |         |         |
rst            |    6.953|   14.303|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.953|         |         |         |
clk_hand       |    6.953|         |         |         |
opt            |    6.953|         |         |         |
rst            |    6.953|   14.303|   -3.332|   -3.332|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 28 19:16:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



