<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-common › mach › sh2007.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh2007.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_SH2007_H</span>
<span class="cp">#define __MACH_SH2007_H</span>

<span class="cp">#define CS5BCR		0xff802050</span>
<span class="cp">#define CS5WCR		0xff802058</span>
<span class="cp">#define CS5PCR		0xff802070</span>

<span class="cp">#define BUS_SZ8		1</span>
<span class="cp">#define BUS_SZ16	2</span>
<span class="cp">#define BUS_SZ32	3</span>

<span class="cp">#define PCMCIA_IODYN	1</span>
<span class="cp">#define PCMCIA_ATA	0</span>
<span class="cp">#define PCMCIA_IO8	2</span>
<span class="cp">#define PCMCIA_IO16	3</span>
<span class="cp">#define PCMCIA_COMM8	4</span>
<span class="cp">#define PCMCIA_COMM16	5</span>
<span class="cp">#define PCMCIA_ATTR8	6</span>
<span class="cp">#define PCMCIA_ATTR16	7</span>

<span class="cp">#define TYPE_SRAM	0</span>
<span class="cp">#define TYPE_PCMCIA	4</span>

<span class="cm">/* write-read/write-write delay (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define IWW5		0</span>
<span class="cp">#define IWW6		3</span>
<span class="cm">/* different area, read-write delay (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define IWRWD5		2</span>
<span class="cp">#define IWRWD6		2</span>
<span class="cm">/* same area, read-write delay (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define IWRWS5		2</span>
<span class="cp">#define IWRWS6		2</span>
<span class="cm">/* different area, read-read delay (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define IWRRD5		2</span>
<span class="cp">#define IWRRD6		2</span>
<span class="cm">/* same area, read-read delay (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define IWRRS5		0</span>
<span class="cp">#define IWRRS6		2</span>
<span class="cm">/* burst count (0-3:4,8,16,32) */</span>
<span class="cp">#define BST5		0</span>
<span class="cp">#define BST6		0</span>
<span class="cm">/* bus size */</span>
<span class="cp">#define SZ5		BUS_SZ16</span>
<span class="cp">#define SZ6		BUS_SZ16</span>
<span class="cm">/* RD hold for SRAM (0-1:0,1) */</span>
<span class="cp">#define RDSPL5		0</span>
<span class="cp">#define RDSPL6		0</span>
<span class="cm">/* Burst pitch (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define BW5		0</span>
<span class="cp">#define BW6		0</span>
<span class="cm">/* Multiplex (0-1:0,1) */</span>
<span class="cp">#define MPX5		0</span>
<span class="cp">#define MPX6		0</span>
<span class="cm">/* device type */</span>
<span class="cp">#define TYPE5		TYPE_PCMCIA</span>
<span class="cp">#define TYPE6		TYPE_PCMCIA</span>
<span class="cm">/* address setup before assert CSn for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define ADS5		0</span>
<span class="cp">#define ADS6		0</span>
<span class="cm">/* address hold after negate CSn for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define ADH5		0</span>
<span class="cp">#define ADH6		0</span>
<span class="cm">/* CSn assert to RD assert delay for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define RDS5		0</span>
<span class="cp">#define RDS6		0</span>
<span class="cm">/* RD negate to CSn negate delay for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define RDH5		0</span>
<span class="cp">#define RDH6		0</span>
<span class="cm">/* CSn assert to WE assert delay for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define WTS5		0</span>
<span class="cp">#define WTS6		0</span>
<span class="cm">/* WE negate to CSn negate delay for SRAM (0-7:0,1,2,3,4,5,6,7) */</span>
<span class="cp">#define WTH5		0</span>
<span class="cp">#define WTH6		0</span>
<span class="cm">/* BS hold (0-1:1,2) */</span>
<span class="cp">#define BSH5		0</span>
<span class="cp">#define BSH6		0</span>
<span class="cm">/* wait cycle (0-15:0,1,2,3,4,5,6,7,8,9,11,13,15,17,21,25) */</span>
<span class="cp">#define IW5		6	</span><span class="cm">/* 60ns PIO mode 4 */</span><span class="cp"></span>
<span class="cp">#define IW6		15	</span><span class="cm">/* 250ns */</span><span class="cp"></span>

<span class="cp">#define SAA5		PCMCIA_IODYN	</span><span class="cm">/* IDE area b4000000-b5ffffff */</span><span class="cp"></span>
<span class="cp">#define SAB5		PCMCIA_IODYN	</span><span class="cm">/* CF  area b6000000-b7ffffff */</span><span class="cp"></span>
<span class="cp">#define PCWA5		0	</span><span class="cm">/* additional wait A (0-3:0,15,30,50) */</span><span class="cp"></span>
<span class="cp">#define PCWB5		0	</span><span class="cm">/* additional wait B (0-3:0,15,30,50) */</span><span class="cp"></span>
<span class="cm">/* wait B (0-15:0,1,2,3,4,5,6,7,8,9,11,13,15,17,21,25) */</span>
<span class="cp">#define PCIW5		12</span>
<span class="cm">/* Address-&gt;OE/WE assert delay A (0-7:0,1,2,3,6,9,12,15) */</span>
<span class="cp">#define TEDA5		2</span>
<span class="cm">/* Address-&gt;OE/WE assert delay B (0-7:0,1,2,3,6,9,12,15) */</span>
<span class="cp">#define TEDB5		4</span>
<span class="cm">/* OE/WE negate-&gt;Address delay A (0-7:0,1,2,3,6,9,12,15) */</span>
<span class="cp">#define TEHA5		2</span>
<span class="cm">/* OE/WE negate-&gt;Address delay B (0-7:0,1,2,3,6,9,12,15) */</span>
<span class="cp">#define TEHB5		3</span>

<span class="cp">#define CS5BCR_D	((IWW5&lt;&lt;28)|(IWRWD5&lt;&lt;24)|(IWRWS5&lt;&lt;20)|		\</span>
<span class="cp">			(IWRRD5&lt;&lt;16)|(IWRRS5&lt;&lt;12)|(BST5&lt;&lt;10)|		\</span>
<span class="cp">			(SZ5&lt;&lt;8)|(RDSPL5&lt;&lt;7)|(BW5&lt;&lt;4)|(MPX5&lt;&lt;3)|TYPE5)</span>
<span class="cp">#define CS5WCR_D	((ADS5&lt;&lt;28)|(ADH5&lt;&lt;24)|(RDS5&lt;&lt;20)|	\</span>
<span class="cp">			(RDH5&lt;&lt;16)|(WTS5&lt;&lt;12)|(WTH5&lt;&lt;8)|(BSH5&lt;&lt;4)|IW5)</span>
<span class="cp">#define CS5PCR_D	((SAA5&lt;&lt;28)|(SAB5&lt;&lt;24)|(PCWA5&lt;&lt;22)|		\</span>
<span class="cp">			(PCWB5&lt;&lt;20)|(PCIW5&lt;&lt;16)|(TEDA5&lt;&lt;12)|		\</span>
<span class="cp">			(TEDB5&lt;&lt;8)|(TEHA5&lt;&lt;4)|TEHB5)</span>

<span class="cp">#define SMC0_BASE       0xb0800000      </span><span class="cm">/* eth0 */</span><span class="cp"></span>
<span class="cp">#define SMC1_BASE       0xb0900000      </span><span class="cm">/* eth1 */</span><span class="cp"></span>
<span class="cp">#define CF_BASE         0xb6100000      </span><span class="cm">/* Compact Flash (I/O area) */</span><span class="cp"></span>
<span class="cp">#define IDE_BASE        0xb4000000      </span><span class="cm">/* IDE */</span><span class="cp"></span>
<span class="cp">#define PC104_IO_BASE   0xb8000000</span>
<span class="cp">#define PC104_MEM_BASE  0xba000000</span>
<span class="cp">#define SMC_IO_SIZE     0x100</span>

<span class="cp">#define CF_OFFSET       0x1f0</span>
<span class="cp">#define IDE_OFFSET      0x170</span>

<span class="cp">#endif </span><span class="cm">/* __MACH_SH2007_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
