Anant Agarwal , David A. Kranz , Venkat Natarajan, Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.943-962, September 1995[doi>10.1109/71.466632]
Ricardo Bianchini , Raquel Pinto , Claudio L. Amorim, Data prefetching for software DSMs, Proceedings of the 12th international conference on Supercomputing, p.385-392, July 1998, Melbourne, Australia[doi>10.1145/277830.277925]
Liang-Fang Chao , A. S. LaPaugh , E. H.-M. Sha, Rotation scheduling: a loop pipelining algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.229-239, November 2006[doi>10.1109/43.594829]
Fei Chen , Timothy W. O'Neil , Edwin H.-M. Sha, Optimizing Overall Loop Schedules Using Prefetching and Partitioning, IEEE Transactions on Parallel and Distributed Systems, v.11 n.6, p.604-614, June 2000[doi>10.1109/71.862210]
Fei Chen , Edwin Hsing-Mean Sha, Loop Scheduling and Partitions for Hiding Memory Latencies, Proceedings of the 12th international symposium on System synthesis, p.64, November 01-04, 1999
T.-F. Chen , J.-L. Baer, A performance study of software and hardware data prefetching schemes, Proceedings of the 21st annual international symposium on Computer architecture, p.223-232, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192030]
Fredrik Dahlgren , Michel Dubois , Per Stenström, Sequential Hardware Prefetching in Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.6 n.7, p.733-746, July 1995[doi>10.1109/71.395402]
Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, High-level synthesis of distributed logic-memory architectures, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.564-571, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774655]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 5--35.
Naraig Manjikia, Combining Loop Fusion with Prefetching on Shared-memory Multiprocessors, Proceedings of the international Conference on Parallel Processing, p.78, August 11-15, 1997
Toshihiro Ozawa , Yasunori Kimura , Shin'ichiro Nishizaki, Cache miss heuristics and preloading techniques for general-purpose programs, Proceedings of the 28th annual international symposium on Microarchitecture, p.243-248, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Nelson Luiz Passos , Edwin Hsing-Mean Sha, Scheduling of uniform multidimensional systems under resource constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.719-730, Dec. 1998[doi>10.1109/92.736145]
James Philbin , Jan Edler , Otto J. Anshus , Craig C. Douglas , Kai Li, Thread scheduling for cache locality, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.60-71, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237151]
Shlomit S. Pinter , Adi Yoaz, Tango: a hardware-based data prefetching technique for superscalar processors, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.214-225, December 02-04, 1996, Paris, France
Jonas Skeppstedt , Michel Dubois, Hybrid compiler/hardware prefetching for multiprocessors using low-overhead cache miss traps, Proceedings of the international Conference on Parallel Processing, p.298-305, August 11-15, 1997
Myoung Kwon Tcheun , Hyunsoo Yoon , Seung Ryoul Maeng, An adaptive sequential prefetching scheme in shared-memory multiprocessors, Proceedings of the international Conference on Parallel Processing, p.306-313, August 11-15, 1997
Steven Wallace , Nader Bagherzadeh, Modeled and Measured Instruction Fetching Performance for Superscalar Microprocessors, IEEE Transactions on Parallel and Distributed Systems, v.9 n.6, p.570-578, June 1998[doi>10.1109/71.689444]
Zhenlin Wang , Doug Burger , Kathryn S. McKinley , Steven K. Reinhardt , Charles C. Weems, Guided region prefetching: a cooperative hardware/software approach, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859663]
Zhong Wang , Edwin Hsing-Mean Sha , Yuke Wang, Partitioning and scheduling DSP applications with maximal memory access hiding, EURASIP Journal on Applied Signal Processing, v.2002 n.1, p.926-935, January 2002
Zhong Wang , Qingfeng Zhuge , Edwin H.-M. Sha, Scheduling and partitioning for multiple loop nests, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500042]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Chun Xue , Zili Shao , Meilin Liu , Edwin H.-M. Sha, Iterational retiming: maximize iteration-level parallelism for nested loops, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084910]
Yoji Yamada , John Gyllenhall , Grant Haab , Wen-mei Hwu, Data relocation and prefetching for programs with large data sets, Proceedings of the 27th annual international symposium on Microarchitecture, p.118-127, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192740]
