INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01 Engineering/06 FPGA/01 Projects/Vivado/Arty-S7-001/Verilog Files/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
