From db966e364668e565a877edf8bb025d1068507baf Mon Sep 17 00:00:00 2001
From: Ken Ma <make@marvell.com>
Date: Wed, 14 Feb 2018 10:32:16 +0800
Subject: [PATCH 1317/1345] fix: dts: mvebu: a7/8k: add soc interrupt register
 base for ap806 gpio bank

commit  d16d2f9efeb6fdd60aaae56c979d6e2d9bfc24fa from
https://github.com/MarvellEmbeddedProcessors/linux-marvell.git

Change-Id: I964bf4bb1372f8a67d6699b4105c3588f50bd9c0
Signed-off-by: Ken Ma <make@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/52310
Tested-by: iSoC Platform CI <ykjenk@marvell.com>
Reviewed-by: Hanna Hawa <hannah@marvell.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/marvell/armada-ap806.dtsi |    3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/marvell/armada-ap806.dtsi b/arch/arm64/boot/dts/marvell/armada-ap806.dtsi
index 5ec8a5e..b429d50 100644
--- a/arch/arm64/boot/dts/marvell/armada-ap806.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-ap806.dtsi
@@ -424,7 +424,8 @@
 
 			gpio0: gpio@6F5040 {
 				compatible = "marvell,orion-gpio";
-				reg = <0x6F5040 0x40>;
+				reg = <0x6F5040 0x40>, /* gpio interrupt regs */
+				      <0x6F4328 0x8>; /* soc interrupt regs */
 				ngpios = <20>;
 				gpio-controller;
 				#gpio-cells = <2>;
-- 
1.7.9.5

