
107_Modulation_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d6a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d8  0800d880  0800d880  0000e880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e958  0800e958  000101e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e958  0800e958  0000f958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e960  0800e960  000101e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e960  0800e960  0000f960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e964  0800e964  0000f964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e968  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  200001e4  0800eb4c  000101e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000082c  0800eb4c  0001082c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d175  00000000  00000000  00010214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003724  00000000  00000000  0002d389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  00030ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013cc  00000000  00000000  00032428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aa3e  00000000  00000000  000337f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dea0  00000000  00000000  0005e232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117da2  00000000  00000000  0007c0d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00193e74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008084  00000000  00000000  00193eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0019bf3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d868 	.word	0x0800d868

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800d868 	.word	0x0800d868

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	80fb      	strh	r3, [r7, #6]
 8000f92:	460b      	mov	r3, r1
 8000f94:	80bb      	strh	r3, [r7, #4]
 8000f96:	4613      	mov	r3, r2
 8000f98:	807b      	strh	r3, [r7, #2]
	ST7735_DrawPixel(x, y, color);
 8000f9a:	88fb      	ldrh	r3, [r7, #6]
 8000f9c:	88b9      	ldrh	r1, [r7, #4]
 8000f9e:	887a      	ldrh	r2, [r7, #2]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 fab5 	bl	8001510 <ST7735_DrawPixel>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000fae:	b590      	push	{r4, r7, lr}
 8000fb0:	b085      	sub	sp, #20
 8000fb2:	af02      	add	r7, sp, #8
 8000fb4:	4604      	mov	r4, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4611      	mov	r1, r2
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4623      	mov	r3, r4
 8000fbe:	80fb      	strh	r3, [r7, #6]
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	80bb      	strh	r3, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	807b      	strh	r3, [r7, #2]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000fcc:	88f8      	ldrh	r0, [r7, #6]
 8000fce:	88b9      	ldrh	r1, [r7, #4]
 8000fd0:	887a      	ldrh	r2, [r7, #2]
 8000fd2:	883c      	ldrh	r4, [r7, #0]
 8000fd4:	8b3b      	ldrh	r3, [r7, #24]
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	4623      	mov	r3, r4
 8000fda:	f000 fba3 	bl	8001724 <ST7735_FillRectangle>
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd90      	pop	{r4, r7, pc}

08000fe6 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	80fb      	strh	r3, [r7, #6]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	80bb      	strh	r3, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	807b      	strh	r3, [r7, #2]
    drawPixel(x, y, color);
 8000ff8:	887a      	ldrh	r2, [r7, #2]
 8000ffa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000ffe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ffc0 	bl	8000f88 <drawPixel>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b089      	sub	sp, #36	@ 0x24
 8001014:	af00      	add	r7, sp, #0
 8001016:	4604      	mov	r4, r0
 8001018:	4608      	mov	r0, r1
 800101a:	4611      	mov	r1, r2
 800101c:	461a      	mov	r2, r3
 800101e:	4623      	mov	r3, r4
 8001020:	80fb      	strh	r3, [r7, #6]
 8001022:	4603      	mov	r3, r0
 8001024:	80bb      	strh	r3, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	807b      	strh	r3, [r7, #2]
 800102a:	4613      	mov	r3, r2
 800102c:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 800102e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001032:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800103c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001040:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8001044:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001048:	1acb      	subs	r3, r1, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	bfb8      	it	lt
 800104e:	425b      	neglt	r3, r3
 8001050:	429a      	cmp	r2, r3
 8001052:	bfcc      	ite	gt
 8001054:	2301      	movgt	r3, #1
 8001056:	2300      	movle	r3, #0
 8001058:	b2db      	uxtb	r3, r3
 800105a:	837b      	strh	r3, [r7, #26]
    if (steep) {
 800105c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00b      	beq.n	800107c <writeLine+0x6c>
        _swap_int16_t(x0, y0);
 8001064:	88fb      	ldrh	r3, [r7, #6]
 8001066:	833b      	strh	r3, [r7, #24]
 8001068:	88bb      	ldrh	r3, [r7, #4]
 800106a:	80fb      	strh	r3, [r7, #6]
 800106c:	8b3b      	ldrh	r3, [r7, #24]
 800106e:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8001070:	887b      	ldrh	r3, [r7, #2]
 8001072:	82fb      	strh	r3, [r7, #22]
 8001074:	883b      	ldrh	r3, [r7, #0]
 8001076:	807b      	strh	r3, [r7, #2]
 8001078:	8afb      	ldrh	r3, [r7, #22]
 800107a:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 800107c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001080:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001084:	429a      	cmp	r2, r3
 8001086:	dd0b      	ble.n	80010a0 <writeLine+0x90>
        _swap_int16_t(x0, x1);
 8001088:	88fb      	ldrh	r3, [r7, #6]
 800108a:	82bb      	strh	r3, [r7, #20]
 800108c:	887b      	ldrh	r3, [r7, #2]
 800108e:	80fb      	strh	r3, [r7, #6]
 8001090:	8abb      	ldrh	r3, [r7, #20]
 8001092:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8001094:	88bb      	ldrh	r3, [r7, #4]
 8001096:	827b      	strh	r3, [r7, #18]
 8001098:	883b      	ldrh	r3, [r7, #0]
 800109a:	80bb      	strh	r3, [r7, #4]
 800109c:	8a7b      	ldrh	r3, [r7, #18]
 800109e:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 80010a0:	887a      	ldrh	r2, [r7, #2]
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 80010aa:	f9b7 2000 	ldrsh.w	r2, [r7]
 80010ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	bfb8      	it	lt
 80010b8:	425b      	neglt	r3, r3
 80010ba:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 80010bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010c0:	0fda      	lsrs	r2, r3, #31
 80010c2:	4413      	add	r3, r2
 80010c4:	105b      	asrs	r3, r3, #1
 80010c6:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 80010c8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010cc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	da02      	bge.n	80010da <writeLine+0xca>
        ystep = 1;
 80010d4:	2301      	movs	r3, #1
 80010d6:	83bb      	strh	r3, [r7, #28]
 80010d8:	e031      	b.n	800113e <writeLine+0x12e>
    } else {
        ystep = -1;
 80010da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010de:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0<=x1; x0++) {
 80010e0:	e02d      	b.n	800113e <writeLine+0x12e>
        if (steep) {
 80010e2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d008      	beq.n	80010fc <writeLine+0xec>
            writePixel(y0, x0, color);
 80010ea:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80010ec:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80010f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff76 	bl	8000fe6 <writePixel>
 80010fa:	e007      	b.n	800110c <writeLine+0xfc>
        } else {
            writePixel(x0, y0, color);
 80010fc:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80010fe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff6d 	bl	8000fe6 <writePixel>
        }
        err -= dy;
 800110c:	8bfa      	ldrh	r2, [r7, #30]
 800110e:	89fb      	ldrh	r3, [r7, #14]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	b29b      	uxth	r3, r3
 8001114:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 8001116:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800111a:	2b00      	cmp	r3, #0
 800111c:	da09      	bge.n	8001132 <writeLine+0x122>
            y0 += ystep;
 800111e:	88ba      	ldrh	r2, [r7, #4]
 8001120:	8bbb      	ldrh	r3, [r7, #28]
 8001122:	4413      	add	r3, r2
 8001124:	b29b      	uxth	r3, r3
 8001126:	80bb      	strh	r3, [r7, #4]
            err += dx;
 8001128:	8bfa      	ldrh	r2, [r7, #30]
 800112a:	8a3b      	ldrh	r3, [r7, #16]
 800112c:	4413      	add	r3, r2
 800112e:	b29b      	uxth	r3, r3
 8001130:	83fb      	strh	r3, [r7, #30]
    for (; x0<=x1; x0++) {
 8001132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001136:	b29b      	uxth	r3, r3
 8001138:	3301      	adds	r3, #1
 800113a:	b29b      	uxth	r3, r3
 800113c:	80fb      	strh	r3, [r7, #6]
 800113e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001142:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001146:	429a      	cmp	r2, r3
 8001148:	ddcb      	ble.n	80010e2 <writeLine+0xd2>
        }
    }
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	3724      	adds	r7, #36	@ 0x24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd90      	pop	{r4, r7, pc}

08001154 <drawFastHLine>:
void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
	writeLine(x, y, x, y + h - 1, color);
}
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b085      	sub	sp, #20
 8001158:	af02      	add	r7, sp, #8
 800115a:	4604      	mov	r4, r0
 800115c:	4608      	mov	r0, r1
 800115e:	4611      	mov	r1, r2
 8001160:	461a      	mov	r2, r3
 8001162:	4623      	mov	r3, r4
 8001164:	80fb      	strh	r3, [r7, #6]
 8001166:	4603      	mov	r3, r0
 8001168:	80bb      	strh	r3, [r7, #4]
 800116a:	460b      	mov	r3, r1
 800116c:	807b      	strh	r3, [r7, #2]
 800116e:	4613      	mov	r3, r2
 8001170:	803b      	strh	r3, [r7, #0]
	writeLine(x, y, x + w - 1, y, color);
 8001172:	88fa      	ldrh	r2, [r7, #6]
 8001174:	887b      	ldrh	r3, [r7, #2]
 8001176:	4413      	add	r3, r2
 8001178:	b29b      	uxth	r3, r3
 800117a:	3b01      	subs	r3, #1
 800117c:	b29b      	uxth	r3, r3
 800117e:	b21a      	sxth	r2, r3
 8001180:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001184:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001188:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800118c:	883b      	ldrh	r3, [r7, #0]
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	4623      	mov	r3, r4
 8001192:	f7ff ff3d 	bl	8001010 <writeLine>
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bd90      	pop	{r4, r7, pc}
	...

080011a0 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af02      	add	r7, sp, #8
 80011a6:	4603      	mov	r3, r0
 80011a8:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 80011aa:	4b08      	ldr	r3, [pc, #32]	@ (80011cc <fillScreen+0x2c>)
 80011ac:	f9b3 2000 	ldrsh.w	r2, [r3]
 80011b0:	4b07      	ldr	r3, [pc, #28]	@ (80011d0 <fillScreen+0x30>)
 80011b2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	460b      	mov	r3, r1
 80011bc:	2100      	movs	r1, #0
 80011be:	2000      	movs	r0, #0
 80011c0:	f7ff fef5 	bl	8000fae <fillRect>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000200 	.word	0x20000200
 80011d0:	20000202 	.word	0x20000202

080011d4 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e2:	f004 fc57 	bl	8005a94 <HAL_GPIO_WritePin>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}

080011ea <ST7735_Unselect>:

void ST7735_Unselect()
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f8:	f004 fc4c 	bl	8005a94 <HAL_GPIO_WritePin>
}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}

08001200 <ST7735_Reset>:

void ST7735_Reset()
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2140      	movs	r1, #64	@ 0x40
 8001208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120c:	f004 fc42 	bl	8005a94 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001210:	2005      	movs	r0, #5
 8001212:	f002 f929 	bl	8003468 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8001216:	2201      	movs	r2, #1
 8001218:	2140      	movs	r1, #64	@ 0x40
 800121a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121e:	f004 fc39 	bl	8005a94 <HAL_GPIO_WritePin>
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001238:	4806      	ldr	r0, [pc, #24]	@ (8001254 <ST7735_WriteCommand+0x2c>)
 800123a:	f004 fc2b 	bl	8005a94 <HAL_GPIO_WritePin>
		{

		}
	#endif
	#ifdef WITHOUT_DMA
		HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800123e:	1df9      	adds	r1, r7, #7
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	2201      	movs	r2, #1
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <ST7735_WriteCommand+0x30>)
 8001248:	f005 fd49 	bl	8006cde <HAL_SPI_Transmit>
	#endif
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	48000400 	.word	0x48000400
 8001258:	200003a4 	.word	0x200003a4

0800125c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001266:	2201      	movs	r2, #1
 8001268:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800126c:	4807      	ldr	r0, [pc, #28]	@ (800128c <ST7735_WriteData+0x30>)
 800126e:	f004 fc11 	bl	8005a94 <HAL_GPIO_WritePin>
    	{

    	}
	#endif
	#ifdef WITHOUT_DMA
    	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b29a      	uxth	r2, r3
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <ST7735_WriteData+0x34>)
 800127e:	f005 fd2e 	bl	8006cde <HAL_SPI_Transmit>
	#endif
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	48000400 	.word	0x48000400
 8001290:	200003a4 	.word	0x200003a4

08001294 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80012a6:	e034      	b.n	8001312 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80012b2:	7afb      	ldrb	r3, [r7, #11]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ffb7 	bl	8001228 <ST7735_WriteCommand>

        numArgs = *addr++;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	607a      	str	r2, [r7, #4]
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80012c4:	7abb      	ldrb	r3, [r7, #10]
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012cc:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80012ce:	7abb      	ldrb	r3, [r7, #10]
 80012d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012d4:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80012d6:	7abb      	ldrb	r3, [r7, #10]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d008      	beq.n	80012ee <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80012dc:	7abb      	ldrb	r3, [r7, #10]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffbb 	bl	800125c <ST7735_WriteData>
            addr += numArgs;
 80012e6:	7abb      	ldrb	r3, [r7, #10]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	4413      	add	r3, r2
 80012ec:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80012ee:	89bb      	ldrh	r3, [r7, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d00e      	beq.n	8001312 <DisplayInit+0x7e>
            ms = *addr++;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	607a      	str	r2, [r7, #4]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 80012fe:	89bb      	ldrh	r3, [r7, #12]
 8001300:	2bff      	cmp	r3, #255	@ 0xff
 8001302:	d102      	bne.n	800130a <DisplayInit+0x76>
 8001304:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001308:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800130a:	89bb      	ldrh	r3, [r7, #12]
 800130c:	4618      	mov	r0, r3
 800130e:	f002 f8ab 	bl	8003468 <HAL_Delay>
    while(numCommands--) {
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	1e5a      	subs	r2, r3, #1
 8001316:	73fa      	strb	r2, [r7, #15]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1c5      	bne.n	80012a8 <DisplayInit+0x14>
        }
    }
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	4604      	mov	r4, r0
 8001330:	4608      	mov	r0, r1
 8001332:	4611      	mov	r1, r2
 8001334:	461a      	mov	r2, r3
 8001336:	4623      	mov	r3, r4
 8001338:	71fb      	strb	r3, [r7, #7]
 800133a:	4603      	mov	r3, r0
 800133c:	71bb      	strb	r3, [r7, #6]
 800133e:	460b      	mov	r3, r1
 8001340:	717b      	strb	r3, [r7, #5]
 8001342:	4613      	mov	r3, r2
 8001344:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001346:	202a      	movs	r0, #42	@ 0x2a
 8001348:	f7ff ff6e 	bl	8001228 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 800134c:	2300      	movs	r3, #0
 800134e:	733b      	strb	r3, [r7, #12]
 8001350:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <ST7735_SetAddressWindow+0x88>)
 8001352:	781a      	ldrb	r2, [r3, #0]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4413      	add	r3, r2
 8001358:	b2db      	uxtb	r3, r3
 800135a:	737b      	strb	r3, [r7, #13]
 800135c:	2300      	movs	r3, #0
 800135e:	73bb      	strb	r3, [r7, #14]
 8001360:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <ST7735_SetAddressWindow+0x88>)
 8001362:	781a      	ldrb	r2, [r3, #0]
 8001364:	797b      	ldrb	r3, [r7, #5]
 8001366:	4413      	add	r3, r2
 8001368:	b2db      	uxtb	r3, r3
 800136a:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	2104      	movs	r1, #4
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff72 	bl	800125c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001378:	202b      	movs	r0, #43	@ 0x2b
 800137a:	f7ff ff55 	bl	8001228 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <ST7735_SetAddressWindow+0x8c>)
 8001380:	781a      	ldrb	r2, [r3, #0]
 8001382:	79bb      	ldrb	r3, [r7, #6]
 8001384:	4413      	add	r3, r2
 8001386:	b2db      	uxtb	r3, r3
 8001388:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 800138a:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <ST7735_SetAddressWindow+0x8c>)
 800138c:	781a      	ldrb	r2, [r3, #0]
 800138e:	793b      	ldrb	r3, [r7, #4]
 8001390:	4413      	add	r3, r2
 8001392:	b2db      	uxtb	r3, r3
 8001394:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	2104      	movs	r1, #4
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff ff5d 	bl	800125c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80013a2:	202c      	movs	r0, #44	@ 0x2c
 80013a4:	f7ff ff40 	bl	8001228 <ST7735_WriteCommand>
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd90      	pop	{r4, r7, pc}
 80013b0:	20000207 	.word	0x20000207
 80013b4:	20000208 	.word	0x20000208

080013b8 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 80013c2:	f7ff ff07 	bl	80011d4 <ST7735_Select>
    ST7735_Reset();
 80013c6:	f7ff ff1b 	bl	8001200 <ST7735_Reset>
    DisplayInit(init_cmds1);
 80013ca:	480c      	ldr	r0, [pc, #48]	@ (80013fc <ST7735_Init+0x44>)
 80013cc:	f7ff ff62 	bl	8001294 <DisplayInit>
    DisplayInit(init_cmds2);
 80013d0:	480b      	ldr	r0, [pc, #44]	@ (8001400 <ST7735_Init+0x48>)
 80013d2:	f7ff ff5f 	bl	8001294 <DisplayInit>
    DisplayInit(init_cmds3);
 80013d6:	480b      	ldr	r0, [pc, #44]	@ (8001404 <ST7735_Init+0x4c>)
 80013d8:	f7ff ff5c 	bl	8001294 <DisplayInit>
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();

#elif ST7735_IS_128X128
    _colstart = 2;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <ST7735_Init+0x50>)
 80013de:	2202      	movs	r2, #2
 80013e0:	701a      	strb	r2, [r3, #0]
    _rowstart = 3;
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <ST7735_Init+0x54>)
 80013e4:	2203      	movs	r2, #3
 80013e6:	701a      	strb	r2, [r3, #0]
#else
    _colstart = 0;
    _rowstart = 0;
#endif
    ST7735_SetRotation (rotation);
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f810 	bl	8001410 <ST7735_SetRotation>
    ST7735_Unselect();
 80013f0:	f7ff fefb 	bl	80011ea <ST7735_Unselect>

}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	0800d9e8 	.word	0x0800d9e8
 8001400:	0800da20 	.word	0x0800da20
 8001404:	0800da30 	.word	0x0800da30
 8001408:	20000205 	.word	0x20000205
 800140c:	20000206 	.word	0x20000206

08001410 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b33      	ldr	r3, [pc, #204]	@ (80014f4 <ST7735_SetRotation+0xe4>)
 8001428:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800142a:	4b32      	ldr	r3, [pc, #200]	@ (80014f4 <ST7735_SetRotation+0xe4>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b03      	cmp	r3, #3
 8001430:	d84e      	bhi.n	80014d0 <ST7735_SetRotation+0xc0>
 8001432:	a201      	add	r2, pc, #4	@ (adr r2, 8001438 <ST7735_SetRotation+0x28>)
 8001434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001438:	08001449 	.word	0x08001449
 800143c:	0800146b 	.word	0x0800146b
 8001440:	0800148d 	.word	0x0800148d
 8001444:	080014af 	.word	0x080014af
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8001448:	23c0      	movs	r3, #192	@ 0xc0
 800144a:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 800144c:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <ST7735_SetRotation+0xe8>)
 800144e:	2280      	movs	r2, #128	@ 0x80
 8001450:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001452:	4b2a      	ldr	r3, [pc, #168]	@ (80014fc <ST7735_SetRotation+0xec>)
 8001454:	2280      	movs	r2, #128	@ 0x80
 8001456:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8001458:	4b29      	ldr	r3, [pc, #164]	@ (8001500 <ST7735_SetRotation+0xf0>)
 800145a:	781a      	ldrb	r2, [r3, #0]
 800145c:	4b29      	ldr	r3, [pc, #164]	@ (8001504 <ST7735_SetRotation+0xf4>)
 800145e:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8001460:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <ST7735_SetRotation+0xf8>)
 8001462:	781a      	ldrb	r2, [r3, #0]
 8001464:	4b29      	ldr	r3, [pc, #164]	@ (800150c <ST7735_SetRotation+0xfc>)
 8001466:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001468:	e032      	b.n	80014d0 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800146a:	23a0      	movs	r3, #160	@ 0xa0
 800146c:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 800146e:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <ST7735_SetRotation+0xec>)
 8001470:	2280      	movs	r2, #128	@ 0x80
 8001472:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001474:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <ST7735_SetRotation+0xe8>)
 8001476:	2280      	movs	r2, #128	@ 0x80
 8001478:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800147a:	4b21      	ldr	r3, [pc, #132]	@ (8001500 <ST7735_SetRotation+0xf0>)
 800147c:	781a      	ldrb	r2, [r3, #0]
 800147e:	4b23      	ldr	r3, [pc, #140]	@ (800150c <ST7735_SetRotation+0xfc>)
 8001480:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <ST7735_SetRotation+0xf8>)
 8001484:	781a      	ldrb	r2, [r3, #0]
 8001486:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <ST7735_SetRotation+0xf4>)
 8001488:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800148a:	e021      	b.n	80014d0 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 800148c:	2300      	movs	r3, #0
 800148e:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8001490:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <ST7735_SetRotation+0xe8>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001496:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <ST7735_SetRotation+0xec>)
 8001498:	2280      	movs	r2, #128	@ 0x80
 800149a:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 800149c:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <ST7735_SetRotation+0xf0>)
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	4b18      	ldr	r3, [pc, #96]	@ (8001504 <ST7735_SetRotation+0xf4>)
 80014a2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80014a4:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <ST7735_SetRotation+0xf8>)
 80014a6:	781a      	ldrb	r2, [r3, #0]
 80014a8:	4b18      	ldr	r3, [pc, #96]	@ (800150c <ST7735_SetRotation+0xfc>)
 80014aa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80014ac:	e010      	b.n	80014d0 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80014ae:	2360      	movs	r3, #96	@ 0x60
 80014b0:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <ST7735_SetRotation+0xec>)
 80014b4:	2280      	movs	r2, #128	@ 0x80
 80014b6:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <ST7735_SetRotation+0xe8>)
 80014ba:	2280      	movs	r2, #128	@ 0x80
 80014bc:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80014be:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <ST7735_SetRotation+0xf0>)
 80014c0:	781a      	ldrb	r2, [r3, #0]
 80014c2:	4b12      	ldr	r3, [pc, #72]	@ (800150c <ST7735_SetRotation+0xfc>)
 80014c4:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <ST7735_SetRotation+0xf8>)
 80014c8:	781a      	ldrb	r2, [r3, #0]
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <ST7735_SetRotation+0xf4>)
 80014cc:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80014ce:	bf00      	nop
  }
  ST7735_Select();
 80014d0:	f7ff fe80 	bl	80011d4 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 80014d4:	2036      	movs	r0, #54	@ 0x36
 80014d6:	f7ff fea7 	bl	8001228 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 80014da:	f107 030f 	add.w	r3, r7, #15
 80014de:	2101      	movs	r1, #1
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff febb 	bl	800125c <ST7735_WriteData>
  ST7735_Unselect();
 80014e6:	f7ff fe80 	bl	80011ea <ST7735_Unselect>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000204 	.word	0x20000204
 80014f8:	20000202 	.word	0x20000202
 80014fc:	20000200 	.word	0x20000200
 8001500:	20000205 	.word	0x20000205
 8001504:	20000207 	.word	0x20000207
 8001508:	20000206 	.word	0x20000206
 800150c:	20000208 	.word	0x20000208

08001510 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	80fb      	strh	r3, [r7, #6]
 800151a:	460b      	mov	r3, r1
 800151c:	80bb      	strh	r3, [r7, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	4a17      	ldr	r2, [pc, #92]	@ (8001584 <ST7735_DrawPixel+0x74>)
 8001526:	f9b2 2000 	ldrsh.w	r2, [r2]
 800152a:	4293      	cmp	r3, r2
 800152c:	da26      	bge.n	800157c <ST7735_DrawPixel+0x6c>
 800152e:	88bb      	ldrh	r3, [r7, #4]
 8001530:	4a15      	ldr	r2, [pc, #84]	@ (8001588 <ST7735_DrawPixel+0x78>)
 8001532:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001536:	4293      	cmp	r3, r2
 8001538:	da20      	bge.n	800157c <ST7735_DrawPixel+0x6c>
        return;

    ST7735_Select();
 800153a:	f7ff fe4b 	bl	80011d4 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	b2d8      	uxtb	r0, r3
 8001542:	88bb      	ldrh	r3, [r7, #4]
 8001544:	b2d9      	uxtb	r1, r3
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	3301      	adds	r3, #1
 800154c:	b2da      	uxtb	r2, r3
 800154e:	88bb      	ldrh	r3, [r7, #4]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	3301      	adds	r3, #1
 8001554:	b2db      	uxtb	r3, r3
 8001556:	f7ff fee7 	bl	8001328 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800155a:	887b      	ldrh	r3, [r7, #2]
 800155c:	0a1b      	lsrs	r3, r3, #8
 800155e:	b29b      	uxth	r3, r3
 8001560:	b2db      	uxtb	r3, r3
 8001562:	733b      	strb	r3, [r7, #12]
 8001564:	887b      	ldrh	r3, [r7, #2]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	2102      	movs	r1, #2
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fe73 	bl	800125c <ST7735_WriteData>

    ST7735_Unselect();
 8001576:	f7ff fe38 	bl	80011ea <ST7735_Unselect>
 800157a:	e000      	b.n	800157e <ST7735_DrawPixel+0x6e>
        return;
 800157c:	bf00      	nop
}
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000200 	.word	0x20000200
 8001588:	20000202 	.word	0x20000202

0800158c <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800158c:	b082      	sub	sp, #8
 800158e:	b590      	push	{r4, r7, lr}
 8001590:	b089      	sub	sp, #36	@ 0x24
 8001592:	af00      	add	r7, sp, #0
 8001594:	637b      	str	r3, [r7, #52]	@ 0x34
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
 800159a:	460b      	mov	r3, r1
 800159c:	80bb      	strh	r3, [r7, #4]
 800159e:	4613      	mov	r3, r2
 80015a0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80015a2:	88fb      	ldrh	r3, [r7, #6]
 80015a4:	b2d8      	uxtb	r0, r3
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	b2d9      	uxtb	r1, r3
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80015b2:	4413      	add	r3, r2
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	3b01      	subs	r3, #1
 80015b8:	b2dc      	uxtb	r4, r3
 80015ba:	88bb      	ldrh	r3, [r7, #4]
 80015bc:	b2da      	uxtb	r2, r3
 80015be:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80015c2:	4413      	add	r3, r2
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	3b01      	subs	r3, #1
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4622      	mov	r2, r4
 80015cc:	f7ff feac 	bl	8001328 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80015d0:	2300      	movs	r3, #0
 80015d2:	61fb      	str	r3, [r7, #28]
 80015d4:	e043      	b.n	800165e <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80015d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	3b20      	subs	r3, #32
 80015dc:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80015e0:	fb01 f303 	mul.w	r3, r1, r3
 80015e4:	4619      	mov	r1, r3
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	440b      	add	r3, r1
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	4413      	add	r3, r2
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
 80015f6:	e029      	b.n	800164c <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80015f8:	697a      	ldr	r2, [r7, #20]
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00e      	beq.n	8001626 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001608:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800160a:	0a1b      	lsrs	r3, r3, #8
 800160c:	b29b      	uxth	r3, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	743b      	strb	r3, [r7, #16]
 8001612:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001614:	b2db      	uxtb	r3, r3
 8001616:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	2102      	movs	r1, #2
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fe1c 	bl	800125c <ST7735_WriteData>
 8001624:	e00f      	b.n	8001646 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001626:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800162a:	0a1b      	lsrs	r3, r3, #8
 800162c:	b29b      	uxth	r3, r3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	733b      	strb	r3, [r7, #12]
 8001632:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001636:	b2db      	uxtb	r3, r3
 8001638:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800163a:	f107 030c 	add.w	r3, r7, #12
 800163e:	2102      	movs	r1, #2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe0b 	bl	800125c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	3301      	adds	r3, #1
 800164a:	61bb      	str	r3, [r7, #24]
 800164c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001650:	461a      	mov	r2, r3
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	4293      	cmp	r3, r2
 8001656:	d3cf      	bcc.n	80015f8 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	3301      	adds	r3, #1
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001662:	461a      	mov	r2, r3
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	4293      	cmp	r3, r2
 8001668:	d3b5      	bcc.n	80015d6 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	3724      	adds	r7, #36	@ 0x24
 8001670:	46bd      	mov	sp, r7
 8001672:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001676:	b002      	add	sp, #8
 8001678:	4770      	bx	lr
	...

0800167c <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800167c:	b082      	sub	sp, #8
 800167e:	b580      	push	{r7, lr}
 8001680:	b086      	sub	sp, #24
 8001682:	af04      	add	r7, sp, #16
 8001684:	603a      	str	r2, [r7, #0]
 8001686:	617b      	str	r3, [r7, #20]
 8001688:	4603      	mov	r3, r0
 800168a:	80fb      	strh	r3, [r7, #6]
 800168c:	460b      	mov	r3, r1
 800168e:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001690:	f7ff fda0 	bl	80011d4 <ST7735_Select>

    while(*str) {
 8001694:	e033      	b.n	80016fe <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8001696:	88fb      	ldrh	r3, [r7, #6]
 8001698:	7d3a      	ldrb	r2, [r7, #20]
 800169a:	4413      	add	r3, r2
 800169c:	4a1f      	ldr	r2, [pc, #124]	@ (800171c <ST7735_WriteString+0xa0>)
 800169e:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016a2:	4293      	cmp	r3, r2
 80016a4:	db16      	blt.n	80016d4 <ST7735_WriteString+0x58>
            x = 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80016aa:	7d7b      	ldrb	r3, [r7, #21]
 80016ac:	461a      	mov	r2, r3
 80016ae:	88bb      	ldrh	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 80016b4:	88bb      	ldrh	r3, [r7, #4]
 80016b6:	7d7a      	ldrb	r2, [r7, #21]
 80016b8:	4413      	add	r3, r2
 80016ba:	4a19      	ldr	r2, [pc, #100]	@ (8001720 <ST7735_WriteString+0xa4>)
 80016bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016c0:	4293      	cmp	r3, r2
 80016c2:	da21      	bge.n	8001708 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b20      	cmp	r3, #32
 80016ca:	d103      	bne.n	80016d4 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	603b      	str	r3, [r7, #0]
                continue;
 80016d2:	e014      	b.n	80016fe <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	781a      	ldrb	r2, [r3, #0]
 80016d8:	88b9      	ldrh	r1, [r7, #4]
 80016da:	88f8      	ldrh	r0, [r7, #6]
 80016dc:	8c3b      	ldrh	r3, [r7, #32]
 80016de:	9302      	str	r3, [sp, #8]
 80016e0:	8bbb      	ldrh	r3, [r7, #28]
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	f7ff ff4f 	bl	800158c <ST7735_WriteChar>
        x += font.width;
 80016ee:	7d3b      	ldrb	r3, [r7, #20]
 80016f0:	461a      	mov	r2, r3
 80016f2:	88fb      	ldrh	r3, [r7, #6]
 80016f4:	4413      	add	r3, r2
 80016f6:	80fb      	strh	r3, [r7, #6]
        str++;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	3301      	adds	r3, #1
 80016fc:	603b      	str	r3, [r7, #0]
    while(*str) {
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1c7      	bne.n	8001696 <ST7735_WriteString+0x1a>
 8001706:	e000      	b.n	800170a <ST7735_WriteString+0x8e>
                break;
 8001708:	bf00      	nop
    }

    ST7735_Unselect();
 800170a:	f7ff fd6e 	bl	80011ea <ST7735_Unselect>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001718:	b002      	add	sp, #8
 800171a:	4770      	bx	lr
 800171c:	20000200 	.word	0x20000200
 8001720:	20000202 	.word	0x20000202

08001724 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001724:	b590      	push	{r4, r7, lr}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	4604      	mov	r4, r0
 800172c:	4608      	mov	r0, r1
 800172e:	4611      	mov	r1, r2
 8001730:	461a      	mov	r2, r3
 8001732:	4623      	mov	r3, r4
 8001734:	80fb      	strh	r3, [r7, #6]
 8001736:	4603      	mov	r3, r0
 8001738:	80bb      	strh	r3, [r7, #4]
 800173a:	460b      	mov	r3, r1
 800173c:	807b      	strh	r3, [r7, #2]
 800173e:	4613      	mov	r3, r2
 8001740:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	4a38      	ldr	r2, [pc, #224]	@ (8001828 <ST7735_FillRectangle+0x104>)
 8001746:	f9b2 2000 	ldrsh.w	r2, [r2]
 800174a:	4293      	cmp	r3, r2
 800174c:	da67      	bge.n	800181e <ST7735_FillRectangle+0xfa>
 800174e:	88bb      	ldrh	r3, [r7, #4]
 8001750:	4a36      	ldr	r2, [pc, #216]	@ (800182c <ST7735_FillRectangle+0x108>)
 8001752:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001756:	4293      	cmp	r3, r2
 8001758:	da61      	bge.n	800181e <ST7735_FillRectangle+0xfa>
    if((x + w - 1) >= _width) w = _width - x;
 800175a:	88fa      	ldrh	r2, [r7, #6]
 800175c:	887b      	ldrh	r3, [r7, #2]
 800175e:	4413      	add	r3, r2
 8001760:	4a31      	ldr	r2, [pc, #196]	@ (8001828 <ST7735_FillRectangle+0x104>)
 8001762:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001766:	4293      	cmp	r3, r2
 8001768:	dd06      	ble.n	8001778 <ST7735_FillRectangle+0x54>
 800176a:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <ST7735_FillRectangle+0x104>)
 800176c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001770:	b29a      	uxth	r2, r3
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001778:	88ba      	ldrh	r2, [r7, #4]
 800177a:	883b      	ldrh	r3, [r7, #0]
 800177c:	4413      	add	r3, r2
 800177e:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <ST7735_FillRectangle+0x108>)
 8001780:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001784:	4293      	cmp	r3, r2
 8001786:	dd06      	ble.n	8001796 <ST7735_FillRectangle+0x72>
 8001788:	4b28      	ldr	r3, [pc, #160]	@ (800182c <ST7735_FillRectangle+0x108>)
 800178a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800178e:	b29a      	uxth	r2, r3
 8001790:	88bb      	ldrh	r3, [r7, #4]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001796:	f7ff fd1d 	bl	80011d4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	b2d8      	uxtb	r0, r3
 800179e:	88bb      	ldrh	r3, [r7, #4]
 80017a0:	b2d9      	uxtb	r1, r3
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	887b      	ldrh	r3, [r7, #2]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	3b01      	subs	r3, #1
 80017b0:	b2dc      	uxtb	r4, r3
 80017b2:	88bb      	ldrh	r3, [r7, #4]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	883b      	ldrh	r3, [r7, #0]
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	3b01      	subs	r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4622      	mov	r2, r4
 80017c4:	f7ff fdb0 	bl	8001328 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80017c8:	8c3b      	ldrh	r3, [r7, #32]
 80017ca:	0a1b      	lsrs	r3, r3, #8
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	733b      	strb	r3, [r7, #12]
 80017d2:	8c3b      	ldrh	r3, [r7, #32]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017de:	4814      	ldr	r0, [pc, #80]	@ (8001830 <ST7735_FillRectangle+0x10c>)
 80017e0:	f004 f958 	bl	8005a94 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80017e4:	883b      	ldrh	r3, [r7, #0]
 80017e6:	80bb      	strh	r3, [r7, #4]
 80017e8:	e013      	b.n	8001812 <ST7735_FillRectangle+0xee>
        for(x = w; x > 0; x--) {
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	80fb      	strh	r3, [r7, #6]
 80017ee:	e00a      	b.n	8001806 <ST7735_FillRectangle+0xe2>
				{

				}
			#endif
			#ifdef WITHOUT_DMA
				HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80017f0:	f107 010c 	add.w	r1, r7, #12
 80017f4:	f04f 33ff 	mov.w	r3, #4294967295
 80017f8:	2202      	movs	r2, #2
 80017fa:	480e      	ldr	r0, [pc, #56]	@ (8001834 <ST7735_FillRectangle+0x110>)
 80017fc:	f005 fa6f 	bl	8006cde <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	3b01      	subs	r3, #1
 8001804:	80fb      	strh	r3, [r7, #6]
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1f1      	bne.n	80017f0 <ST7735_FillRectangle+0xcc>
    for(y = h; y > 0; y--) {
 800180c:	88bb      	ldrh	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	80bb      	strh	r3, [r7, #4]
 8001812:	88bb      	ldrh	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1e8      	bne.n	80017ea <ST7735_FillRectangle+0xc6>
			#endif
        }
    }

    ST7735_Unselect();
 8001818:	f7ff fce7 	bl	80011ea <ST7735_Unselect>
 800181c:	e000      	b.n	8001820 <ST7735_FillRectangle+0xfc>
    if((x >= _width) || (y >= _height)) return;
 800181e:	bf00      	nop
}
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	bd90      	pop	{r4, r7, pc}
 8001826:	bf00      	nop
 8001828:	20000200 	.word	0x20000200
 800182c:	20000202 	.word	0x20000202
 8001830:	48000400 	.word	0x48000400
 8001834:	200003a4 	.word	0x200003a4

08001838 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Interrupts *****************************************************************/
// GPIO Callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af04      	add	r7, sp, #16
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(GPIO_Pin);
	// Interrupt Routine
	switch (GPIO_Pin) {
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001848:	d008      	beq.n	800185c <HAL_GPIO_EXTI_Callback+0x24>
 800184a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800184e:	f300 8089 	bgt.w	8001964 <HAL_GPIO_EXTI_Callback+0x12c>
 8001852:	2b02      	cmp	r3, #2
 8001854:	d016      	beq.n	8001884 <HAL_GPIO_EXTI_Callback+0x4c>
 8001856:	2b04      	cmp	r3, #4
 8001858:	d04c      	beq.n	80018f4 <HAL_GPIO_EXTI_Callback+0xbc>
		sprintf(msg_console, "Taster2 gedrckt! \r\n");
		HAL_UART_Transmit(&huart2, (uint8_t*) msg_console, strlen(msg_console),
		HAL_MAX_DELAY);
		break;
	default:
		break;
 800185a:	e083      	b.n	8001964 <HAL_GPIO_EXTI_Callback+0x12c>
		switch (handler_state) {
 800185c:	4b44      	ldr	r3, [pc, #272]	@ (8001970 <HAL_GPIO_EXTI_Callback+0x138>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <HAL_GPIO_EXTI_Callback+0x32>
 8001864:	2b01      	cmp	r3, #1
 8001866:	d004      	beq.n	8001872 <HAL_GPIO_EXTI_Callback+0x3a>
 8001868:	e007      	b.n	800187a <HAL_GPIO_EXTI_Callback+0x42>
			set_handler_state(SINUS_MOD);
 800186a:	2001      	movs	r0, #1
 800186c:	f001 fc6a 	bl	8003144 <set_handler_state>
			break;
 8001870:	e007      	b.n	8001882 <HAL_GPIO_EXTI_Callback+0x4a>
			set_handler_state(IDLE);
 8001872:	2000      	movs	r0, #0
 8001874:	f001 fc66 	bl	8003144 <set_handler_state>
			break;
 8001878:	e003      	b.n	8001882 <HAL_GPIO_EXTI_Callback+0x4a>
			set_handler_state(IDLE);
 800187a:	2000      	movs	r0, #0
 800187c:	f001 fc62 	bl	8003144 <set_handler_state>
			break;
 8001880:	bf00      	nop
		break;
 8001882:	e070      	b.n	8001966 <HAL_GPIO_EXTI_Callback+0x12e>
		ST7735_FillRectangle(0, 6 * px_ofs2, 0, px_ofs2, BLACK);
 8001884:	4b3b      	ldr	r3, [pc, #236]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	0052      	lsls	r2, r2, #1
 800188c:	4413      	add	r3, r2
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	b299      	uxth	r1, r3
 8001892:	4b38      	ldr	r3, [pc, #224]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	2300      	movs	r3, #0
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	4613      	mov	r3, r2
 800189e:	2200      	movs	r2, #0
 80018a0:	2000      	movs	r0, #0
 80018a2:	f7ff ff3f 	bl	8001724 <ST7735_FillRectangle>
		sprintf(msg_display, "Taster1 gedrueckt!");
 80018a6:	4934      	ldr	r1, [pc, #208]	@ (8001978 <HAL_GPIO_EXTI_Callback+0x140>)
 80018a8:	4834      	ldr	r0, [pc, #208]	@ (800197c <HAL_GPIO_EXTI_Callback+0x144>)
 80018aa:	f009 fa2d 	bl	800ad08 <siprintf>
		ST7735_WriteString(0, 7 * px_ofs2, msg_display, Font_7x10, GREEN,
 80018ae:	4b31      	ldr	r3, [pc, #196]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	461a      	mov	r2, r3
 80018b4:	00d2      	lsls	r2, r2, #3
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	b299      	uxth	r1, r3
 80018ba:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <HAL_GPIO_EXTI_Callback+0x148>)
 80018bc:	2200      	movs	r2, #0
 80018be:	9202      	str	r2, [sp, #8]
 80018c0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80018c4:	9201      	str	r2, [sp, #4]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a2b      	ldr	r2, [pc, #172]	@ (800197c <HAL_GPIO_EXTI_Callback+0x144>)
 80018ce:	2000      	movs	r0, #0
 80018d0:	f7ff fed4 	bl	800167c <ST7735_WriteString>
		sprintf(msg_console, "Taster1 gedrckt! \r\n");
 80018d4:	492b      	ldr	r1, [pc, #172]	@ (8001984 <HAL_GPIO_EXTI_Callback+0x14c>)
 80018d6:	482c      	ldr	r0, [pc, #176]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 80018d8:	f009 fa16 	bl	800ad08 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg_console, strlen(msg_console),
 80018dc:	482a      	ldr	r0, [pc, #168]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 80018de:	f7fe fcef 	bl	80002c0 <strlen>
 80018e2:	4603      	mov	r3, r0
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	4927      	ldr	r1, [pc, #156]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 80018ec:	4827      	ldr	r0, [pc, #156]	@ (800198c <HAL_GPIO_EXTI_Callback+0x154>)
 80018ee:	f007 fd86 	bl	80093fe <HAL_UART_Transmit>
		break;
 80018f2:	e038      	b.n	8001966 <HAL_GPIO_EXTI_Callback+0x12e>
		ST7735_FillRectangle(0, 6 * px_ofs2, 0, px_ofs2, BLACK);
 80018f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	0052      	lsls	r2, r2, #1
 80018fc:	4413      	add	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	b299      	uxth	r1, r3
 8001902:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	461a      	mov	r2, r3
 8001908:	2300      	movs	r3, #0
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	2200      	movs	r2, #0
 8001910:	2000      	movs	r0, #0
 8001912:	f7ff ff07 	bl	8001724 <ST7735_FillRectangle>
		sprintf(msg_display, "Taster2 gedrueckt!");
 8001916:	491e      	ldr	r1, [pc, #120]	@ (8001990 <HAL_GPIO_EXTI_Callback+0x158>)
 8001918:	4818      	ldr	r0, [pc, #96]	@ (800197c <HAL_GPIO_EXTI_Callback+0x144>)
 800191a:	f009 f9f5 	bl	800ad08 <siprintf>
		ST7735_WriteString(0, 7 * px_ofs2, msg_display, Font_7x10, GREEN,
 800191e:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	00d2      	lsls	r2, r2, #3
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	b299      	uxth	r1, r3
 800192a:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <HAL_GPIO_EXTI_Callback+0x148>)
 800192c:	2200      	movs	r2, #0
 800192e:	9202      	str	r2, [sp, #8]
 8001930:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001934:	9201      	str	r2, [sp, #4]
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	9200      	str	r2, [sp, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a0f      	ldr	r2, [pc, #60]	@ (800197c <HAL_GPIO_EXTI_Callback+0x144>)
 800193e:	2000      	movs	r0, #0
 8001940:	f7ff fe9c 	bl	800167c <ST7735_WriteString>
		sprintf(msg_console, "Taster2 gedrckt! \r\n");
 8001944:	4913      	ldr	r1, [pc, #76]	@ (8001994 <HAL_GPIO_EXTI_Callback+0x15c>)
 8001946:	4810      	ldr	r0, [pc, #64]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 8001948:	f009 f9de 	bl	800ad08 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) msg_console, strlen(msg_console),
 800194c:	480e      	ldr	r0, [pc, #56]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 800194e:	f7fe fcb7 	bl	80002c0 <strlen>
 8001952:	4603      	mov	r3, r0
 8001954:	b29a      	uxth	r2, r3
 8001956:	f04f 33ff 	mov.w	r3, #4294967295
 800195a:	490b      	ldr	r1, [pc, #44]	@ (8001988 <HAL_GPIO_EXTI_Callback+0x150>)
 800195c:	480b      	ldr	r0, [pc, #44]	@ (800198c <HAL_GPIO_EXTI_Callback+0x154>)
 800195e:	f007 fd4e 	bl	80093fe <HAL_UART_Transmit>
		break;
 8001962:	e000      	b.n	8001966 <HAL_GPIO_EXTI_Callback+0x12e>
		break;
 8001964:	bf00      	nop
	}
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200006bc 	.word	0x200006bc
 8001974:	20000008 	.word	0x20000008
 8001978:	0800d880 	.word	0x0800d880
 800197c:	200006a0 	.word	0x200006a0
 8001980:	20000000 	.word	0x20000000
 8001984:	0800d894 	.word	0x0800d894
 8001988:	20000650 	.word	0x20000650
 800198c:	200005ac 	.word	0x200005ac
 8001990:	0800d8ac 	.word	0x0800d8ac
 8001994:	0800d8c0 	.word	0x0800d8c0

08001998 <HAL_TIM_PeriodElapsedCallback>:

// Timer timeout Callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800199c:	b08a      	sub	sp, #40	@ 0x28
 800199e:	af06      	add	r7, sp, #24
 80019a0:	6078      	str	r0, [r7, #4]
	// berprfe welcher Timer diese callback Funktion aufruft
	// time_val um 100ms inkrementieren
	if (htim == &htim16) {
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4aa7      	ldr	r2, [pc, #668]	@ (8001c44 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10c      	bne.n	80019c4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 80019aa:	2108      	movs	r1, #8
 80019ac:	48a6      	ldr	r0, [pc, #664]	@ (8001c48 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 80019ae:	f004 f889 	bl	8005ac4 <HAL_GPIO_TogglePin>
		if (handler_state == SINUS_MOD) {
 80019b2:	4ba6      	ldr	r3, [pc, #664]	@ (8001c4c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	f040 813f 	bne.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0x2a2>
			inc_handler_currentTime(100);
 80019bc:	2064      	movs	r0, #100	@ 0x64
 80019be:	f001 fbdf 	bl	8003180 <inc_handler_currentTime>
		default:
			set_handler_state(IDLE);
			break;
		}
	}
}
 80019c2:	e13a      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0x2a2>
	else if (htim == &htim17) {
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4aa2      	ldr	r2, [pc, #648]	@ (8001c50 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	f040 8136 	bne.w	8001c3a <HAL_TIM_PeriodElapsedCallback+0x2a2>
		switch (handler_state) {
 80019ce:	4b9f      	ldr	r3, [pc, #636]	@ (8001c4c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d002      	beq.n	80019dc <HAL_TIM_PeriodElapsedCallback+0x44>
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d046      	beq.n	8001a68 <HAL_TIM_PeriodElapsedCallback+0xd0>
 80019da:	e12a      	b.n	8001c32 <HAL_TIM_PeriodElapsedCallback+0x29a>
			ST7735_WriteString(0, px_ofs2, "Poti1: xx", Font_7x10, GREEN,
 80019dc:	4b9d      	ldr	r3, [pc, #628]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	4b9d      	ldr	r3, [pc, #628]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	9202      	str	r2, [sp, #8]
 80019e8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80019ec:	9201      	str	r2, [sp, #4]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	9200      	str	r2, [sp, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a99      	ldr	r2, [pc, #612]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff fe40 	bl	800167c <ST7735_WriteString>
			ST7735_WriteString(0, 2 * px_ofs2, "Poti2: xx", Font_7x10, GREEN,
 80019fc:	4b95      	ldr	r3, [pc, #596]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	b299      	uxth	r1, r3
 8001a04:	4b94      	ldr	r3, [pc, #592]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	9202      	str	r2, [sp, #8]
 8001a0a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001a0e:	9201      	str	r2, [sp, #4]
 8001a10:	685a      	ldr	r2, [r3, #4]
 8001a12:	9200      	str	r2, [sp, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a92      	ldr	r2, [pc, #584]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f7ff fe2f 	bl	800167c <ST7735_WriteString>
			ST7735_WriteString(0, 3 * px_ofs2, "BNC1: xx", Font_7x10, GREEN,
 8001a1e:	4b8d      	ldr	r3, [pc, #564]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	0052      	lsls	r2, r2, #1
 8001a26:	4413      	add	r3, r2
 8001a28:	b299      	uxth	r1, r3
 8001a2a:	4b8b      	ldr	r3, [pc, #556]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	9202      	str	r2, [sp, #8]
 8001a30:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001a34:	9201      	str	r2, [sp, #4]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	9200      	str	r2, [sp, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a89      	ldr	r2, [pc, #548]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f7ff fe1c 	bl	800167c <ST7735_WriteString>
			ST7735_WriteString(0, 4 * px_ofs2, "BNC2: xx", Font_7x10, GREEN,
 8001a44:	4b83      	ldr	r3, [pc, #524]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	b299      	uxth	r1, r3
 8001a4c:	4b82      	ldr	r3, [pc, #520]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	9202      	str	r2, [sp, #8]
 8001a52:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001a56:	9201      	str	r2, [sp, #4]
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	9200      	str	r2, [sp, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a82      	ldr	r2, [pc, #520]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fe0b 	bl	800167c <ST7735_WriteString>
			break;
 8001a66:	e0e8      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0x2a2>
			adc_values *ptr = get_adc_values();
 8001a68:	f001 fb9e 	bl	80031a8 <get_adc_values>
 8001a6c:	60f8      	str	r0, [r7, #12]
			sprintf(msg_display, "Poti1: %2.2fV", ptr->poti1_Vf);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fd90 	bl	8000598 <__aeabi_f2d>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	497b      	ldr	r1, [pc, #492]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001a7e:	487c      	ldr	r0, [pc, #496]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001a80:	f009 f942 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, px_ofs2, msg_display, Font_7x10, GREEN,
 8001a84:	4b73      	ldr	r3, [pc, #460]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4b73      	ldr	r3, [pc, #460]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	9202      	str	r2, [sp, #8]
 8001a90:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001a94:	9201      	str	r2, [sp, #4]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	9200      	str	r2, [sp, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a74      	ldr	r2, [pc, #464]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f7ff fdec 	bl	800167c <ST7735_WriteString>
			sprintf(msg_display, "Poti2: %2.2fV", ptr->poti2_Vf);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7fe fd75 	bl	8000598 <__aeabi_f2d>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4970      	ldr	r1, [pc, #448]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001ab4:	486e      	ldr	r0, [pc, #440]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001ab6:	f009 f927 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, 2 * px_ofs2, msg_display, Font_7x10, GREEN,
 8001aba:	4b66      	ldr	r3, [pc, #408]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b299      	uxth	r1, r3
 8001ac2:	4b65      	ldr	r3, [pc, #404]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	9202      	str	r2, [sp, #8]
 8001ac8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001acc:	9201      	str	r2, [sp, #4]
 8001ace:	685a      	ldr	r2, [r3, #4]
 8001ad0:	9200      	str	r2, [sp, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a66      	ldr	r2, [pc, #408]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff fdd0 	bl	800167c <ST7735_WriteString>
			sprintf(msg_display, "BNC1:  %2.2fV", ptr->bnc1_Vf);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fd59 	bl	8000598 <__aeabi_f2d>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4963      	ldr	r1, [pc, #396]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001aec:	4860      	ldr	r0, [pc, #384]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001aee:	f009 f90b 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, 3 * px_ofs2, msg_display, Font_7x10, GREEN,
 8001af2:	4b58      	ldr	r3, [pc, #352]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	461a      	mov	r2, r3
 8001af8:	0052      	lsls	r2, r2, #1
 8001afa:	4413      	add	r3, r2
 8001afc:	b299      	uxth	r1, r3
 8001afe:	4b56      	ldr	r3, [pc, #344]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	9202      	str	r2, [sp, #8]
 8001b04:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001b08:	9201      	str	r2, [sp, #4]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a57      	ldr	r2, [pc, #348]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b12:	2000      	movs	r0, #0
 8001b14:	f7ff fdb2 	bl	800167c <ST7735_WriteString>
			sprintf(msg_display, "BNC2:  %2.2fV", ptr->bnc2_Vf);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7fe fd3b 	bl	8000598 <__aeabi_f2d>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4955      	ldr	r1, [pc, #340]	@ (8001c7c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001b28:	4851      	ldr	r0, [pc, #324]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b2a:	f009 f8ed 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, 4 * px_ofs2, msg_display, Font_7x10, GREEN,
 8001b2e:	4b49      	ldr	r3, [pc, #292]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	b299      	uxth	r1, r3
 8001b36:	4b48      	ldr	r3, [pc, #288]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	9202      	str	r2, [sp, #8]
 8001b3c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001b40:	9201      	str	r2, [sp, #4]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	9200      	str	r2, [sp, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a49      	ldr	r2, [pc, #292]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7ff fd96 	bl	800167c <ST7735_WriteString>
			sprintf(msg_display, "f0 =  %4luHz", f0);
 8001b50:	23fa      	movs	r3, #250	@ 0xfa
 8001b52:	461a      	mov	r2, r3
 8001b54:	494a      	ldr	r1, [pc, #296]	@ (8001c80 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001b56:	4846      	ldr	r0, [pc, #280]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b58:	f009 f8d6 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, 5 * px_ofs2, msg_display, Font_7x10, GREEN,
 8001b5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	461a      	mov	r2, r3
 8001b62:	0092      	lsls	r2, r2, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	b299      	uxth	r1, r3
 8001b68:	4b3b      	ldr	r3, [pc, #236]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	9202      	str	r2, [sp, #8]
 8001b6e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001b72:	9201      	str	r2, [sp, #4]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	9200      	str	r2, [sp, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a3d      	ldr	r2, [pc, #244]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f7ff fd7d 	bl	800167c <ST7735_WriteString>
			sprintf(msg_display, "A0 =  %2.2f%%", 100.0 * A0);
 8001b82:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fd06 	bl	8000598 <__aeabi_f2d>
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	4b3c      	ldr	r3, [pc, #240]	@ (8001c84 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8001b92:	f7fe fd59 	bl	8000648 <__aeabi_dmul>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	493b      	ldr	r1, [pc, #236]	@ (8001c88 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001b9c:	4834      	ldr	r0, [pc, #208]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001b9e:	f009 f8b3 	bl	800ad08 <siprintf>
			ST7735_WriteString(0, 6 * px_ofs2, msg_display, Font_7x10, GREEN,
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	0052      	lsls	r2, r2, #1
 8001baa:	4413      	add	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	b299      	uxth	r1, r3
 8001bb0:	4b29      	ldr	r3, [pc, #164]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	9202      	str	r2, [sp, #8]
 8001bb6:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001bba:	9201      	str	r2, [sp, #4]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a2b      	ldr	r2, [pc, #172]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f7ff fd59 	bl	800167c <ST7735_WriteString>
					ptr->poti1_Vf, ptr->poti2_Vf, ptr->bnc1_Vf, ptr->bnc2_Vf); //, f0, 100.0*A0);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
			sprintf(msg_console,
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fce2 	bl	8000598 <__aeabi_f2d>
 8001bd4:	4682      	mov	sl, r0
 8001bd6:	468b      	mov	fp, r1
					ptr->poti1_Vf, ptr->poti2_Vf, ptr->bnc1_Vf, ptr->bnc2_Vf); //, f0, 100.0*A0);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	685b      	ldr	r3, [r3, #4]
			sprintf(msg_console,
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fcdb 	bl	8000598 <__aeabi_f2d>
 8001be2:	4604      	mov	r4, r0
 8001be4:	460d      	mov	r5, r1
					ptr->poti1_Vf, ptr->poti2_Vf, ptr->bnc1_Vf, ptr->bnc2_Vf); //, f0, 100.0*A0);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	689b      	ldr	r3, [r3, #8]
			sprintf(msg_console,
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcd4 	bl	8000598 <__aeabi_f2d>
 8001bf0:	4680      	mov	r8, r0
 8001bf2:	4689      	mov	r9, r1
					ptr->poti1_Vf, ptr->poti2_Vf, ptr->bnc1_Vf, ptr->bnc2_Vf); //, f0, 100.0*A0);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	68db      	ldr	r3, [r3, #12]
			sprintf(msg_console,
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fccd 	bl	8000598 <__aeabi_f2d>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c06:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001c0a:	e9cd 4500 	strd	r4, r5, [sp]
 8001c0e:	4652      	mov	r2, sl
 8001c10:	465b      	mov	r3, fp
 8001c12:	491e      	ldr	r1, [pc, #120]	@ (8001c8c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001c14:	481e      	ldr	r0, [pc, #120]	@ (8001c90 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001c16:	f009 f877 	bl	800ad08 <siprintf>
					strlen(msg_console), HAL_MAX_DELAY);
 8001c1a:	481d      	ldr	r0, [pc, #116]	@ (8001c90 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001c1c:	f7fe fb50 	bl	80002c0 <strlen>
 8001c20:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart2, (uint8_t*) msg_console,
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f04f 33ff 	mov.w	r3, #4294967295
 8001c28:	4919      	ldr	r1, [pc, #100]	@ (8001c90 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001c2a:	481a      	ldr	r0, [pc, #104]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001c2c:	f007 fbe7 	bl	80093fe <HAL_UART_Transmit>
			break;
 8001c30:	e003      	b.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0x2a2>
			set_handler_state(IDLE);
 8001c32:	2000      	movs	r0, #0
 8001c34:	f001 fa86 	bl	8003144 <set_handler_state>
			break;
 8001c38:	bf00      	nop
}
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c44:	20000454 	.word	0x20000454
 8001c48:	48000800 	.word	0x48000800
 8001c4c:	200006bc 	.word	0x200006bc
 8001c50:	200004a0 	.word	0x200004a0
 8001c54:	20000008 	.word	0x20000008
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	0800d8d8 	.word	0x0800d8d8
 8001c60:	0800d8e4 	.word	0x0800d8e4
 8001c64:	0800d8f0 	.word	0x0800d8f0
 8001c68:	0800d8fc 	.word	0x0800d8fc
 8001c6c:	0800d908 	.word	0x0800d908
 8001c70:	200006a0 	.word	0x200006a0
 8001c74:	0800d918 	.word	0x0800d918
 8001c78:	0800d928 	.word	0x0800d928
 8001c7c:	0800d938 	.word	0x0800d938
 8001c80:	0800d948 	.word	0x0800d948
 8001c84:	40590000 	.word	0x40590000
 8001c88:	0800d958 	.word	0x0800d958
 8001c8c:	0800d968 	.word	0x0800d968
 8001c90:	20000650 	.word	0x20000650
 8001c94:	200005ac 	.word	0x200005ac

08001c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c9c:	f001 fb73 	bl	8003386 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca0:	f000 f81e 	bl	8001ce0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca4:	f000 fb5a 	bl	800235c <MX_GPIO_Init>
  MX_DMA_Init();
 8001ca8:	f000 fb0a 	bl	80022c0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001cac:	f000 f962 	bl	8001f74 <MX_SPI1_Init>
  MX_TIM16_Init();
 8001cb0:	f000 fa6a 	bl	8002188 <MX_TIM16_Init>
  MX_ADC1_Init();
 8001cb4:	f000 f860 	bl	8001d78 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001cb8:	f000 fab6 	bl	8002228 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8001cbc:	f000 fa8c 	bl	80021d8 <MX_TIM17_Init>
  MX_ADC2_Init();
 8001cc0:	f000 f8f2 	bl	8001ea8 <MX_ADC2_Init>
  MX_TIM1_Init();
 8001cc4:	f000 f994 	bl	8001ff0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	// Display Init
	ST7735_Init(1);
 8001cc8:	2001      	movs	r0, #1
 8001cca:	f7ff fb75 	bl	80013b8 <ST7735_Init>
	fillScreen(BLACK);
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f7ff fa66 	bl	80011a0 <fillScreen>

	// Set first State
	set_handler_state(IDLE);
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f001 fa35 	bl	8003144 <set_handler_state>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// Run StateMachine
		handler_task();
 8001cda:	f001 fa27 	bl	800312c <handler_task>
 8001cde:	e7fc      	b.n	8001cda <main+0x42>

08001ce0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b094      	sub	sp, #80	@ 0x50
 8001ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ce6:	f107 0318 	add.w	r3, r7, #24
 8001cea:	2238      	movs	r2, #56	@ 0x38
 8001cec:	2100      	movs	r1, #0
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f009 f86d 	bl	800adce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
 8001d00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d02:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001d06:	f003 ff0f 	bl	8005b28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d12:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d14:	2340      	movs	r3, #64	@ 0x40
 8001d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001d20:	2304      	movs	r3, #4
 8001d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8001d24:	234b      	movs	r3, #75	@ 0x4b
 8001d26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d30:	2302      	movs	r3, #2
 8001d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d34:	f107 0318 	add.w	r3, r7, #24
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f003 ffa9 	bl	8005c90 <HAL_RCC_OscConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001d44:	f000 fbc4 	bl	80024d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d48:	230f      	movs	r3, #15
 8001d4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2104      	movs	r1, #4
 8001d60:	4618      	mov	r0, r3
 8001d62:	f004 faa7 	bl	80062b4 <HAL_RCC_ClockConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d6c:	f000 fbb0 	bl	80024d0 <Error_Handler>
  }
}
 8001d70:	bf00      	nop
 8001d72:	3750      	adds	r7, #80	@ 0x50
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08c      	sub	sp, #48	@ 0x30
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	2220      	movs	r2, #32
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f009 f81c 	bl	800adce <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d96:	4b40      	ldr	r3, [pc, #256]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001d98:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001da0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001da4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001da6:	4b3c      	ldr	r3, [pc, #240]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dac:	4b3a      	ldr	r3, [pc, #232]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001db2:	4b39      	ldr	r3, [pc, #228]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001db8:	4b37      	ldr	r3, [pc, #220]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001dbe:	4b36      	ldr	r3, [pc, #216]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dc0:	2208      	movs	r2, #8
 8001dc2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001dc4:	4b34      	ldr	r3, [pc, #208]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001dca:	4b33      	ldr	r3, [pc, #204]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001dd0:	4b31      	ldr	r3, [pc, #196]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dd6:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dde:	4b2e      	ldr	r3, [pc, #184]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001de4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001dea:	4b2b      	ldr	r3, [pc, #172]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001df2:	4b29      	ldr	r3, [pc, #164]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001df8:	4b27      	ldr	r3, [pc, #156]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e00:	4825      	ldr	r0, [pc, #148]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001e02:	f001 fdbf 	bl	8003984 <HAL_ADC_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001e0c:	f000 fb60 	bl	80024d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e10:	2300      	movs	r3, #0
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	481f      	ldr	r0, [pc, #124]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001e1c:	f002 ff6e 	bl	8004cfc <HAL_ADCEx_MultiModeConfigChannel>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001e26:	f000 fb53 	bl	80024d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e9c <MX_ADC1_Init+0x124>)
 8001e2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e2e:	2306      	movs	r3, #6
 8001e30:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e32:	2307      	movs	r3, #7
 8001e34:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e36:	237f      	movs	r3, #127	@ 0x7f
 8001e38:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e3a:	2304      	movs	r3, #4
 8001e3c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e42:	1d3b      	adds	r3, r7, #4
 8001e44:	4619      	mov	r1, r3
 8001e46:	4814      	ldr	r0, [pc, #80]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001e48:	f002 f8ac 	bl	8003fa4 <HAL_ADC_ConfigChannel>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001e52:	f000 fb3d 	bl	80024d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001e56:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <MX_ADC1_Init+0x128>)
 8001e58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001e64:	f002 f89e 	bl	8003fa4 <HAL_ADC_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001e6e:	f000 fb2f 	bl	80024d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001e72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea4 <MX_ADC1_Init+0x12c>)
 8001e74:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e76:	2312      	movs	r3, #18
 8001e78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4806      	ldr	r0, [pc, #24]	@ (8001e98 <MX_ADC1_Init+0x120>)
 8001e80:	f002 f890 	bl	8003fa4 <HAL_ADC_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001e8a:	f000 fb21 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	3730      	adds	r7, #48	@ 0x30
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000020c 	.word	0x2000020c
 8001e9c:	04300002 	.word	0x04300002
 8001ea0:	08600004 	.word	0x08600004
 8001ea4:	3ef08000 	.word	0x3ef08000

08001ea8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eae:	463b      	mov	r3, r7
 8001eb0:	2220      	movs	r2, #32
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f008 ff8a 	bl	800adce <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001eba:	4b2b      	ldr	r3, [pc, #172]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ebc:	4a2b      	ldr	r2, [pc, #172]	@ (8001f6c <MX_ADC2_Init+0xc4>)
 8001ebe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ec0:	4b29      	ldr	r3, [pc, #164]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ec2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ec6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ec8:	4b27      	ldr	r3, [pc, #156]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ece:	4b26      	ldr	r3, [pc, #152]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001ed4:	4b24      	ldr	r3, [pc, #144]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001eda:	4b23      	ldr	r3, [pc, #140]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001ee0:	4b21      	ldr	r3, [pc, #132]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ee2:	2208      	movs	r2, #8
 8001ee4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001ee6:	4b20      	ldr	r3, [pc, #128]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001eec:	4b1e      	ldr	r3, [pc, #120]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f00:	4b19      	ldr	r3, [pc, #100]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f06:	4b18      	ldr	r3, [pc, #96]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f14:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f22:	4811      	ldr	r0, [pc, #68]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f24:	f001 fd2e 	bl	8003984 <HAL_ADC_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001f2e:	f000 facf 	bl	80024d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001f32:	4b0f      	ldr	r3, [pc, #60]	@ (8001f70 <MX_ADC2_Init+0xc8>)
 8001f34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f36:	2306      	movs	r3, #6
 8001f38:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001f3a:	2307      	movs	r3, #7
 8001f3c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f3e:	237f      	movs	r3, #127	@ 0x7f
 8001f40:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f42:	2304      	movs	r3, #4
 8001f44:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f4a:	463b      	mov	r3, r7
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4806      	ldr	r0, [pc, #24]	@ (8001f68 <MX_ADC2_Init+0xc0>)
 8001f50:	f002 f828 	bl	8003fa4 <HAL_ADC_ConfigChannel>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001f5a:	f000 fab9 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	3720      	adds	r7, #32
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000278 	.word	0x20000278
 8001f6c:	50000100 	.word	0x50000100
 8001f70:	47520000 	.word	0x47520000

08001f74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f78:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <MX_SPI1_Init+0x78>)
 8001f7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f86:	4b18      	ldr	r3, [pc, #96]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f8c:	4b16      	ldr	r3, [pc, #88]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001f92:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f94:	4b14      	ldr	r3, [pc, #80]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f9a:	4b13      	ldr	r3, [pc, #76]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fa2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fa6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001faa:	2210      	movs	r2, #16
 8001fac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fae:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001fc0:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fc2:	2207      	movs	r2, #7
 8001fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fce:	2208      	movs	r2, #8
 8001fd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fd2:	4805      	ldr	r0, [pc, #20]	@ (8001fe8 <MX_SPI1_Init+0x74>)
 8001fd4:	f004 fdd8 	bl	8006b88 <HAL_SPI_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001fde:	f000 fa77 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	200003a4 	.word	0x200003a4
 8001fec:	40013000 	.word	0x40013000

08001ff0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b09c      	sub	sp, #112	@ 0x70
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ff6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
 8002000:	609a      	str	r2, [r3, #8]
 8002002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002004:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002010:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
 8002020:	615a      	str	r2, [r3, #20]
 8002022:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	2234      	movs	r2, #52	@ 0x34
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f008 fecf 	bl	800adce <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002030:	4b53      	ldr	r3, [pc, #332]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002032:	4a54      	ldr	r2, [pc, #336]	@ (8002184 <MX_TIM1_Init+0x194>)
 8002034:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002036:	4b52      	ldr	r3, [pc, #328]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002038:	2200      	movs	r2, #0
 800203a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 800203c:	4b50      	ldr	r3, [pc, #320]	@ (8002180 <MX_TIM1_Init+0x190>)
 800203e:	2240      	movs	r2, #64	@ 0x40
 8002040:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3749;
 8002042:	4b4f      	ldr	r3, [pc, #316]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002044:	f640 62a5 	movw	r2, #3749	@ 0xea5
 8002048:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204a:	4b4d      	ldr	r3, [pc, #308]	@ (8002180 <MX_TIM1_Init+0x190>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002050:	4b4b      	ldr	r3, [pc, #300]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002052:	2200      	movs	r2, #0
 8002054:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002056:	4b4a      	ldr	r3, [pc, #296]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800205c:	4848      	ldr	r0, [pc, #288]	@ (8002180 <MX_TIM1_Init+0x190>)
 800205e:	f005 f917 	bl	8007290 <HAL_TIM_Base_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002068:	f000 fa32 	bl	80024d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002070:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002072:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002076:	4619      	mov	r1, r3
 8002078:	4841      	ldr	r0, [pc, #260]	@ (8002180 <MX_TIM1_Init+0x190>)
 800207a:	f005 fff7 	bl	800806c <HAL_TIM_ConfigClockSource>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002084:	f000 fa24 	bl	80024d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002088:	483d      	ldr	r0, [pc, #244]	@ (8002180 <MX_TIM1_Init+0x190>)
 800208a:	f005 fa00 	bl	800748e <HAL_TIM_PWM_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002094:	f000 fa1c 	bl	80024d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002098:	2300      	movs	r3, #0
 800209a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800209c:	2300      	movs	r3, #0
 800209e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020a8:	4619      	mov	r1, r3
 80020aa:	4835      	ldr	r0, [pc, #212]	@ (8002180 <MX_TIM1_Init+0x190>)
 80020ac:	f006 ffc2 	bl	8009034 <HAL_TIMEx_MasterConfigSynchronization>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80020b6:	f000 fa0b 	bl	80024d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ba:	2360      	movs	r3, #96	@ 0x60
 80020bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020c2:	2300      	movs	r3, #0
 80020c4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020c6:	2300      	movs	r3, #0
 80020c8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020d2:	2300      	movs	r3, #0
 80020d4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020da:	2200      	movs	r2, #0
 80020dc:	4619      	mov	r1, r3
 80020de:	4828      	ldr	r0, [pc, #160]	@ (8002180 <MX_TIM1_Init+0x190>)
 80020e0:	f005 feb0 	bl	8007e44 <HAL_TIM_PWM_ConfigChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80020ea:	f000 f9f1 	bl	80024d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80020ee:	2370      	movs	r3, #112	@ 0x70
 80020f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020f6:	2204      	movs	r2, #4
 80020f8:	4619      	mov	r1, r3
 80020fa:	4821      	ldr	r0, [pc, #132]	@ (8002180 <MX_TIM1_Init+0x190>)
 80020fc:	f005 fea2 	bl	8007e44 <HAL_TIM_PWM_ConfigChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM1_Init+0x11a>
  {
    Error_Handler();
 8002106:	f000 f9e3 	bl	80024d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 139;
 8002116:	238b      	movs	r3, #139	@ 0x8b
 8002118:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800211e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002122:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002128:	2300      	movs	r3, #0
 800212a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002130:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002134:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800213a:	2300      	movs	r3, #0
 800213c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	4619      	mov	r1, r3
 8002146:	480e      	ldr	r0, [pc, #56]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002148:	f007 f80a 	bl	8009160 <HAL_TIMEx_ConfigBreakDeadTime>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 8002152:	f000 f9bd 	bl	80024d0 <Error_Handler>
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
	  {
		Error_Handler();
	  }
	#else
	  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002156:	2370      	movs	r3, #112	@ 0x70
 8002158:	63bb      	str	r3, [r7, #56]	@ 0x38
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800215a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800215e:	2204      	movs	r2, #4
 8002160:	4619      	mov	r1, r3
 8002162:	4807      	ldr	r0, [pc, #28]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002164:	f005 fe6e 	bl	8007e44 <HAL_TIM_PWM_ConfigChannel>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM1_Init+0x182>
	  {
	    Error_Handler();
 800216e:	f000 f9af 	bl	80024d0 <Error_Handler>
	  }
	#endif
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002172:	4803      	ldr	r0, [pc, #12]	@ (8002180 <MX_TIM1_Init+0x190>)
 8002174:	f000 fbfc 	bl	8002970 <HAL_TIM_MspPostInit>

}
 8002178:	bf00      	nop
 800217a:	3770      	adds	r7, #112	@ 0x70
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000408 	.word	0x20000408
 8002184:	40012c00 	.word	0x40012c00

08002188 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800218c:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <MX_TIM16_Init+0x48>)
 800218e:	4a11      	ldr	r2, [pc, #68]	@ (80021d4 <MX_TIM16_Init+0x4c>)
 8002190:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15000 - 1;
 8002192:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <MX_TIM16_Init+0x48>)
 8002194:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002198:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219a:	4b0d      	ldr	r3, [pc, #52]	@ (80021d0 <MX_TIM16_Init+0x48>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 80021a0:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <MX_TIM16_Init+0x48>)
 80021a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80021a6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <MX_TIM16_Init+0x48>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80021ae:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <MX_TIM16_Init+0x48>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <MX_TIM16_Init+0x48>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80021ba:	4805      	ldr	r0, [pc, #20]	@ (80021d0 <MX_TIM16_Init+0x48>)
 80021bc:	f005 f868 	bl	8007290 <HAL_TIM_Base_Init>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80021c6:	f000 f983 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000454 	.word	0x20000454
 80021d4:	40014400 	.word	0x40014400

080021d8 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80021dc:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <MX_TIM17_Init+0x48>)
 80021de:	4a11      	ldr	r2, [pc, #68]	@ (8002224 <MX_TIM17_Init+0x4c>)
 80021e0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 15000-1;
 80021e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002220 <MX_TIM17_Init+0x48>)
 80021e4:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80021e8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002220 <MX_TIM17_Init+0x48>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 5000;
 80021f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <MX_TIM17_Init+0x48>)
 80021f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f8:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <MX_TIM17_Init+0x48>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <MX_TIM17_Init+0x48>)
 8002200:	2200      	movs	r2, #0
 8002202:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002204:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <MX_TIM17_Init+0x48>)
 8002206:	2200      	movs	r2, #0
 8002208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	@ (8002220 <MX_TIM17_Init+0x48>)
 800220c:	f005 f840 	bl	8007290 <HAL_TIM_Base_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8002216:	f000 f95b 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200004a0 	.word	0x200004a0
 8002224:	40014800 	.word	0x40014800

08002228 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800222c:	4b22      	ldr	r3, [pc, #136]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 800222e:	4a23      	ldr	r2, [pc, #140]	@ (80022bc <MX_USART2_UART_Init+0x94>)
 8002230:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002232:	4b21      	ldr	r3, [pc, #132]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002238:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800223a:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002240:	4b1d      	ldr	r3, [pc, #116]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002242:	2200      	movs	r2, #0
 8002244:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002246:	4b1c      	ldr	r3, [pc, #112]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800224c:	4b1a      	ldr	r3, [pc, #104]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 800224e:	220c      	movs	r2, #12
 8002250:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002252:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002258:	4b17      	ldr	r3, [pc, #92]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 800225a:	2200      	movs	r2, #0
 800225c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800225e:	4b16      	ldr	r3, [pc, #88]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002260:	2200      	movs	r2, #0
 8002262:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002264:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002266:	2200      	movs	r2, #0
 8002268:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800226a:	4b13      	ldr	r3, [pc, #76]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 800226c:	2200      	movs	r2, #0
 800226e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002270:	4811      	ldr	r0, [pc, #68]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002272:	f007 f874 	bl	800935e <HAL_UART_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800227c:	f000 f928 	bl	80024d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002280:	2100      	movs	r1, #0
 8002282:	480d      	ldr	r0, [pc, #52]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002284:	f007 fe9e 	bl	8009fc4 <HAL_UARTEx_SetTxFifoThreshold>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800228e:	f000 f91f 	bl	80024d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002292:	2100      	movs	r1, #0
 8002294:	4808      	ldr	r0, [pc, #32]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 8002296:	f007 fed3 	bl	800a040 <HAL_UARTEx_SetRxFifoThreshold>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80022a0:	f000 f916 	bl	80024d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80022a4:	4804      	ldr	r0, [pc, #16]	@ (80022b8 <MX_USART2_UART_Init+0x90>)
 80022a6:	f007 fe54 	bl	8009f52 <HAL_UARTEx_DisableFifoMode>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80022b0:	f000 f90e 	bl	80024d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	200005ac 	.word	0x200005ac
 80022bc:	40004400 	.word	0x40004400

080022c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80022c6:	4b24      	ldr	r3, [pc, #144]	@ (8002358 <MX_DMA_Init+0x98>)
 80022c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ca:	4a23      	ldr	r2, [pc, #140]	@ (8002358 <MX_DMA_Init+0x98>)
 80022cc:	f043 0304 	orr.w	r3, r3, #4
 80022d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80022d2:	4b21      	ldr	r3, [pc, #132]	@ (8002358 <MX_DMA_Init+0x98>)
 80022d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022de:	4b1e      	ldr	r3, [pc, #120]	@ (8002358 <MX_DMA_Init+0x98>)
 80022e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002358 <MX_DMA_Init+0x98>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80022ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002358 <MX_DMA_Init+0x98>)
 80022ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	60bb      	str	r3, [r7, #8]
 80022f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022f6:	4b18      	ldr	r3, [pc, #96]	@ (8002358 <MX_DMA_Init+0x98>)
 80022f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022fa:	4a17      	ldr	r2, [pc, #92]	@ (8002358 <MX_DMA_Init+0x98>)
 80022fc:	f043 0302 	orr.w	r3, r3, #2
 8002300:	6493      	str	r3, [r2, #72]	@ 0x48
 8002302:	4b15      	ldr	r3, [pc, #84]	@ (8002358 <MX_DMA_Init+0x98>)
 8002304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	200b      	movs	r0, #11
 8002314:	f002 fed5 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002318:	200b      	movs	r0, #11
 800231a:	f002 feec 	bl	80050f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800231e:	2200      	movs	r2, #0
 8002320:	2100      	movs	r1, #0
 8002322:	200c      	movs	r0, #12
 8002324:	f002 fecd 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002328:	200c      	movs	r0, #12
 800232a:	f002 fee4 	bl	80050f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800232e:	2200      	movs	r2, #0
 8002330:	2100      	movs	r1, #0
 8002332:	200d      	movs	r0, #13
 8002334:	f002 fec5 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002338:	200d      	movs	r0, #13
 800233a:	f002 fedc 	bl	80050f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	2038      	movs	r0, #56	@ 0x38
 8002344:	f002 febd 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002348:	2038      	movs	r0, #56	@ 0x38
 800234a:	f002 fed4 	bl	80050f6 <HAL_NVIC_EnableIRQ>

}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40021000 	.word	0x40021000

0800235c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08a      	sub	sp, #40	@ 0x28
 8002360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
 8002370:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002372:	4b54      	ldr	r3, [pc, #336]	@ (80024c4 <MX_GPIO_Init+0x168>)
 8002374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002376:	4a53      	ldr	r2, [pc, #332]	@ (80024c4 <MX_GPIO_Init+0x168>)
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237e:	4b51      	ldr	r3, [pc, #324]	@ (80024c4 <MX_GPIO_Init+0x168>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800238a:	4b4e      	ldr	r3, [pc, #312]	@ (80024c4 <MX_GPIO_Init+0x168>)
 800238c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800238e:	4a4d      	ldr	r2, [pc, #308]	@ (80024c4 <MX_GPIO_Init+0x168>)
 8002390:	f043 0320 	orr.w	r3, r3, #32
 8002394:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002396:	4b4b      	ldr	r3, [pc, #300]	@ (80024c4 <MX_GPIO_Init+0x168>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a2:	4b48      	ldr	r3, [pc, #288]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a6:	4a47      	ldr	r2, [pc, #284]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ae:	4b45      	ldr	r3, [pc, #276]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	60bb      	str	r3, [r7, #8]
 80023b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ba:	4b42      	ldr	r3, [pc, #264]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023be:	4a41      	ldr	r2, [pc, #260]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023c0:	f043 0302 	orr.w	r3, r3, #2
 80023c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023c6:	4b3f      	ldr	r3, [pc, #252]	@ (80024c4 <MX_GPIO_Init+0x168>)
 80023c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	607b      	str	r3, [r7, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Stg2_NMOS1_Pin|GPIO_PIN_3|GPIO_PIN_4|Stg2_NMOS4_Pin
 80023d2:	2200      	movs	r2, #0
 80023d4:	f640 41fc 	movw	r1, #3324	@ 0xcfc
 80023d8:	483b      	ldr	r0, [pc, #236]	@ (80024c8 <MX_GPIO_Init+0x16c>)
 80023da:	f003 fb5b 	bl	8005a94 <HAL_GPIO_WritePin>
                          |Stg3_NMOS1_Pin|Stg3_NMOS3_Pin|Stg3_NMOS2_Pin|Stg3_NMOS4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SPI1_RST_Pin|Stg2_NMOS3_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 80023de:	2200      	movs	r2, #0
 80023e0:	f648 0160 	movw	r1, #34912	@ 0x8860
 80023e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023e8:	f003 fb54 	bl	8005a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_DC_Pin|Stg2_NMOS2_Pin, GPIO_PIN_RESET);
 80023ec:	2200      	movs	r2, #0
 80023ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80023f2:	4836      	ldr	r0, [pc, #216]	@ (80024cc <MX_GPIO_Init+0x170>)
 80023f4:	f003 fb4e 	bl	8005a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_EXTI13_Pin */
  GPIO_InitStruct.Pin = B1_EXTI13_Pin;
 80023f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002402:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	4619      	mov	r1, r3
 800240e:	482e      	ldr	r0, [pc, #184]	@ (80024c8 <MX_GPIO_Init+0x16c>)
 8002410:	f003 f9be 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : Stg2_NMOS1_Pin PC3 PC4 Stg2_NMOS4_Pin
                           Stg3_NMOS1_Pin Stg3_NMOS3_Pin Stg3_NMOS2_Pin Stg3_NMOS4_Pin */
  GPIO_InitStruct.Pin = Stg2_NMOS1_Pin|GPIO_PIN_3|GPIO_PIN_4|Stg2_NMOS4_Pin
 8002414:	f640 43fc 	movw	r3, #3324	@ 0xcfc
 8002418:	617b      	str	r3, [r7, #20]
                          |Stg3_NMOS1_Pin|Stg3_NMOS3_Pin|Stg3_NMOS2_Pin|Stg3_NMOS4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241a:	2301      	movs	r3, #1
 800241c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2300      	movs	r3, #0
 8002424:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4826      	ldr	r0, [pc, #152]	@ (80024c8 <MX_GPIO_Init+0x16c>)
 800242e:	f003 f9af 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SPI1_RST_Pin Stg2_NMOS3_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SPI1_RST_Pin|Stg2_NMOS3_Pin|SPI1_CS_Pin;
 8002432:	f648 0360 	movw	r3, #34912	@ 0x8860
 8002436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002438:	2301      	movs	r3, #1
 800243a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002440:	2300      	movs	r3, #0
 8002442:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	4619      	mov	r1, r3
 800244a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800244e:	f003 f99f 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : Tast1_EXTI1_Pin Tast2_EXTI2_Pin */
  GPIO_InitStruct.Pin = Tast1_EXTI1_Pin|Tast2_EXTI2_Pin;
 8002452:	2306      	movs	r3, #6
 8002454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002456:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800245a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800245c:	2302      	movs	r3, #2
 800245e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	4619      	mov	r1, r3
 8002466:	4819      	ldr	r0, [pc, #100]	@ (80024cc <MX_GPIO_Init+0x170>)
 8002468:	f003 f992 	bl	8005790 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_DC_Pin Stg2_NMOS2_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin|Stg2_NMOS2_Pin;
 800246c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002472:	2301      	movs	r3, #1
 8002474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2300      	movs	r3, #0
 800247c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247e:	f107 0314 	add.w	r3, r7, #20
 8002482:	4619      	mov	r1, r3
 8002484:	4811      	ldr	r0, [pc, #68]	@ (80024cc <MX_GPIO_Init+0x170>)
 8002486:	f003 f983 	bl	8005790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2100      	movs	r1, #0
 800248e:	2007      	movs	r0, #7
 8002490:	f002 fe17 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002494:	2007      	movs	r0, #7
 8002496:	f002 fe2e 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	2008      	movs	r0, #8
 80024a0:	f002 fe0f 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80024a4:	2008      	movs	r0, #8
 80024a6:	f002 fe26 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2100      	movs	r1, #0
 80024ae:	2028      	movs	r0, #40	@ 0x28
 80024b0:	f002 fe07 	bl	80050c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024b4:	2028      	movs	r0, #40	@ 0x28
 80024b6:	f002 fe1e 	bl	80050f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024ba:	bf00      	nop
 80024bc:	3728      	adds	r7, #40	@ 0x28
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000
 80024c8:	48000800 	.word	0x48000800
 80024cc:	48000400 	.word	0x48000400

080024d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024d4:	b672      	cpsid	i
}
 80024d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <Error_Handler+0x8>

080024dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <HAL_MspInit+0x44>)
 80024e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002520 <HAL_MspInit+0x44>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <HAL_MspInit+0x44>)
 80024f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_MspInit+0x44>)
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	4a08      	ldr	r2, [pc, #32]	@ (8002520 <HAL_MspInit+0x44>)
 8002500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002504:	6593      	str	r3, [r2, #88]	@ 0x58
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_MspInit+0x44>)
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002512:	f003 fbad 	bl	8005c70 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40021000 	.word	0x40021000

08002524 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b0a2      	sub	sp, #136	@ 0x88
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800253c:	f107 0320 	add.w	r3, r7, #32
 8002540:	2254      	movs	r2, #84	@ 0x54
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f008 fc42 	bl	800adce <memset>
  if(hadc->Instance==ADC1)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002552:	f040 8082 	bne.w	800265a <HAL_ADC_MspInit+0x136>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800255a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800255c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002560:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002562:	f107 0320 	add.w	r3, r7, #32
 8002566:	4618      	mov	r0, r3
 8002568:	f004 f8c0 	bl	80066ec <HAL_RCCEx_PeriphCLKConfig>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8002572:	f7ff ffad 	bl	80024d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002576:	4b72      	ldr	r3, [pc, #456]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3301      	adds	r3, #1
 800257c:	4a70      	ldr	r2, [pc, #448]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 800257e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002580:	4b6f      	ldr	r3, [pc, #444]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d10b      	bne.n	80025a0 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002588:	4b6e      	ldr	r3, [pc, #440]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 800258a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258c:	4a6d      	ldr	r2, [pc, #436]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 800258e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002594:	4b6b      	ldr	r3, [pc, #428]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 8002596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002598:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a0:	4b68      	ldr	r3, [pc, #416]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a4:	4a67      	ldr	r2, [pc, #412]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025ac:	4b65      	ldr	r3, [pc, #404]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	61bb      	str	r3, [r7, #24]
 80025b6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b8:	4b62      	ldr	r3, [pc, #392]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025bc:	4a61      	ldr	r2, [pc, #388]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025be:	f043 0302 	orr.w	r3, r3, #2
 80025c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80025c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = ADC1_IN1_Poti1_Pin|ADC1_IN2_Poti2_Pin;
 80025d0:	2303      	movs	r3, #3
 80025d2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025d4:	2303      	movs	r3, #3
 80025d6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025dc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80025e0:	4619      	mov	r1, r3
 80025e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e6:	f003 f8d3 	bl	8005790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025ea:	2301      	movs	r3, #1
 80025ec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025ee:	2303      	movs	r3, #3
 80025f0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80025fa:	4619      	mov	r1, r3
 80025fc:	4852      	ldr	r0, [pc, #328]	@ (8002748 <HAL_ADC_MspInit+0x224>)
 80025fe:	f003 f8c7 	bl	8005790 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002602:	4b52      	ldr	r3, [pc, #328]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002604:	4a52      	ldr	r2, [pc, #328]	@ (8002750 <HAL_ADC_MspInit+0x22c>)
 8002606:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002608:	4b50      	ldr	r3, [pc, #320]	@ (800274c <HAL_ADC_MspInit+0x228>)
 800260a:	2205      	movs	r2, #5
 800260c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800260e:	4b4f      	ldr	r3, [pc, #316]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002614:	4b4d      	ldr	r3, [pc, #308]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800261a:	4b4c      	ldr	r3, [pc, #304]	@ (800274c <HAL_ADC_MspInit+0x228>)
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002620:	4b4a      	ldr	r3, [pc, #296]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002622:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002626:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002628:	4b48      	ldr	r3, [pc, #288]	@ (800274c <HAL_ADC_MspInit+0x228>)
 800262a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800262e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002630:	4b46      	ldr	r3, [pc, #280]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002632:	2220      	movs	r2, #32
 8002634:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002636:	4b45      	ldr	r3, [pc, #276]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002638:	2200      	movs	r2, #0
 800263a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800263c:	4843      	ldr	r0, [pc, #268]	@ (800274c <HAL_ADC_MspInit+0x228>)
 800263e:	f002 fd75 	bl	800512c <HAL_DMA_Init>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8002648:	f7ff ff42 	bl	80024d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a3f      	ldr	r2, [pc, #252]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002650:	655a      	str	r2, [r3, #84]	@ 0x54
 8002652:	4a3e      	ldr	r2, [pc, #248]	@ (800274c <HAL_ADC_MspInit+0x228>)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002658:	e06d      	b.n	8002736 <HAL_ADC_MspInit+0x212>
  else if(hadc->Instance==ADC2)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a3d      	ldr	r2, [pc, #244]	@ (8002754 <HAL_ADC_MspInit+0x230>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d168      	bne.n	8002736 <HAL_ADC_MspInit+0x212>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002664:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002668:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800266a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800266e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002670:	f107 0320 	add.w	r3, r7, #32
 8002674:	4618      	mov	r0, r3
 8002676:	f004 f839 	bl	80066ec <HAL_RCCEx_PeriphCLKConfig>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_ADC_MspInit+0x160>
      Error_Handler();
 8002680:	f7ff ff26 	bl	80024d0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002684:	4b2e      	ldr	r3, [pc, #184]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	3301      	adds	r3, #1
 800268a:	4a2d      	ldr	r2, [pc, #180]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 800268c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800268e:	4b2c      	ldr	r3, [pc, #176]	@ (8002740 <HAL_ADC_MspInit+0x21c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d10b      	bne.n	80026ae <HAL_ADC_MspInit+0x18a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002696:	4b2b      	ldr	r3, [pc, #172]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269a:	4a2a      	ldr	r2, [pc, #168]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 800269c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80026a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026a2:	4b28      	ldr	r3, [pc, #160]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b25      	ldr	r3, [pc, #148]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b2:	4a24      	ldr	r2, [pc, #144]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ba:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <HAL_ADC_MspInit+0x220>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026c6:	2310      	movs	r3, #16
 80026c8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80026d6:	4619      	mov	r1, r3
 80026d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026dc:	f003 f858 	bl	8005790 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80026e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 80026e2:	4a1e      	ldr	r2, [pc, #120]	@ (800275c <HAL_ADC_MspInit+0x238>)
 80026e4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80026e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 80026e8:	2224      	movs	r2, #36	@ 0x24
 80026ea:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f2:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80026f8:	4b17      	ldr	r3, [pc, #92]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 80026fa:	2280      	movs	r2, #128	@ 0x80
 80026fc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026fe:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 8002700:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002704:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002706:	4b14      	ldr	r3, [pc, #80]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 8002708:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800270c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800270e:	4b12      	ldr	r3, [pc, #72]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 8002710:	2220      	movs	r2, #32
 8002712:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002714:	4b10      	ldr	r3, [pc, #64]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 8002716:	2200      	movs	r2, #0
 8002718:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800271a:	480f      	ldr	r0, [pc, #60]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 800271c:	f002 fd06 	bl	800512c <HAL_DMA_Init>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <HAL_ADC_MspInit+0x206>
      Error_Handler();
 8002726:	f7ff fed3 	bl	80024d0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 800272e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002730:	4a09      	ldr	r2, [pc, #36]	@ (8002758 <HAL_ADC_MspInit+0x234>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002736:	bf00      	nop
 8002738:	3788      	adds	r7, #136	@ 0x88
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	200006b4 	.word	0x200006b4
 8002744:	40021000 	.word	0x40021000
 8002748:	48000400 	.word	0x48000400
 800274c:	200002e4 	.word	0x200002e4
 8002750:	40020030 	.word	0x40020030
 8002754:	50000100 	.word	0x50000100
 8002758:	20000344 	.word	0x20000344
 800275c:	40020408 	.word	0x40020408

08002760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	@ 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a17      	ldr	r2, [pc, #92]	@ (80027dc <HAL_SPI_MspInit+0x7c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d127      	bne.n	80027d2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002782:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 8002784:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002786:	4a16      	ldr	r2, [pc, #88]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 8002788:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800278c:	6613      	str	r3, [r2, #96]	@ 0x60
 800278e:	4b14      	ldr	r3, [pc, #80]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 8002790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002792:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002796:	613b      	str	r3, [r7, #16]
 8002798:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800279e:	4a10      	ldr	r2, [pc, #64]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 80027a0:	f043 0302 	orr.w	r3, r3, #2
 80027a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <HAL_SPI_MspInit+0x80>)
 80027a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	60fb      	str	r3, [r7, #12]
 80027b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80027b2:	2328      	movs	r3, #40	@ 0x28
 80027b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2300      	movs	r3, #0
 80027c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027c2:	2305      	movs	r3, #5
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c6:	f107 0314 	add.w	r3, r7, #20
 80027ca:	4619      	mov	r1, r3
 80027cc:	4805      	ldr	r0, [pc, #20]	@ (80027e4 <HAL_SPI_MspInit+0x84>)
 80027ce:	f002 ffdf 	bl	8005790 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027d2:	bf00      	nop
 80027d4:	3728      	adds	r7, #40	@ 0x28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40013000 	.word	0x40013000
 80027e0:	40021000 	.word	0x40021000
 80027e4:	48000400 	.word	0x48000400

080027e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a56      	ldr	r2, [pc, #344]	@ (8002950 <HAL_TIM_Base_MspInit+0x168>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d172      	bne.n	80028e0 <HAL_TIM_Base_MspInit+0xf8>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027fa:	4b56      	ldr	r3, [pc, #344]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 80027fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027fe:	4a55      	ldr	r2, [pc, #340]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 8002800:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002804:	6613      	str	r3, [r2, #96]	@ 0x60
 8002806:	4b53      	ldr	r3, [pc, #332]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 8002808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8002812:	4b51      	ldr	r3, [pc, #324]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002814:	4a51      	ldr	r2, [pc, #324]	@ (800295c <HAL_TIM_Base_MspInit+0x174>)
 8002816:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8002818:	4b4f      	ldr	r3, [pc, #316]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 800281a:	222a      	movs	r2, #42	@ 0x2a
 800281c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800281e:	4b4e      	ldr	r3, [pc, #312]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002820:	2210      	movs	r2, #16
 8002822:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002824:	4b4c      	ldr	r3, [pc, #304]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002826:	2200      	movs	r2, #0
 8002828:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800282a:	4b4b      	ldr	r3, [pc, #300]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 800282c:	2280      	movs	r2, #128	@ 0x80
 800282e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002830:	4b49      	ldr	r3, [pc, #292]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002836:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002838:	4b47      	ldr	r3, [pc, #284]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 800283a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800283e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002840:	4b45      	ldr	r3, [pc, #276]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002842:	2220      	movs	r2, #32
 8002844:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002846:	4b44      	ldr	r3, [pc, #272]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002848:	2200      	movs	r2, #0
 800284a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800284c:	4842      	ldr	r0, [pc, #264]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 800284e:	f002 fc6d 	bl	800512c <HAL_DMA_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8002858:	f7ff fe3a 	bl	80024d0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	4a3e      	ldr	r2, [pc, #248]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002860:	625a      	str	r2, [r3, #36]	@ 0x24
 8002862:	4a3d      	ldr	r2, [pc, #244]	@ (8002958 <HAL_TIM_Base_MspInit+0x170>)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel2;
 8002868:	4b3d      	ldr	r3, [pc, #244]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 800286a:	4a3e      	ldr	r2, [pc, #248]	@ (8002964 <HAL_TIM_Base_MspInit+0x17c>)
 800286c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_TIM1_CH2;
 800286e:	4b3c      	ldr	r3, [pc, #240]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002870:	222b      	movs	r2, #43	@ 0x2b
 8002872:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002874:	4b3a      	ldr	r3, [pc, #232]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002876:	2210      	movs	r2, #16
 8002878:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800287a:	4b39      	ldr	r3, [pc, #228]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 800287c:	2200      	movs	r2, #0
 800287e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002880:	4b37      	ldr	r3, [pc, #220]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002882:	2280      	movs	r2, #128	@ 0x80
 8002884:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002886:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002888:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800288c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800288e:	4b34      	ldr	r3, [pc, #208]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002890:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002894:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8002896:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 8002898:	2220      	movs	r2, #32
 800289a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800289c:	4b30      	ldr	r3, [pc, #192]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 800289e:	2200      	movs	r2, #0
 80028a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 80028a2:	482f      	ldr	r0, [pc, #188]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 80028a4:	f002 fc42 	bl	800512c <HAL_DMA_Init>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_TIM_Base_MspInit+0xca>
    {
      Error_Handler();
 80028ae:	f7ff fe0f 	bl	80024d0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 80028b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80028b8:	4a29      	ldr	r2, [pc, #164]	@ (8002960 <HAL_TIM_Base_MspInit+0x178>)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80028be:	2200      	movs	r2, #0
 80028c0:	2100      	movs	r1, #0
 80028c2:	2019      	movs	r0, #25
 80028c4:	f002 fbfd 	bl	80050c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80028c8:	2019      	movs	r0, #25
 80028ca:	f002 fc14 	bl	80050f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2100      	movs	r1, #0
 80028d2:	201a      	movs	r0, #26
 80028d4:	f002 fbf5 	bl	80050c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80028d8:	201a      	movs	r0, #26
 80028da:	f002 fc0c 	bl	80050f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80028de:	e032      	b.n	8002946 <HAL_TIM_Base_MspInit+0x15e>
  else if(htim_base->Instance==TIM16)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a20      	ldr	r2, [pc, #128]	@ (8002968 <HAL_TIM_Base_MspInit+0x180>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d114      	bne.n	8002914 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80028ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 80028ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ee:	4a19      	ldr	r2, [pc, #100]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 80028f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80028f6:	4b17      	ldr	r3, [pc, #92]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 80028f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002902:	2200      	movs	r2, #0
 8002904:	2100      	movs	r1, #0
 8002906:	2019      	movs	r0, #25
 8002908:	f002 fbdb 	bl	80050c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800290c:	2019      	movs	r0, #25
 800290e:	f002 fbf2 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 8002912:	e018      	b.n	8002946 <HAL_TIM_Base_MspInit+0x15e>
  else if(htim_base->Instance==TIM17)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a14      	ldr	r2, [pc, #80]	@ (800296c <HAL_TIM_Base_MspInit+0x184>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d113      	bne.n	8002946 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 8002920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002922:	4a0c      	ldr	r2, [pc, #48]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 8002924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002928:	6613      	str	r3, [r2, #96]	@ 0x60
 800292a:	4b0a      	ldr	r3, [pc, #40]	@ (8002954 <HAL_TIM_Base_MspInit+0x16c>)
 800292c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8002936:	2200      	movs	r2, #0
 8002938:	2100      	movs	r1, #0
 800293a:	201a      	movs	r0, #26
 800293c:	f002 fbc1 	bl	80050c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002940:	201a      	movs	r0, #26
 8002942:	f002 fbd8 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 8002946:	bf00      	nop
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40012c00 	.word	0x40012c00
 8002954:	40021000 	.word	0x40021000
 8002958:	200004ec 	.word	0x200004ec
 800295c:	40020008 	.word	0x40020008
 8002960:	2000054c 	.word	0x2000054c
 8002964:	4002001c 	.word	0x4002001c
 8002968:	40014400 	.word	0x40014400
 800296c:	40014800 	.word	0x40014800

08002970 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	@ 0x28
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a20      	ldr	r2, [pc, #128]	@ (8002a10 <HAL_TIM_MspPostInit+0xa0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d13a      	bne.n	8002a08 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002992:	4b20      	ldr	r3, [pc, #128]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 8002994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002996:	4a1f      	ldr	r2, [pc, #124]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800299e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 80029ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ae:	4a19      	ldr	r2, [pc, #100]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 80029b0:	f043 0302 	orr.w	r3, r3, #2
 80029b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029b6:	4b17      	ldr	r3, [pc, #92]	@ (8002a14 <HAL_TIM_MspPostInit+0xa4>)
 80029b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|TIM1_CH2_NMOS3_HS_Pin;
 80029c2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80029c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c8:	2302      	movs	r3, #2
 80029ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80029d4:	2306      	movs	r3, #6
 80029d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	4619      	mov	r1, r3
 80029de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029e2:	f002 fed5 	bl	8005790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM1_CH2N_NMOS4_LS_Pin;
 80029e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ec:	2302      	movs	r3, #2
 80029ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f4:	2300      	movs	r3, #0
 80029f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80029f8:	2306      	movs	r3, #6
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TIM1_CH2N_NMOS4_LS_GPIO_Port, &GPIO_InitStruct);
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	4619      	mov	r1, r3
 8002a02:	4805      	ldr	r0, [pc, #20]	@ (8002a18 <HAL_TIM_MspPostInit+0xa8>)
 8002a04:	f002 fec4 	bl	8005790 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a08:	bf00      	nop
 8002a0a:	3728      	adds	r7, #40	@ 0x28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40012c00 	.word	0x40012c00
 8002a14:	40021000 	.word	0x40021000
 8002a18:	48000400 	.word	0x48000400

08002a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b09e      	sub	sp, #120	@ 0x78
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	60da      	str	r2, [r3, #12]
 8002a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a34:	f107 0310 	add.w	r3, r7, #16
 8002a38:	2254      	movs	r2, #84	@ 0x54
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f008 f9c6 	bl	800adce <memset>
  if(huart->Instance==USART2)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac4 <HAL_UART_MspInit+0xa8>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d136      	bne.n	8002aba <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a54:	f107 0310 	add.w	r3, r7, #16
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f003 fe47 	bl	80066ec <HAL_RCCEx_PeriphCLKConfig>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a64:	f7ff fd34 	bl	80024d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a68:	4b17      	ldr	r3, [pc, #92]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6c:	4a16      	ldr	r2, [pc, #88]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a72:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a74:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a80:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a84:	4a10      	ldr	r2, [pc, #64]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a86:	f043 0301 	orr.w	r3, r3, #1
 8002a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <HAL_UART_MspInit+0xac>)
 8002a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a98:	230c      	movs	r3, #12
 8002a9a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002aa8:	2307      	movs	r3, #7
 8002aaa:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab6:	f002 fe6b 	bl	8005790 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002aba:	bf00      	nop
 8002abc:	3778      	adds	r7, #120	@ 0x78
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40004400 	.word	0x40004400
 8002ac8:	40021000 	.word	0x40021000

08002acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ad0:	bf00      	nop
 8002ad2:	e7fd      	b.n	8002ad0 <NMI_Handler+0x4>

08002ad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ad8:	bf00      	nop
 8002ada:	e7fd      	b.n	8002ad8 <HardFault_Handler+0x4>

08002adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae0:	bf00      	nop
 8002ae2:	e7fd      	b.n	8002ae0 <MemManage_Handler+0x4>

08002ae4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae8:	bf00      	nop
 8002aea:	e7fd      	b.n	8002ae8 <BusFault_Handler+0x4>

08002aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002af0:	bf00      	nop
 8002af2:	e7fd      	b.n	8002af0 <UsageFault_Handler+0x4>

08002af4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b02:	b480      	push	{r7}
 8002b04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b14:	bf00      	nop
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b22:	f000 fc83 	bl	800342c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Tast1_EXTI1_Pin);
 8002b2e:	2002      	movs	r0, #2
 8002b30:	f002 ffe2 	bl	8005af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002b34:	bf00      	nop
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Tast2_EXTI2_Pin);
 8002b3c:	2004      	movs	r0, #4
 8002b3e:	f002 ffdb 	bl	8005af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002b4c:	4802      	ldr	r0, [pc, #8]	@ (8002b58 <DMA1_Channel1_IRQHandler+0x10>)
 8002b4e:	f002 fcd0 	bl	80054f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	200004ec 	.word	0x200004ec

08002b5c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8002b60:	4802      	ldr	r0, [pc, #8]	@ (8002b6c <DMA1_Channel2_IRQHandler+0x10>)
 8002b62:	f002 fcc6 	bl	80054f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2000054c 	.word	0x2000054c

08002b70 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b74:	4802      	ldr	r0, [pc, #8]	@ (8002b80 <DMA1_Channel3_IRQHandler+0x10>)
 8002b76:	f002 fcbc 	bl	80054f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	200002e4 	.word	0x200002e4

08002b84 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b88:	4803      	ldr	r0, [pc, #12]	@ (8002b98 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002b8a:	f005 f80b 	bl	8007ba4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8002b8e:	4803      	ldr	r0, [pc, #12]	@ (8002b9c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8002b90:	f005 f808 	bl	8007ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	20000408 	.word	0x20000408
 8002b9c:	20000454 	.word	0x20000454

08002ba0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ba4:	4803      	ldr	r0, [pc, #12]	@ (8002bb4 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8002ba6:	f004 fffd 	bl	8007ba4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8002baa:	4803      	ldr	r0, [pc, #12]	@ (8002bb8 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8002bac:	f004 fffa 	bl	8007ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20000408 	.word	0x20000408
 8002bb8:	200004a0 	.word	0x200004a0

08002bbc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_EXTI13_Pin);
 8002bc0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002bc4:	f002 ff98 	bl	8005af8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002bd0:	4802      	ldr	r0, [pc, #8]	@ (8002bdc <DMA2_Channel1_IRQHandler+0x10>)
 8002bd2:	f002 fc8e 	bl	80054f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000344 	.word	0x20000344

08002be0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return 1;
 8002be4:	2301      	movs	r3, #1
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <_kill>:

int _kill(int pid, int sig)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bfa:	f008 f94b 	bl	800ae94 <__errno>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2216      	movs	r2, #22
 8002c02:	601a      	str	r2, [r3, #0]
  return -1;
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <_exit>:

void _exit (int status)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c18:	f04f 31ff 	mov.w	r1, #4294967295
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ffe7 	bl	8002bf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c22:	bf00      	nop
 8002c24:	e7fd      	b.n	8002c22 <_exit+0x12>

08002c26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b086      	sub	sp, #24
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]
 8002c36:	e00a      	b.n	8002c4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c38:	f3af 8000 	nop.w
 8002c3c:	4601      	mov	r1, r0
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	60ba      	str	r2, [r7, #8]
 8002c44:	b2ca      	uxtb	r2, r1
 8002c46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	dbf0      	blt.n	8002c38 <_read+0x12>
  }

  return len;
 8002c56:	687b      	ldr	r3, [r7, #4]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
 8002c70:	e009      	b.n	8002c86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	60ba      	str	r2, [r7, #8]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	3301      	adds	r3, #1
 8002c84:	617b      	str	r3, [r7, #20]
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	dbf1      	blt.n	8002c72 <_write+0x12>
  }
  return len;
 8002c8e:	687b      	ldr	r3, [r7, #4]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <_close>:

int _close(int file)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ca0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cc0:	605a      	str	r2, [r3, #4]
  return 0;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <_isatty>:

int _isatty(int file)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cd8:	2301      	movs	r3, #1
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b085      	sub	sp, #20
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d08:	4a14      	ldr	r2, [pc, #80]	@ (8002d5c <_sbrk+0x5c>)
 8002d0a:	4b15      	ldr	r3, [pc, #84]	@ (8002d60 <_sbrk+0x60>)
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d14:	4b13      	ldr	r3, [pc, #76]	@ (8002d64 <_sbrk+0x64>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d102      	bne.n	8002d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <_sbrk+0x64>)
 8002d1e:	4a12      	ldr	r2, [pc, #72]	@ (8002d68 <_sbrk+0x68>)
 8002d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d22:	4b10      	ldr	r3, [pc, #64]	@ (8002d64 <_sbrk+0x64>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4413      	add	r3, r2
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d207      	bcs.n	8002d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d30:	f008 f8b0 	bl	800ae94 <__errno>
 8002d34:	4603      	mov	r3, r0
 8002d36:	220c      	movs	r2, #12
 8002d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3e:	e009      	b.n	8002d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d40:	4b08      	ldr	r3, [pc, #32]	@ (8002d64 <_sbrk+0x64>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d46:	4b07      	ldr	r3, [pc, #28]	@ (8002d64 <_sbrk+0x64>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	4a05      	ldr	r2, [pc, #20]	@ (8002d64 <_sbrk+0x64>)
 8002d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d52:	68fb      	ldr	r3, [r7, #12]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20020000 	.word	0x20020000
 8002d60:	00000400 	.word	0x00000400
 8002d64:	200006b8 	.word	0x200006b8
 8002d68:	20000830 	.word	0x20000830

08002d6c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d70:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <SystemInit+0x20>)
 8002d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d76:	4a05      	ldr	r2, [pc, #20]	@ (8002d8c <SystemInit+0x20>)
 8002d78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d80:	bf00      	nop
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <enter_handler_state>:
#ifdef STAGES_3
	pwm_sin_mod *pwmPtr_2;
#endif


void enter_handler_state(int state) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af04      	add	r7, sp, #16
 8002d96:	6078      	str	r0, [r7, #4]
	switch (state) {
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <enter_handler_state+0x16>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d024      	beq.n	8002dee <enter_handler_state+0x5e>
		#endif

		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 8002da4:	e082      	b.n	8002eac <enter_handler_state+0x11c>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002da6:	2200      	movs	r2, #0
 8002da8:	2120      	movs	r1, #32
 8002daa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dae:	f002 fe71 	bl	8005a94 <HAL_GPIO_WritePin>
		handler_state = IDLE;
 8002db2:	4b40      	ldr	r3, [pc, #256]	@ (8002eb4 <enter_handler_state+0x124>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]
		fillScreen(BLACK);
 8002db8:	2000      	movs	r0, #0
 8002dba:	f7fe f9f1 	bl	80011a0 <fillScreen>
		ST7735_WriteString(0, 0, "State: IDLE", Font_7x10, GREEN, BLACK);
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb8 <enter_handler_state+0x128>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	9202      	str	r2, [sp, #8]
 8002dc4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002dc8:	9201      	str	r2, [sp, #4]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	9200      	str	r2, [sp, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a3a      	ldr	r2, [pc, #232]	@ (8002ebc <enter_handler_state+0x12c>)
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	f7fe fc51 	bl	800167c <ST7735_WriteString>
		drawFastHLine(0, px_ofs1, 128, WHITE);
 8002dda:	4b39      	ldr	r3, [pc, #228]	@ (8002ec0 <enter_handler_state+0x130>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b219      	sxth	r1, r3
 8002de0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002de4:	2280      	movs	r2, #128	@ 0x80
 8002de6:	2000      	movs	r0, #0
 8002de8:	f7fe f9b4 	bl	8001154 <drawFastHLine>
		break;
 8002dec:	e05e      	b.n	8002eac <enter_handler_state+0x11c>
		time_val = 0;
 8002dee:	4b35      	ldr	r3, [pc, #212]	@ (8002ec4 <enter_handler_state+0x134>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002df4:	2201      	movs	r2, #1
 8002df6:	2120      	movs	r1, #32
 8002df8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dfc:	f002 fe4a 	bl	8005a94 <HAL_GPIO_WritePin>
		fillScreen(BLACK);
 8002e00:	2000      	movs	r0, #0
 8002e02:	f7fe f9cd 	bl	80011a0 <fillScreen>
		ST7735_WriteString(0, 0, "State: SINUS_MOD", Font_7x10, GREEN, BLACK);
 8002e06:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb8 <enter_handler_state+0x128>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	9202      	str	r2, [sp, #8]
 8002e0c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002e10:	9201      	str	r2, [sp, #4]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	9200      	str	r2, [sp, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a2b      	ldr	r2, [pc, #172]	@ (8002ec8 <enter_handler_state+0x138>)
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	f7fe fc2d 	bl	800167c <ST7735_WriteString>
		drawFastHLine(0, px_ofs1, 128, WHITE);
 8002e22:	4b27      	ldr	r3, [pc, #156]	@ (8002ec0 <enter_handler_state+0x130>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	b219      	sxth	r1, r3
 8002e28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e2c:	2280      	movs	r2, #128	@ 0x80
 8002e2e:	2000      	movs	r0, #0
 8002e30:	f7fe f990 	bl	8001154 <drawFastHLine>
		HAL_TIM_Base_Start_IT(&htim17);
 8002e34:	4825      	ldr	r0, [pc, #148]	@ (8002ecc <enter_handler_state+0x13c>)
 8002e36:	f004 fa83 	bl	8007340 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim16);
 8002e3a:	4825      	ldr	r0, [pc, #148]	@ (8002ed0 <enter_handler_state+0x140>)
 8002e3c:	f004 fa80 	bl	8007340 <HAL_TIM_Base_Start_IT>
		HAL_ADC_Start_DMA(&hadc1, AD_RES_BUFFER_ADC1, 3);
 8002e40:	2203      	movs	r2, #3
 8002e42:	4924      	ldr	r1, [pc, #144]	@ (8002ed4 <enter_handler_state+0x144>)
 8002e44:	4824      	ldr	r0, [pc, #144]	@ (8002ed8 <enter_handler_state+0x148>)
 8002e46:	f000 ff59 	bl	8003cfc <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(&hadc2, AD_RES_BUFFER_ADC2, 1);
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4923      	ldr	r1, [pc, #140]	@ (8002edc <enter_handler_state+0x14c>)
 8002e4e:	4824      	ldr	r0, [pc, #144]	@ (8002ee0 <enter_handler_state+0x150>)
 8002e50:	f000 ff54 	bl	8003cfc <HAL_ADC_Start_DMA>
		set_pwm_values(fPWM, f0, A0);
 8002e54:	4b23      	ldr	r3, [pc, #140]	@ (8002ee4 <enter_handler_state+0x154>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a23      	ldr	r2, [pc, #140]	@ (8002ee8 <enter_handler_state+0x158>)
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	4923      	ldr	r1, [pc, #140]	@ (8002eec <enter_handler_state+0x15c>)
 8002e5e:	edd1 7a00 	vldr	s15, [r1]
 8002e62:	eeb0 0a67 	vmov.f32	s0, s15
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 f9a7 	bl	80031bc <set_pwm_values>
				(uint32_t*) pwmPtr_1->ccr_arr, pwmPtr_1->NrOfEl);
 8002e6e:	4b20      	ldr	r3, [pc, #128]	@ (8002ef0 <enter_handler_state+0x160>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	1d1a      	adds	r2, r3, #4
 8002e74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef0 <enter_handler_state+0x160>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1,
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	481d      	ldr	r0, [pc, #116]	@ (8002ef4 <enter_handler_state+0x164>)
 8002e80:	f004 fb66 	bl	8007550 <HAL_TIM_PWM_Start_DMA>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002e84:	2100      	movs	r1, #0
 8002e86:	481b      	ldr	r0, [pc, #108]	@ (8002ef4 <enter_handler_state+0x164>)
 8002e88:	f005 ffb4 	bl	8008df4 <HAL_TIMEx_PWMN_Start>
					(uint32_t*) pwmPtr_1->ccr_arr, pwmPtr_1->NrOfEl);
 8002e8c:	4b18      	ldr	r3, [pc, #96]	@ (8002ef0 <enter_handler_state+0x160>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	1d1a      	adds	r2, r3, #4
 8002e92:	4b17      	ldr	r3, [pc, #92]	@ (8002ef0 <enter_handler_state+0x160>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
			HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_2,
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2104      	movs	r1, #4
 8002e9c:	4815      	ldr	r0, [pc, #84]	@ (8002ef4 <enter_handler_state+0x164>)
 8002e9e:	f004 fb57 	bl	8007550 <HAL_TIM_PWM_Start_DMA>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002ea2:	2104      	movs	r1, #4
 8002ea4:	4813      	ldr	r0, [pc, #76]	@ (8002ef4 <enter_handler_state+0x164>)
 8002ea6:	f005 ffa5 	bl	8008df4 <HAL_TIMEx_PWMN_Start>
		break;
 8002eaa:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	200006bc 	.word	0x200006bc
 8002eb8:	20000000 	.word	0x20000000
 8002ebc:	0800d9a8 	.word	0x0800d9a8
 8002ec0:	20000010 	.word	0x20000010
 8002ec4:	200006be 	.word	0x200006be
 8002ec8:	0800d9b4 	.word	0x0800d9b4
 8002ecc:	200004a0 	.word	0x200004a0
 8002ed0:	20000454 	.word	0x20000454
 8002ed4:	20000640 	.word	0x20000640
 8002ed8:	2000020c 	.word	0x2000020c
 8002edc:	2000064c 	.word	0x2000064c
 8002ee0:	20000278 	.word	0x20000278
 8002ee4:	0800e1c8 	.word	0x0800e1c8
 8002ee8:	0800e1cc 	.word	0x0800e1cc
 8002eec:	0800e1d0 	.word	0x0800e1d0
 8002ef0:	200006d8 	.word	0x200006d8
 8002ef4:	20000408 	.word	0x20000408

08002ef8 <exec_handler_state>:

//-----------------------------------------------------------------------------------------------------------------------

void exec_handler_state(int state) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	switch (state) {
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 80b9 	beq.w	800307a <exec_handler_state+0x182>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d000      	beq.n	8002f10 <exec_handler_state+0x18>

		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 8002f0e:	e0b5      	b.n	800307c <exec_handler_state+0x184>
		if (time_val > 250) {
 8002f10:	4b61      	ldr	r3, [pc, #388]	@ (8003098 <exec_handler_state+0x1a0>)
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	2bfa      	cmp	r3, #250	@ 0xfa
 8002f16:	d907      	bls.n	8002f28 <exec_handler_state+0x30>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002f18:	2120      	movs	r1, #32
 8002f1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f1e:	f002 fdd1 	bl	8005ac4 <HAL_GPIO_TogglePin>
			time_val = 0;
 8002f22:	4b5d      	ldr	r3, [pc, #372]	@ (8003098 <exec_handler_state+0x1a0>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8002f28:	2110      	movs	r1, #16
 8002f2a:	485c      	ldr	r0, [pc, #368]	@ (800309c <exec_handler_state+0x1a4>)
 8002f2c:	f002 fdca 	bl	8005ac4 <HAL_GPIO_TogglePin>
		adc_raw_values1.poti1_V = (AD_RES_BUFFER_ADC1[0] << 4); // Map 12 Bit to 16 Bit values
 8002f30:	4b5b      	ldr	r3, [pc, #364]	@ (80030a0 <exec_handler_state+0x1a8>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	4b5a      	ldr	r3, [pc, #360]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002f3c:	801a      	strh	r2, [r3, #0]
		adc_values1.poti1_Vf = (3.3 * (float) adc_raw_values1.poti1_V) / 65535;
 8002f3e:	4b59      	ldr	r3, [pc, #356]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	ee07 3a90 	vmov	s15, r3
 8002f46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4a:	ee17 0a90 	vmov	r0, s15
 8002f4e:	f7fd fb23 	bl	8000598 <__aeabi_f2d>
 8002f52:	a34d      	add	r3, pc, #308	@ (adr r3, 8003088 <exec_handler_state+0x190>)
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	f7fd fb76 	bl	8000648 <__aeabi_dmul>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	4610      	mov	r0, r2
 8002f62:	4619      	mov	r1, r3
 8002f64:	a34a      	add	r3, pc, #296	@ (adr r3, 8003090 <exec_handler_state+0x198>)
 8002f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6a:	f7fd fc97 	bl	800089c <__aeabi_ddiv>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	460b      	mov	r3, r1
 8002f72:	4610      	mov	r0, r2
 8002f74:	4619      	mov	r1, r3
 8002f76:	f7fd fe3f 	bl	8000bf8 <__aeabi_d2f>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80030a8 <exec_handler_state+0x1b0>)
 8002f7e:	6013      	str	r3, [r2, #0]
		adc_raw_values1.poti2_V = (AD_RES_BUFFER_ADC1[1] << 4);
 8002f80:	4b47      	ldr	r3, [pc, #284]	@ (80030a0 <exec_handler_state+0x1a8>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	011b      	lsls	r3, r3, #4
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	4b46      	ldr	r3, [pc, #280]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002f8c:	805a      	strh	r2, [r3, #2]
		adc_values1.poti2_Vf = (3.3 * (float) adc_raw_values1.poti2_V) / 65535;
 8002f8e:	4b45      	ldr	r3, [pc, #276]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002f90:	885b      	ldrh	r3, [r3, #2]
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9a:	ee17 0a90 	vmov	r0, s15
 8002f9e:	f7fd fafb 	bl	8000598 <__aeabi_f2d>
 8002fa2:	a339      	add	r3, pc, #228	@ (adr r3, 8003088 <exec_handler_state+0x190>)
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	f7fd fb4e 	bl	8000648 <__aeabi_dmul>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	a336      	add	r3, pc, #216	@ (adr r3, 8003090 <exec_handler_state+0x198>)
 8002fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fba:	f7fd fc6f 	bl	800089c <__aeabi_ddiv>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	f7fd fe17 	bl	8000bf8 <__aeabi_d2f>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4a36      	ldr	r2, [pc, #216]	@ (80030a8 <exec_handler_state+0x1b0>)
 8002fce:	6053      	str	r3, [r2, #4]
		adc_raw_values1.bnc1_V = (AD_RES_BUFFER_ADC1[2] << 4);
 8002fd0:	4b33      	ldr	r3, [pc, #204]	@ (80030a0 <exec_handler_state+0x1a8>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	4b32      	ldr	r3, [pc, #200]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002fdc:	809a      	strh	r2, [r3, #4]
		adc_values1.bnc1_Vf = (3.3 * (float) adc_raw_values1.bnc1_V) / 65535;
 8002fde:	4b31      	ldr	r3, [pc, #196]	@ (80030a4 <exec_handler_state+0x1ac>)
 8002fe0:	889b      	ldrh	r3, [r3, #4]
 8002fe2:	ee07 3a90 	vmov	s15, r3
 8002fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fea:	ee17 0a90 	vmov	r0, s15
 8002fee:	f7fd fad3 	bl	8000598 <__aeabi_f2d>
 8002ff2:	a325      	add	r3, pc, #148	@ (adr r3, 8003088 <exec_handler_state+0x190>)
 8002ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff8:	f7fd fb26 	bl	8000648 <__aeabi_dmul>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	4610      	mov	r0, r2
 8003002:	4619      	mov	r1, r3
 8003004:	a322      	add	r3, pc, #136	@ (adr r3, 8003090 <exec_handler_state+0x198>)
 8003006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800300a:	f7fd fc47 	bl	800089c <__aeabi_ddiv>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4610      	mov	r0, r2
 8003014:	4619      	mov	r1, r3
 8003016:	f7fd fdef 	bl	8000bf8 <__aeabi_d2f>
 800301a:	4603      	mov	r3, r0
 800301c:	4a22      	ldr	r2, [pc, #136]	@ (80030a8 <exec_handler_state+0x1b0>)
 800301e:	6093      	str	r3, [r2, #8]
		adc_raw_values1.bnc2_V = (AD_RES_BUFFER_ADC2[0] << 4);
 8003020:	4b22      	ldr	r3, [pc, #136]	@ (80030ac <exec_handler_state+0x1b4>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	b29b      	uxth	r3, r3
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	b29a      	uxth	r2, r3
 800302a:	4b1e      	ldr	r3, [pc, #120]	@ (80030a4 <exec_handler_state+0x1ac>)
 800302c:	80da      	strh	r2, [r3, #6]
		adc_values1.bnc2_Vf = (3.3 * (float) adc_raw_values1.bnc2_V) / 65535;
 800302e:	4b1d      	ldr	r3, [pc, #116]	@ (80030a4 <exec_handler_state+0x1ac>)
 8003030:	88db      	ldrh	r3, [r3, #6]
 8003032:	ee07 3a90 	vmov	s15, r3
 8003036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800303a:	ee17 0a90 	vmov	r0, s15
 800303e:	f7fd faab 	bl	8000598 <__aeabi_f2d>
 8003042:	a311      	add	r3, pc, #68	@ (adr r3, 8003088 <exec_handler_state+0x190>)
 8003044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003048:	f7fd fafe 	bl	8000648 <__aeabi_dmul>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4610      	mov	r0, r2
 8003052:	4619      	mov	r1, r3
 8003054:	a30e      	add	r3, pc, #56	@ (adr r3, 8003090 <exec_handler_state+0x198>)
 8003056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305a:	f7fd fc1f 	bl	800089c <__aeabi_ddiv>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	4610      	mov	r0, r2
 8003064:	4619      	mov	r1, r3
 8003066:	f7fd fdc7 	bl	8000bf8 <__aeabi_d2f>
 800306a:	4603      	mov	r3, r0
 800306c:	4a0e      	ldr	r2, [pc, #56]	@ (80030a8 <exec_handler_state+0x1b0>)
 800306e:	60d3      	str	r3, [r2, #12]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8003070:	2110      	movs	r1, #16
 8003072:	480a      	ldr	r0, [pc, #40]	@ (800309c <exec_handler_state+0x1a4>)
 8003074:	f002 fd26 	bl	8005ac4 <HAL_GPIO_TogglePin>
		break;
 8003078:	e000      	b.n	800307c <exec_handler_state+0x184>
		break;
 800307a:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	f3af 8000 	nop.w
 8003088:	66666666 	.word	0x66666666
 800308c:	400a6666 	.word	0x400a6666
 8003090:	00000000 	.word	0x00000000
 8003094:	40efffe0 	.word	0x40efffe0
 8003098:	200006be 	.word	0x200006be
 800309c:	48000800 	.word	0x48000800
 80030a0:	20000640 	.word	0x20000640
 80030a4:	200006c0 	.word	0x200006c0
 80030a8:	200006c8 	.word	0x200006c8
 80030ac:	2000064c 	.word	0x2000064c

080030b0 <leave_handler_state>:

//-----------------------------------------------------------------------------------------------------------------------

void leave_handler_state(int state) {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
	switch (state) {
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d025      	beq.n	800310a <leave_handler_state+0x5a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d000      	beq.n	80030c6 <leave_handler_state+0x16>
			free(pwmPtr_2);
		#endif
		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 80030c4:	e022      	b.n	800310c <leave_handler_state+0x5c>
		HAL_TIM_Base_Stop_IT(&htim17);
 80030c6:	4813      	ldr	r0, [pc, #76]	@ (8003114 <leave_handler_state+0x64>)
 80030c8:	f004 f9b2 	bl	8007430 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim16);
 80030cc:	4812      	ldr	r0, [pc, #72]	@ (8003118 <leave_handler_state+0x68>)
 80030ce:	f004 f9af 	bl	8007430 <HAL_TIM_Base_Stop_IT>
		HAL_ADC_Stop_DMA(&hadc1);
 80030d2:	4812      	ldr	r0, [pc, #72]	@ (800311c <leave_handler_state+0x6c>)
 80030d4:	f000 fee6 	bl	8003ea4 <HAL_ADC_Stop_DMA>
		HAL_ADC_Stop_DMA(&hadc2);
 80030d8:	4811      	ldr	r0, [pc, #68]	@ (8003120 <leave_handler_state+0x70>)
 80030da:	f000 fee3 	bl	8003ea4 <HAL_ADC_Stop_DMA>
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 80030de:	2100      	movs	r1, #0
 80030e0:	4810      	ldr	r0, [pc, #64]	@ (8003124 <leave_handler_state+0x74>)
 80030e2:	f004 fc61 	bl	80079a8 <HAL_TIM_PWM_Stop_DMA>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80030e6:	2100      	movs	r1, #0
 80030e8:	480e      	ldr	r0, [pc, #56]	@ (8003124 <leave_handler_state+0x74>)
 80030ea:	f005 ff45 	bl	8008f78 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_2);
 80030ee:	2104      	movs	r1, #4
 80030f0:	480c      	ldr	r0, [pc, #48]	@ (8003124 <leave_handler_state+0x74>)
 80030f2:	f004 fc59 	bl	80079a8 <HAL_TIM_PWM_Stop_DMA>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80030f6:	2104      	movs	r1, #4
 80030f8:	480a      	ldr	r0, [pc, #40]	@ (8003124 <leave_handler_state+0x74>)
 80030fa:	f005 ff3d 	bl	8008f78 <HAL_TIMEx_PWMN_Stop>
		free(pwmPtr_1);
 80030fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003128 <leave_handler_state+0x78>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f007 f830 	bl	800a168 <free>
		break;
 8003108:	e000      	b.n	800310c <leave_handler_state+0x5c>
		break;
 800310a:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 800310c:	bf00      	nop
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200004a0 	.word	0x200004a0
 8003118:	20000454 	.word	0x20000454
 800311c:	2000020c 	.word	0x2000020c
 8003120:	20000278 	.word	0x20000278
 8003124:	20000408 	.word	0x20000408
 8003128:	200006d8 	.word	0x200006d8

0800312c <handler_task>:

//-----------------------------------------------------------------------------------------------------------------------

void handler_task(void) {
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
	exec_handler_state(handler_state);
 8003130:	4b03      	ldr	r3, [pc, #12]	@ (8003140 <handler_task+0x14>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff fedf 	bl	8002ef8 <exec_handler_state>
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	200006bc 	.word	0x200006bc

08003144 <set_handler_state>:

void set_handler_state(uint8_t state) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	71fb      	strb	r3, [r7, #7]
	prev_handler_state = handler_state;
 800314e:	4b0a      	ldr	r3, [pc, #40]	@ (8003178 <set_handler_state+0x34>)
 8003150:	781a      	ldrb	r2, [r3, #0]
 8003152:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <set_handler_state+0x38>)
 8003154:	701a      	strb	r2, [r3, #0]
	handler_state = state;
 8003156:	4a08      	ldr	r2, [pc, #32]	@ (8003178 <set_handler_state+0x34>)
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	7013      	strb	r3, [r2, #0]
	leave_handler_state(prev_handler_state);
 800315c:	4b07      	ldr	r3, [pc, #28]	@ (800317c <set_handler_state+0x38>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ffa5 	bl	80030b0 <leave_handler_state>
	enter_handler_state(state);
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fe11 	bl	8002d90 <enter_handler_state>
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	200006bc 	.word	0x200006bc
 800317c:	200006bd 	.word	0x200006bd

08003180 <inc_handler_currentTime>:

uint8_t get_handler_state(void) {
	return handler_state;
}

void inc_handler_currentTime(uint16_t dT) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	80fb      	strh	r3, [r7, #6]
	time_val = time_val + dT;
 800318a:	4b06      	ldr	r3, [pc, #24]	@ (80031a4 <inc_handler_currentTime+0x24>)
 800318c:	881a      	ldrh	r2, [r3, #0]
 800318e:	88fb      	ldrh	r3, [r7, #6]
 8003190:	4413      	add	r3, r2
 8003192:	b29a      	uxth	r2, r3
 8003194:	4b03      	ldr	r3, [pc, #12]	@ (80031a4 <inc_handler_currentTime+0x24>)
 8003196:	801a      	strh	r2, [r3, #0]
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	200006be 	.word	0x200006be

080031a8 <get_adc_values>:

adc_values* get_adc_values(void) {
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
	return &adc_values1;
 80031ac:	4b02      	ldr	r3, [pc, #8]	@ (80031b8 <get_adc_values+0x10>)
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	200006c8 	.word	0x200006c8

080031bc <set_pwm_values>:

void set_pwm_values(const uint32_t fPWM, const uint32_t f0, const float A0) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b0a0      	sub	sp, #128	@ 0x80
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	ed87 0a01 	vstr	s0, [r7, #4]
	// Char array fr ausgabe
	char msg_console1[80];
	// Speicher dynamisch allozieren
	pwmPtr_1 = malloc(sizeof(pwm_sin_mod) + (uint32_t) (fPWM / f0) * sizeof(uint32_t));
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4618      	mov	r0, r3
 80031d8:	f006 ffbe 	bl	800a158 <malloc>
 80031dc:	4603      	mov	r3, r0
 80031de:	461a      	mov	r2, r3
 80031e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003320 <set_pwm_values+0x164>)
 80031e2:	601a      	str	r2, [r3, #0]
	pwmPtr_1->NrOfEl = (uint32_t) (fPWM / f0);
 80031e4:	4b4e      	ldr	r3, [pc, #312]	@ (8003320 <set_pwm_values+0x164>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68f9      	ldr	r1, [r7, #12]
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	fbb1 f2f2 	udiv	r2, r1, r2
 80031f0:	601a      	str	r2, [r3, #0]
	#ifdef STAGES_3
		pwmPtr_2 = malloc(sizeof(pwm_sin_mod) + (uint32_t) (fPWM / f0) * sizeof(uint32_t));
		pwmPtr_2->NrOfEl = (uint32_t) (fPWM / f0);
	#endif
	// Struktur mit Werten fllen
	const float pi = M_PI;
 80031f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003324 <set_pwm_values+0x168>)
 80031f4:	67bb      	str	r3, [r7, #120]	@ 0x78
	float dRad = (2 * pi) / (pwmPtr_1->NrOfEl - 1);	// Winkelschritt [rad]
 80031f6:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80031fa:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031fe:	4b48      	ldr	r3, [pc, #288]	@ (8003320 <set_pwm_values+0x164>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	3b01      	subs	r3, #1
 8003206:	ee07 3a90 	vmov	s15, r3
 800320a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800320e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003212:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	float norm0 = ((TIM1->ARR) / 2) + 1;
 8003216:	4b44      	ldr	r3, [pc, #272]	@ (8003328 <set_pwm_values+0x16c>)
 8003218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321a:	085b      	lsrs	r3, r3, #1
 800321c:	3301      	adds	r3, #1
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003226:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
	float sin_val = 0;
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	float posOffset0 = 1;
 8003230:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003234:	66bb      	str	r3, [r7, #104]	@ 0x68
	float posOffsetCurr_1 = 0;
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	667b      	str	r3, [r7, #100]	@ 0x64
	float normCurr_1 = 0;
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	663b      	str	r3, [r7, #96]	@ 0x60
	#ifdef STAGES_3
		float posOffsetCurr_2 = 0;
		float normCurr_2 = 0;
	#endif
	uint32_t i = 1;
 8003242:	2301      	movs	r3, #1
 8003244:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < pwmPtr_1->NrOfEl; i++) {
 8003246:	2300      	movs	r3, #0
 8003248:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800324a:	e05d      	b.n	8003308 <set_pwm_values+0x14c>
		if (i == 0) {
 800324c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10c      	bne.n	800326c <set_pwm_values+0xb0>
			pwmPtr_1->ccr_arr[i] = (uint32_t) norm0;
 8003252:	4b33      	ldr	r3, [pc, #204]	@ (8003320 <set_pwm_values+0x164>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800325a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800325e:	ee17 1a90 	vmov	r1, s15
 8003262:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	6059      	str	r1, [r3, #4]
 800326a:	e030      	b.n	80032ce <set_pwm_values+0x112>
			#ifdef STAGES_3
				pwmPtr_2->ccr_arr[i] = (uint32_t) norm0;
			#endif
		} else {
			sin_val = A0 * sinf(i * dRad);
 800326c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003276:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800327a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800327e:	eeb0 0a67 	vmov.f32	s0, s15
 8003282:	f009 fdb7 	bl	800cdf4 <sinf>
 8003286:	eeb0 7a40 	vmov.f32	s14, s0
 800328a:	edd7 7a01 	vldr	s15, [r7, #4]
 800328e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003292:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
			posOffsetCurr_1 = posOffset0 + sin_val;
 8003296:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800329a:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800329e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a2:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
			normCurr_1 = norm0 * posOffsetCurr_1;
 80032a6:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80032aa:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80032ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032b2:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			pwmPtr_1->ccr_arr[i] = (uint32_t) normCurr_1;
 80032b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003320 <set_pwm_values+0x164>)
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80032be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032c2:	ee17 1a90 	vmov	r1, s15
 80032c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	6059      	str	r1, [r3, #4]
		#ifdef STAGES_3
		sprintf(msg_console1, "pwmPtr_1->ccr_arr[%lu]: %3lu  |  pwmPtr_2->ccr_arr[%lu]: %3lu\r\n", i,
				pwmPtr_1->ccr_arr[i], i, pwmPtr_2->ccr_arr[i]);
		#else
		sprintf(msg_console1, "pwmPtr_1->ccr_arr[%lu]: %3lu\r\n", i,
				pwmPtr_1->ccr_arr[i]);
 80032ce:	4b14      	ldr	r3, [pc, #80]	@ (8003320 <set_pwm_values+0x164>)
 80032d0:	681a      	ldr	r2, [r3, #0]
		sprintf(msg_console1, "pwmPtr_1->ccr_arr[%lu]: %3lu\r\n", i,
 80032d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f107 0010 	add.w	r0, r7, #16
 80032de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80032e0:	4912      	ldr	r1, [pc, #72]	@ (800332c <set_pwm_values+0x170>)
 80032e2:	f007 fd11 	bl	800ad08 <siprintf>
		#endif
		HAL_UART_Transmit(&huart2, (uint8_t*) msg_console1,
				strlen(msg_console1), HAL_MAX_DELAY);
 80032e6:	f107 0310 	add.w	r3, r7, #16
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fc ffe8 	bl	80002c0 <strlen>
 80032f0:	4603      	mov	r3, r0
		HAL_UART_Transmit(&huart2, (uint8_t*) msg_console1,
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	f107 0110 	add.w	r1, r7, #16
 80032f8:	f04f 33ff 	mov.w	r3, #4294967295
 80032fc:	480c      	ldr	r0, [pc, #48]	@ (8003330 <set_pwm_values+0x174>)
 80032fe:	f006 f87e 	bl	80093fe <HAL_UART_Transmit>
	for (i = 0; i < pwmPtr_1->NrOfEl; i++) {
 8003302:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003304:	3301      	adds	r3, #1
 8003306:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003308:	4b05      	ldr	r3, [pc, #20]	@ (8003320 <set_pwm_values+0x164>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003310:	429a      	cmp	r2, r3
 8003312:	d39b      	bcc.n	800324c <set_pwm_values+0x90>
	}
}
 8003314:	bf00      	nop
 8003316:	bf00      	nop
 8003318:	3780      	adds	r7, #128	@ 0x80
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	200006d8 	.word	0x200006d8
 8003324:	40490fdb 	.word	0x40490fdb
 8003328:	40012c00 	.word	0x40012c00
 800332c:	0800d9c8 	.word	0x0800d9c8
 8003330:	200005ac 	.word	0x200005ac

08003334 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003334:	480d      	ldr	r0, [pc, #52]	@ (800336c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003336:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003338:	f7ff fd18 	bl	8002d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800333c:	480c      	ldr	r0, [pc, #48]	@ (8003370 <LoopForever+0x6>)
  ldr r1, =_edata
 800333e:	490d      	ldr	r1, [pc, #52]	@ (8003374 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003340:	4a0d      	ldr	r2, [pc, #52]	@ (8003378 <LoopForever+0xe>)
  movs r3, #0
 8003342:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003344:	e002      	b.n	800334c <LoopCopyDataInit>

08003346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800334a:	3304      	adds	r3, #4

0800334c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800334c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800334e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003350:	d3f9      	bcc.n	8003346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003352:	4a0a      	ldr	r2, [pc, #40]	@ (800337c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003354:	4c0a      	ldr	r4, [pc, #40]	@ (8003380 <LoopForever+0x16>)
  movs r3, #0
 8003356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003358:	e001      	b.n	800335e <LoopFillZerobss>

0800335a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800335a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800335c:	3204      	adds	r2, #4

0800335e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800335e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003360:	d3fb      	bcc.n	800335a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003362:	f007 fd9d 	bl	800aea0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003366:	f7fe fc97 	bl	8001c98 <main>

0800336a <LoopForever>:

LoopForever:
    b LoopForever
 800336a:	e7fe      	b.n	800336a <LoopForever>
  ldr   r0, =_estack
 800336c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003374:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003378:	0800e968 	.word	0x0800e968
  ldr r2, =_sbss
 800337c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003380:	2000082c 	.word	0x2000082c

08003384 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003384:	e7fe      	b.n	8003384 <ADC1_2_IRQHandler>

08003386 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800338c:	2300      	movs	r3, #0
 800338e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003390:	2003      	movs	r0, #3
 8003392:	f001 fe8b 	bl	80050ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003396:	200f      	movs	r0, #15
 8003398:	f000 f80e 	bl	80033b8 <HAL_InitTick>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d002      	beq.n	80033a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	71fb      	strb	r3, [r7, #7]
 80033a6:	e001      	b.n	80033ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033a8:	f7ff f898 	bl	80024dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80033ac:	79fb      	ldrb	r3, [r7, #7]

}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
	...

080033b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80033c4:	4b16      	ldr	r3, [pc, #88]	@ (8003420 <HAL_InitTick+0x68>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d022      	beq.n	8003412 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80033cc:	4b15      	ldr	r3, [pc, #84]	@ (8003424 <HAL_InitTick+0x6c>)
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	4b13      	ldr	r3, [pc, #76]	@ (8003420 <HAL_InitTick+0x68>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80033d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80033dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	f001 fe96 	bl	8005112 <HAL_SYSTICK_Config>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10f      	bne.n	800340c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b0f      	cmp	r3, #15
 80033f0:	d809      	bhi.n	8003406 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033f2:	2200      	movs	r2, #0
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	f04f 30ff 	mov.w	r0, #4294967295
 80033fa:	f001 fe62 	bl	80050c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003428 <HAL_InitTick+0x70>)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6013      	str	r3, [r2, #0]
 8003404:	e007      	b.n	8003416 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	73fb      	strb	r3, [r7, #15]
 800340a:	e004      	b.n	8003416 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
 8003410:	e001      	b.n	8003416 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003416:	7bfb      	ldrb	r3, [r7, #15]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	20000018 	.word	0x20000018
 8003424:	2000000c 	.word	0x2000000c
 8003428:	20000014 	.word	0x20000014

0800342c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003430:	4b05      	ldr	r3, [pc, #20]	@ (8003448 <HAL_IncTick+0x1c>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	4b05      	ldr	r3, [pc, #20]	@ (800344c <HAL_IncTick+0x20>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4413      	add	r3, r2
 800343a:	4a03      	ldr	r2, [pc, #12]	@ (8003448 <HAL_IncTick+0x1c>)
 800343c:	6013      	str	r3, [r2, #0]
}
 800343e:	bf00      	nop
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	200006dc 	.word	0x200006dc
 800344c:	20000018 	.word	0x20000018

08003450 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  return uwTick;
 8003454:	4b03      	ldr	r3, [pc, #12]	@ (8003464 <HAL_GetTick+0x14>)
 8003456:	681b      	ldr	r3, [r3, #0]
}
 8003458:	4618      	mov	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	200006dc 	.word	0x200006dc

08003468 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003470:	f7ff ffee 	bl	8003450 <HAL_GetTick>
 8003474:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d004      	beq.n	800348c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003482:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <HAL_Delay+0x40>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	4413      	add	r3, r2
 800348a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800348c:	bf00      	nop
 800348e:	f7ff ffdf 	bl	8003450 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	429a      	cmp	r2, r3
 800349c:	d8f7      	bhi.n	800348e <HAL_Delay+0x26>
  {
  }
}
 800349e:	bf00      	nop
 80034a0:	bf00      	nop
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000018 	.word	0x20000018

080034ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	609a      	str	r2, [r3, #8]
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
 80034da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	609a      	str	r2, [r3, #8]
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003508:	4618      	mov	r0, r3
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	3360      	adds	r3, #96	@ 0x60
 8003526:	461a      	mov	r2, r3
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	4b08      	ldr	r3, [pc, #32]	@ (8003558 <LL_ADC_SetOffset+0x44>)
 8003536:	4013      	ands	r3, r2
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	4313      	orrs	r3, r2
 8003544:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800354c:	bf00      	nop
 800354e:	371c      	adds	r7, #28
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	03fff000 	.word	0x03fff000

0800355c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3360      	adds	r3, #96	@ 0x60
 800356a:	461a      	mov	r2, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800357c:	4618      	mov	r0, r3
 800357e:	3714      	adds	r7, #20
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003588:	b480      	push	{r7}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3360      	adds	r3, #96	@ 0x60
 8003598:	461a      	mov	r2, r3
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	431a      	orrs	r2, r3
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80035b2:	bf00      	nop
 80035b4:	371c      	adds	r7, #28
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80035be:	b480      	push	{r7}
 80035c0:	b087      	sub	sp, #28
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	60f8      	str	r0, [r7, #12]
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	3360      	adds	r3, #96	@ 0x60
 80035ce:	461a      	mov	r2, r3
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	4413      	add	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80035e8:	bf00      	nop
 80035ea:	371c      	adds	r7, #28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	3360      	adds	r3, #96	@ 0x60
 8003604:	461a      	mov	r2, r3
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	431a      	orrs	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800361e:	bf00      	nop
 8003620:	371c      	adds	r7, #28
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
 8003632:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	431a      	orrs	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	615a      	str	r2, [r3, #20]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003664:	2301      	movs	r3, #1
 8003666:	e000      	b.n	800366a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003676:	b480      	push	{r7}
 8003678:	b087      	sub	sp, #28
 800367a:	af00      	add	r7, sp, #0
 800367c:	60f8      	str	r0, [r7, #12]
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	3330      	adds	r3, #48	@ 0x30
 8003686:	461a      	mov	r2, r3
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	0a1b      	lsrs	r3, r3, #8
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	f003 030c 	and.w	r3, r3, #12
 8003692:	4413      	add	r3, r2
 8003694:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f003 031f 	and.w	r3, r3, #31
 80036a0:	211f      	movs	r1, #31
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	f003 011f 	and.w	r1, r3, #31
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	f003 031f 	and.w	r3, r3, #31
 80036b8:	fa01 f303 	lsl.w	r3, r1, r3
 80036bc:	431a      	orrs	r2, r3
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80036c2:	bf00      	nop
 80036c4:	371c      	adds	r7, #28
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b087      	sub	sp, #28
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	3314      	adds	r3, #20
 80036de:	461a      	mov	r2, r3
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	0e5b      	lsrs	r3, r3, #25
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	4413      	add	r3, r2
 80036ec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	0d1b      	lsrs	r3, r3, #20
 80036f6:	f003 031f 	and.w	r3, r3, #31
 80036fa:	2107      	movs	r1, #7
 80036fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003700:	43db      	mvns	r3, r3
 8003702:	401a      	ands	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	0d1b      	lsrs	r3, r3, #20
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	431a      	orrs	r2, r3
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003718:	bf00      	nop
 800371a:	371c      	adds	r7, #28
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800373c:	43db      	mvns	r3, r3
 800373e:	401a      	ands	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f003 0318 	and.w	r3, r3, #24
 8003746:	4908      	ldr	r1, [pc, #32]	@ (8003768 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003748:	40d9      	lsrs	r1, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	400b      	ands	r3, r1
 800374e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003752:	431a      	orrs	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800375a:	bf00      	nop
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	0007ffff 	.word	0x0007ffff

0800376c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 031f 	and.w	r3, r3, #31
}
 800377c:	4618      	mov	r0, r3
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003798:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6093      	str	r3, [r2, #8]
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037c0:	d101      	bne.n	80037c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80037e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003810:	d101      	bne.n	8003816 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003834:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003838:	f043 0201 	orr.w	r2, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800385c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003860:	f043 0202 	orr.w	r2, r3, #2
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b01      	cmp	r3, #1
 8003886:	d101      	bne.n	800388c <LL_ADC_IsEnabled+0x18>
 8003888:	2301      	movs	r3, #1
 800388a:	e000      	b.n	800388e <LL_ADC_IsEnabled+0x1a>
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d101      	bne.n	80038b2 <LL_ADC_IsDisableOngoing+0x18>
 80038ae:	2301      	movs	r3, #1
 80038b0:	e000      	b.n	80038b4 <LL_ADC_IsDisableOngoing+0x1a>
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038d4:	f043 0204 	orr.w	r2, r3, #4
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038fc:	f043 0210 	orr.w	r2, r3, #16
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b04      	cmp	r3, #4
 8003922:	d101      	bne.n	8003928 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003924:	2301      	movs	r3, #1
 8003926:	e000      	b.n	800392a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr

08003936 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003946:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800394a:	f043 0220 	orr.w	r2, r3, #32
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	2b08      	cmp	r3, #8
 8003970:	d101      	bne.n	8003976 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003984:	b590      	push	{r4, r7, lr}
 8003986:	b089      	sub	sp, #36	@ 0x24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e1a9      	b.n	8003cf2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d109      	bne.n	80039c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7fe fdb9 	bl	8002524 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff fef1 	bl	80037ac <LL_ADC_IsDeepPowerDownEnabled>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d004      	beq.n	80039da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff fed7 	bl	8003788 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff ff0c 	bl	80037fc <LL_ADC_IsInternalRegulatorEnabled>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d115      	bne.n	8003a16 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff fef0 	bl	80037d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003c68 <HAL_ADC_Init+0x2e4>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	099b      	lsrs	r3, r3, #6
 80039fa:	4a9c      	ldr	r2, [pc, #624]	@ (8003c6c <HAL_ADC_Init+0x2e8>)
 80039fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003a00:	099b      	lsrs	r3, r3, #6
 8003a02:	3301      	adds	r3, #1
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a08:	e002      	b.n	8003a10 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f9      	bne.n	8003a0a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff feee 	bl	80037fc <LL_ADC_IsInternalRegulatorEnabled>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10d      	bne.n	8003a42 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	f043 0210 	orr.w	r2, r3, #16
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a36:	f043 0201 	orr.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff ff62 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 8003a4c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f040 8142 	bne.w	8003ce0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f040 813e 	bne.w	8003ce0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003a6c:	f043 0202 	orr.w	r2, r3, #2
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fefb 	bl	8003874 <LL_ADC_IsEnabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d141      	bne.n	8003b08 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a8c:	d004      	beq.n	8003a98 <HAL_ADC_Init+0x114>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a77      	ldr	r2, [pc, #476]	@ (8003c70 <HAL_ADC_Init+0x2ec>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d10f      	bne.n	8003ab8 <HAL_ADC_Init+0x134>
 8003a98:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a9c:	f7ff feea 	bl	8003874 <LL_ADC_IsEnabled>
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	4873      	ldr	r0, [pc, #460]	@ (8003c70 <HAL_ADC_Init+0x2ec>)
 8003aa4:	f7ff fee6 	bl	8003874 <LL_ADC_IsEnabled>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	4323      	orrs	r3, r4
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	bf0c      	ite	eq
 8003ab0:	2301      	moveq	r3, #1
 8003ab2:	2300      	movne	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	e012      	b.n	8003ade <HAL_ADC_Init+0x15a>
 8003ab8:	486e      	ldr	r0, [pc, #440]	@ (8003c74 <HAL_ADC_Init+0x2f0>)
 8003aba:	f7ff fedb 	bl	8003874 <LL_ADC_IsEnabled>
 8003abe:	4604      	mov	r4, r0
 8003ac0:	486d      	ldr	r0, [pc, #436]	@ (8003c78 <HAL_ADC_Init+0x2f4>)
 8003ac2:	f7ff fed7 	bl	8003874 <LL_ADC_IsEnabled>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	431c      	orrs	r4, r3
 8003aca:	486c      	ldr	r0, [pc, #432]	@ (8003c7c <HAL_ADC_Init+0x2f8>)
 8003acc:	f7ff fed2 	bl	8003874 <LL_ADC_IsEnabled>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	4323      	orrs	r3, r4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bf0c      	ite	eq
 8003ad8:	2301      	moveq	r3, #1
 8003ada:	2300      	movne	r3, #0
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d012      	beq.n	8003b08 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003aea:	d004      	beq.n	8003af6 <HAL_ADC_Init+0x172>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a5f      	ldr	r2, [pc, #380]	@ (8003c70 <HAL_ADC_Init+0x2ec>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_Init+0x176>
 8003af6:	4a62      	ldr	r2, [pc, #392]	@ (8003c80 <HAL_ADC_Init+0x2fc>)
 8003af8:	e000      	b.n	8003afc <HAL_ADC_Init+0x178>
 8003afa:	4a62      	ldr	r2, [pc, #392]	@ (8003c84 <HAL_ADC_Init+0x300>)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	4619      	mov	r1, r3
 8003b02:	4610      	mov	r0, r2
 8003b04:	f7ff fcd2 	bl	80034ac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	7f5b      	ldrb	r3, [r3, #29]
 8003b0c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b12:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003b18:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003b1e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b26:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d106      	bne.n	8003b44 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	045b      	lsls	r3, r3, #17
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d009      	beq.n	8003b60 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b50:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b58:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	68da      	ldr	r2, [r3, #12]
 8003b66:	4b48      	ldr	r3, [pc, #288]	@ (8003c88 <HAL_ADC_Init+0x304>)
 8003b68:	4013      	ands	r3, r2
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	69b9      	ldr	r1, [r7, #24]
 8003b70:	430b      	orrs	r3, r1
 8003b72:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fee5 	bl	800395e <LL_ADC_INJ_IsConversionOngoing>
 8003b94:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d17f      	bne.n	8003c9c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d17c      	bne.n	8003c9c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ba6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003bae:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bbe:	f023 0302 	bic.w	r3, r3, #2
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6812      	ldr	r2, [r2, #0]
 8003bc6:	69b9      	ldr	r1, [r7, #24]
 8003bc8:	430b      	orrs	r3, r1
 8003bca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d017      	beq.n	8003c04 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	691a      	ldr	r2, [r3, #16]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003be2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003bec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003bf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	6911      	ldr	r1, [r2, #16]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003c02:	e013      	b.n	8003c2c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691a      	ldr	r2, [r3, #16]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003c12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6812      	ldr	r2, [r2, #0]
 8003c20:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003c24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c28:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d12a      	bne.n	8003c8c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003c40:	f023 0304 	bic.w	r3, r3, #4
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003c4c:	4311      	orrs	r1, r2
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003c52:	4311      	orrs	r1, r2
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f042 0201 	orr.w	r2, r2, #1
 8003c64:	611a      	str	r2, [r3, #16]
 8003c66:	e019      	b.n	8003c9c <HAL_ADC_Init+0x318>
 8003c68:	2000000c 	.word	0x2000000c
 8003c6c:	053e2d63 	.word	0x053e2d63
 8003c70:	50000100 	.word	0x50000100
 8003c74:	50000400 	.word	0x50000400
 8003c78:	50000500 	.word	0x50000500
 8003c7c:	50000600 	.word	0x50000600
 8003c80:	50000300 	.word	0x50000300
 8003c84:	50000700 	.word	0x50000700
 8003c88:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	691a      	ldr	r2, [r3, #16]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0201 	bic.w	r2, r2, #1
 8003c9a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d10c      	bne.n	8003cbe <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003caa:	f023 010f 	bic.w	r1, r3, #15
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	1e5a      	subs	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cbc:	e007      	b.n	8003cce <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 020f 	bic.w	r2, r2, #15
 8003ccc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd2:	f023 0303 	bic.w	r3, r3, #3
 8003cd6:	f043 0201 	orr.w	r2, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cde:	e007      	b.n	8003cf0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce4:	f043 0210 	orr.w	r2, r3, #16
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cf0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3724      	adds	r7, #36	@ 0x24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd90      	pop	{r4, r7, pc}
 8003cfa:	bf00      	nop

08003cfc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d10:	d004      	beq.n	8003d1c <HAL_ADC_Start_DMA+0x20>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a5a      	ldr	r2, [pc, #360]	@ (8003e80 <HAL_ADC_Start_DMA+0x184>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d101      	bne.n	8003d20 <HAL_ADC_Start_DMA+0x24>
 8003d1c:	4b59      	ldr	r3, [pc, #356]	@ (8003e84 <HAL_ADC_Start_DMA+0x188>)
 8003d1e:	e000      	b.n	8003d22 <HAL_ADC_Start_DMA+0x26>
 8003d20:	4b59      	ldr	r3, [pc, #356]	@ (8003e88 <HAL_ADC_Start_DMA+0x18c>)
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff fd22 	bl	800376c <LL_ADC_GetMultimode>
 8003d28:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7ff fdee 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f040 809b 	bne.w	8003e72 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d101      	bne.n	8003d4a <HAL_ADC_Start_DMA+0x4e>
 8003d46:	2302      	movs	r3, #2
 8003d48:	e096      	b.n	8003e78 <HAL_ADC_Start_DMA+0x17c>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a4d      	ldr	r2, [pc, #308]	@ (8003e8c <HAL_ADC_Start_DMA+0x190>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d008      	beq.n	8003d6e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b05      	cmp	r3, #5
 8003d66:	d002      	beq.n	8003d6e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	2b09      	cmp	r3, #9
 8003d6c:	d17a      	bne.n	8003e64 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 fe14 	bl	800499c <ADC_Enable>
 8003d74:	4603      	mov	r3, r0
 8003d76:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003d78:	7dfb      	ldrb	r3, [r7, #23]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d16d      	bne.n	8003e5a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d86:	f023 0301 	bic.w	r3, r3, #1
 8003d8a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a3a      	ldr	r2, [pc, #232]	@ (8003e80 <HAL_ADC_Start_DMA+0x184>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d009      	beq.n	8003db0 <HAL_ADC_Start_DMA+0xb4>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a3b      	ldr	r2, [pc, #236]	@ (8003e90 <HAL_ADC_Start_DMA+0x194>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d002      	beq.n	8003dac <HAL_ADC_Start_DMA+0xb0>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	e003      	b.n	8003db4 <HAL_ADC_Start_DMA+0xb8>
 8003dac:	4b39      	ldr	r3, [pc, #228]	@ (8003e94 <HAL_ADC_Start_DMA+0x198>)
 8003dae:	e001      	b.n	8003db4 <HAL_ADC_Start_DMA+0xb8>
 8003db0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d002      	beq.n	8003dc2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d105      	bne.n	8003dce <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d006      	beq.n	8003de8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dde:	f023 0206 	bic.w	r2, r3, #6
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	661a      	str	r2, [r3, #96]	@ 0x60
 8003de6:	e002      	b.n	8003dee <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df2:	4a29      	ldr	r2, [pc, #164]	@ (8003e98 <HAL_ADC_Start_DMA+0x19c>)
 8003df4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfa:	4a28      	ldr	r2, [pc, #160]	@ (8003e9c <HAL_ADC_Start_DMA+0x1a0>)
 8003dfc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e02:	4a27      	ldr	r2, [pc, #156]	@ (8003ea0 <HAL_ADC_Start_DMA+0x1a4>)
 8003e04:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	221c      	movs	r2, #28
 8003e0c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f042 0210 	orr.w	r2, r2, #16
 8003e24:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68da      	ldr	r2, [r3, #12]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 0201 	orr.w	r2, r2, #1
 8003e34:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	3340      	adds	r3, #64	@ 0x40
 8003e40:	4619      	mov	r1, r3
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f001 fa19 	bl	800527c <HAL_DMA_Start_IT>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff fd34 	bl	80038c0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003e58:	e00d      	b.n	8003e76 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003e62:	e008      	b.n	8003e76 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003e70:	e001      	b.n	8003e76 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003e72:	2302      	movs	r3, #2
 8003e74:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	50000100 	.word	0x50000100
 8003e84:	50000300 	.word	0x50000300
 8003e88:	50000700 	.word	0x50000700
 8003e8c:	50000600 	.word	0x50000600
 8003e90:	50000500 	.word	0x50000500
 8003e94:	50000400 	.word	0x50000400
 8003e98:	08004b87 	.word	0x08004b87
 8003e9c:	08004c5f 	.word	0x08004c5f
 8003ea0:	08004c7b 	.word	0x08004c7b

08003ea4 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_Stop_DMA+0x16>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e051      	b.n	8003f5e <HAL_ADC_Stop_DMA+0xba>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003ec2:	2103      	movs	r1, #3
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 fcad 	bl	8004824 <ADC_ConversionStop>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d13f      	bne.n	8003f54 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d10f      	bne.n	8003f12 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f001 fa3b 	bl	8005372 <HAL_DMA_Abort>
 8003efc:	4603      	mov	r3, r0
 8003efe:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0210 	bic.w	r2, r2, #16
 8003f20:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d105      	bne.n	8003f34 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 fdcd 	bl	8004ac8 <ADC_Disable>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	73fb      	strb	r3, [r7, #15]
 8003f32:	e002      	b.n	8003f3a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 fdc7 	bl	8004ac8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f44:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f48:	f023 0301 	bic.w	r3, r3, #1
 8003f4c:	f043 0201 	orr.w	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003f6e:	bf00      	nop
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b083      	sub	sp, #12
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
	...

08003fa4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b0b6      	sub	sp, #216	@ 0xd8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d102      	bne.n	8003fc8 <HAL_ADC_ConfigChannel+0x24>
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	f000 bc13 	b.w	80047ee <HAL_ADC_ConfigChannel+0x84a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff fc9b 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f040 83f3 	bne.w	80047c8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	6859      	ldr	r1, [r3, #4]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	f7ff fb41 	bl	8003676 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff fc89 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 8003ffe:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff fca9 	bl	800395e <LL_ADC_INJ_IsConversionOngoing>
 800400c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004010:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004014:	2b00      	cmp	r3, #0
 8004016:	f040 81d9 	bne.w	80043cc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800401a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800401e:	2b00      	cmp	r3, #0
 8004020:	f040 81d4 	bne.w	80043cc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800402c:	d10f      	bne.n	800404e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2200      	movs	r2, #0
 8004038:	4619      	mov	r1, r3
 800403a:	f7ff fb48 	bl	80036ce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff faef 	bl	800362a <LL_ADC_SetSamplingTimeCommonConfig>
 800404c:	e00e      	b.n	800406c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6818      	ldr	r0, [r3, #0]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	6819      	ldr	r1, [r3, #0]
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	461a      	mov	r2, r3
 800405c:	f7ff fb37 	bl	80036ce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2100      	movs	r1, #0
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff fadf 	bl	800362a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	08db      	lsrs	r3, r3, #3
 8004078:	f003 0303 	and.w	r3, r3, #3
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	fa02 f303 	lsl.w	r3, r2, r3
 8004082:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	2b04      	cmp	r3, #4
 800408c:	d022      	beq.n	80040d4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6818      	ldr	r0, [r3, #0]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	6919      	ldr	r1, [r3, #16]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800409e:	f7ff fa39 	bl	8003514 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6818      	ldr	r0, [r3, #0]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	6919      	ldr	r1, [r3, #16]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	461a      	mov	r2, r3
 80040b0:	f7ff fa85 	bl	80035be <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6818      	ldr	r0, [r3, #0]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d102      	bne.n	80040ca <HAL_ADC_ConfigChannel+0x126>
 80040c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040c8:	e000      	b.n	80040cc <HAL_ADC_ConfigChannel+0x128>
 80040ca:	2300      	movs	r3, #0
 80040cc:	461a      	mov	r2, r3
 80040ce:	f7ff fa91 	bl	80035f4 <LL_ADC_SetOffsetSaturation>
 80040d2:	e17b      	b.n	80043cc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2100      	movs	r1, #0
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fa3e 	bl	800355c <LL_ADC_GetOffsetChannel>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10a      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x15c>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2100      	movs	r1, #0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff fa33 	bl	800355c <LL_ADC_GetOffsetChannel>
 80040f6:	4603      	mov	r3, r0
 80040f8:	0e9b      	lsrs	r3, r3, #26
 80040fa:	f003 021f 	and.w	r2, r3, #31
 80040fe:	e01e      	b.n	800413e <HAL_ADC_ConfigChannel+0x19a>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2100      	movs	r1, #0
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff fa28 	bl	800355c <LL_ADC_GetOffsetChannel>
 800410c:	4603      	mov	r3, r0
 800410e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004112:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004116:	fa93 f3a3 	rbit	r3, r3
 800411a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800411e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004122:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004126:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800412e:	2320      	movs	r3, #32
 8004130:	e004      	b.n	800413c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004132:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004136:	fab3 f383 	clz	r3, r3
 800413a:	b2db      	uxtb	r3, r3
 800413c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <HAL_ADC_ConfigChannel+0x1b2>
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	0e9b      	lsrs	r3, r3, #26
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	e018      	b.n	8004188 <HAL_ADC_ConfigChannel+0x1e4>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004162:	fa93 f3a3 	rbit	r3, r3
 8004166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800416a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800416e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004172:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800417a:	2320      	movs	r3, #32
 800417c:	e004      	b.n	8004188 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800417e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004188:	429a      	cmp	r2, r3
 800418a:	d106      	bne.n	800419a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2200      	movs	r2, #0
 8004192:	2100      	movs	r1, #0
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff f9f7 	bl	8003588 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2101      	movs	r1, #1
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff f9db 	bl	800355c <LL_ADC_GetOffsetChannel>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10a      	bne.n	80041c6 <HAL_ADC_ConfigChannel+0x222>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2101      	movs	r1, #1
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff f9d0 	bl	800355c <LL_ADC_GetOffsetChannel>
 80041bc:	4603      	mov	r3, r0
 80041be:	0e9b      	lsrs	r3, r3, #26
 80041c0:	f003 021f 	and.w	r2, r3, #31
 80041c4:	e01e      	b.n	8004204 <HAL_ADC_ConfigChannel+0x260>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2101      	movs	r1, #1
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff f9c5 	bl	800355c <LL_ADC_GetOffsetChannel>
 80041d2:	4603      	mov	r3, r0
 80041d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80041dc:	fa93 f3a3 	rbit	r3, r3
 80041e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80041e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80041ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d101      	bne.n	80041f8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80041f4:	2320      	movs	r3, #32
 80041f6:	e004      	b.n	8004202 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80041f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041fc:	fab3 f383 	clz	r3, r3
 8004200:	b2db      	uxtb	r3, r3
 8004202:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420c:	2b00      	cmp	r3, #0
 800420e:	d105      	bne.n	800421c <HAL_ADC_ConfigChannel+0x278>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	0e9b      	lsrs	r3, r3, #26
 8004216:	f003 031f 	and.w	r3, r3, #31
 800421a:	e018      	b.n	800424e <HAL_ADC_ConfigChannel+0x2aa>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004224:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004228:	fa93 f3a3 	rbit	r3, r3
 800422c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004230:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004234:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004238:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004240:	2320      	movs	r3, #32
 8004242:	e004      	b.n	800424e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004244:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004248:	fab3 f383 	clz	r3, r3
 800424c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800424e:	429a      	cmp	r2, r3
 8004250:	d106      	bne.n	8004260 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2200      	movs	r2, #0
 8004258:	2101      	movs	r1, #1
 800425a:	4618      	mov	r0, r3
 800425c:	f7ff f994 	bl	8003588 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2102      	movs	r1, #2
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff f978 	bl	800355c <LL_ADC_GetOffsetChannel>
 800426c:	4603      	mov	r3, r0
 800426e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10a      	bne.n	800428c <HAL_ADC_ConfigChannel+0x2e8>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2102      	movs	r1, #2
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff f96d 	bl	800355c <LL_ADC_GetOffsetChannel>
 8004282:	4603      	mov	r3, r0
 8004284:	0e9b      	lsrs	r3, r3, #26
 8004286:	f003 021f 	and.w	r2, r3, #31
 800428a:	e01e      	b.n	80042ca <HAL_ADC_ConfigChannel+0x326>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2102      	movs	r1, #2
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff f962 	bl	800355c <LL_ADC_GetOffsetChannel>
 8004298:	4603      	mov	r3, r0
 800429a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042a2:	fa93 f3a3 	rbit	r3, r3
 80042a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80042aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80042b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80042ba:	2320      	movs	r3, #32
 80042bc:	e004      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80042be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042c2:	fab3 f383 	clz	r3, r3
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x33e>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	0e9b      	lsrs	r3, r3, #26
 80042dc:	f003 031f 	and.w	r3, r3, #31
 80042e0:	e016      	b.n	8004310 <HAL_ADC_ConfigChannel+0x36c>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042ee:	fa93 f3a3 	rbit	r3, r3
 80042f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80042f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80042f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80042fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004302:	2320      	movs	r3, #32
 8004304:	e004      	b.n	8004310 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004306:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004310:	429a      	cmp	r2, r3
 8004312:	d106      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2200      	movs	r2, #0
 800431a:	2102      	movs	r1, #2
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff f933 	bl	8003588 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2103      	movs	r1, #3
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff f917 	bl	800355c <LL_ADC_GetOffsetChannel>
 800432e:	4603      	mov	r3, r0
 8004330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004334:	2b00      	cmp	r3, #0
 8004336:	d10a      	bne.n	800434e <HAL_ADC_ConfigChannel+0x3aa>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2103      	movs	r1, #3
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff f90c 	bl	800355c <LL_ADC_GetOffsetChannel>
 8004344:	4603      	mov	r3, r0
 8004346:	0e9b      	lsrs	r3, r3, #26
 8004348:	f003 021f 	and.w	r2, r3, #31
 800434c:	e017      	b.n	800437e <HAL_ADC_ConfigChannel+0x3da>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2103      	movs	r1, #3
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff f901 	bl	800355c <LL_ADC_GetOffsetChannel>
 800435a:	4603      	mov	r3, r0
 800435c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004360:	fa93 f3a3 	rbit	r3, r3
 8004364:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004368:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800436a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800436c:	2b00      	cmp	r3, #0
 800436e:	d101      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004370:	2320      	movs	r3, #32
 8004372:	e003      	b.n	800437c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004374:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004376:	fab3 f383 	clz	r3, r3
 800437a:	b2db      	uxtb	r3, r3
 800437c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004386:	2b00      	cmp	r3, #0
 8004388:	d105      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x3f2>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	0e9b      	lsrs	r3, r3, #26
 8004390:	f003 031f 	and.w	r3, r3, #31
 8004394:	e011      	b.n	80043ba <HAL_ADC_ConfigChannel+0x416>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800439e:	fa93 f3a3 	rbit	r3, r3
 80043a2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80043a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80043a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80043ae:	2320      	movs	r3, #32
 80043b0:	e003      	b.n	80043ba <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80043b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043b4:	fab3 f383 	clz	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d106      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	2103      	movs	r1, #3
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff f8de 	bl	8003588 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fa4f 	bl	8003874 <LL_ADC_IsEnabled>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f040 813d 	bne.w	8004658 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6819      	ldr	r1, [r3, #0]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f7ff f99a 	bl	8003724 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	4aa2      	ldr	r2, [pc, #648]	@ (8004680 <HAL_ADC_ConfigChannel+0x6dc>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	f040 812e 	bne.w	8004658 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10b      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x480>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	0e9b      	lsrs	r3, r3, #26
 8004412:	3301      	adds	r3, #1
 8004414:	f003 031f 	and.w	r3, r3, #31
 8004418:	2b09      	cmp	r3, #9
 800441a:	bf94      	ite	ls
 800441c:	2301      	movls	r3, #1
 800441e:	2300      	movhi	r3, #0
 8004420:	b2db      	uxtb	r3, r3
 8004422:	e019      	b.n	8004458 <HAL_ADC_ConfigChannel+0x4b4>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800442c:	fa93 f3a3 	rbit	r3, r3
 8004430:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004432:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004434:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004436:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800443c:	2320      	movs	r3, #32
 800443e:	e003      	b.n	8004448 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004440:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004442:	fab3 f383 	clz	r3, r3
 8004446:	b2db      	uxtb	r3, r3
 8004448:	3301      	adds	r3, #1
 800444a:	f003 031f 	and.w	r3, r3, #31
 800444e:	2b09      	cmp	r3, #9
 8004450:	bf94      	ite	ls
 8004452:	2301      	movls	r3, #1
 8004454:	2300      	movhi	r3, #0
 8004456:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004458:	2b00      	cmp	r3, #0
 800445a:	d079      	beq.n	8004550 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004464:	2b00      	cmp	r3, #0
 8004466:	d107      	bne.n	8004478 <HAL_ADC_ConfigChannel+0x4d4>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	0e9b      	lsrs	r3, r3, #26
 800446e:	3301      	adds	r3, #1
 8004470:	069b      	lsls	r3, r3, #26
 8004472:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004476:	e015      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x500>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004480:	fa93 f3a3 	rbit	r3, r3
 8004484:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004488:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800448a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800448c:	2b00      	cmp	r3, #0
 800448e:	d101      	bne.n	8004494 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004490:	2320      	movs	r3, #32
 8004492:	e003      	b.n	800449c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004496:	fab3 f383 	clz	r3, r3
 800449a:	b2db      	uxtb	r3, r3
 800449c:	3301      	adds	r3, #1
 800449e:	069b      	lsls	r3, r3, #26
 80044a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d109      	bne.n	80044c4 <HAL_ADC_ConfigChannel+0x520>
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	0e9b      	lsrs	r3, r3, #26
 80044b6:	3301      	adds	r3, #1
 80044b8:	f003 031f 	and.w	r3, r3, #31
 80044bc:	2101      	movs	r1, #1
 80044be:	fa01 f303 	lsl.w	r3, r1, r3
 80044c2:	e017      	b.n	80044f4 <HAL_ADC_ConfigChannel+0x550>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044cc:	fa93 f3a3 	rbit	r3, r3
 80044d0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80044d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80044d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80044dc:	2320      	movs	r3, #32
 80044de:	e003      	b.n	80044e8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80044e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e2:	fab3 f383 	clz	r3, r3
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	3301      	adds	r3, #1
 80044ea:	f003 031f 	and.w	r3, r3, #31
 80044ee:	2101      	movs	r1, #1
 80044f0:	fa01 f303 	lsl.w	r3, r1, r3
 80044f4:	ea42 0103 	orr.w	r1, r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10a      	bne.n	800451a <HAL_ADC_ConfigChannel+0x576>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	0e9b      	lsrs	r3, r3, #26
 800450a:	3301      	adds	r3, #1
 800450c:	f003 021f 	and.w	r2, r3, #31
 8004510:	4613      	mov	r3, r2
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	4413      	add	r3, r2
 8004516:	051b      	lsls	r3, r3, #20
 8004518:	e018      	b.n	800454c <HAL_ADC_ConfigChannel+0x5a8>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004522:	fa93 f3a3 	rbit	r3, r3
 8004526:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800452a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800452c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004532:	2320      	movs	r3, #32
 8004534:	e003      	b.n	800453e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004538:	fab3 f383 	clz	r3, r3
 800453c:	b2db      	uxtb	r3, r3
 800453e:	3301      	adds	r3, #1
 8004540:	f003 021f 	and.w	r2, r3, #31
 8004544:	4613      	mov	r3, r2
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	4413      	add	r3, r2
 800454a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800454c:	430b      	orrs	r3, r1
 800454e:	e07e      	b.n	800464e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004558:	2b00      	cmp	r3, #0
 800455a:	d107      	bne.n	800456c <HAL_ADC_ConfigChannel+0x5c8>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	0e9b      	lsrs	r3, r3, #26
 8004562:	3301      	adds	r3, #1
 8004564:	069b      	lsls	r3, r3, #26
 8004566:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800456a:	e015      	b.n	8004598 <HAL_ADC_ConfigChannel+0x5f4>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004574:	fa93 f3a3 	rbit	r3, r3
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800457a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800457c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800457e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004584:	2320      	movs	r3, #32
 8004586:	e003      	b.n	8004590 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800458a:	fab3 f383 	clz	r3, r3
 800458e:	b2db      	uxtb	r3, r3
 8004590:	3301      	adds	r3, #1
 8004592:	069b      	lsls	r3, r3, #26
 8004594:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d109      	bne.n	80045b8 <HAL_ADC_ConfigChannel+0x614>
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	0e9b      	lsrs	r3, r3, #26
 80045aa:	3301      	adds	r3, #1
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	2101      	movs	r1, #1
 80045b2:	fa01 f303 	lsl.w	r3, r1, r3
 80045b6:	e017      	b.n	80045e8 <HAL_ADC_ConfigChannel+0x644>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045be:	6a3b      	ldr	r3, [r7, #32]
 80045c0:	fa93 f3a3 	rbit	r3, r3
 80045c4:	61fb      	str	r3, [r7, #28]
  return result;
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80045d0:	2320      	movs	r3, #32
 80045d2:	e003      	b.n	80045dc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80045d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d6:	fab3 f383 	clz	r3, r3
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	f003 031f 	and.w	r3, r3, #31
 80045e2:	2101      	movs	r1, #1
 80045e4:	fa01 f303 	lsl.w	r3, r1, r3
 80045e8:	ea42 0103 	orr.w	r1, r2, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d10d      	bne.n	8004614 <HAL_ADC_ConfigChannel+0x670>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	0e9b      	lsrs	r3, r3, #26
 80045fe:	3301      	adds	r3, #1
 8004600:	f003 021f 	and.w	r2, r3, #31
 8004604:	4613      	mov	r3, r2
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	4413      	add	r3, r2
 800460a:	3b1e      	subs	r3, #30
 800460c:	051b      	lsls	r3, r3, #20
 800460e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004612:	e01b      	b.n	800464c <HAL_ADC_ConfigChannel+0x6a8>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	fa93 f3a3 	rbit	r3, r3
 8004620:	613b      	str	r3, [r7, #16]
  return result;
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800462c:	2320      	movs	r3, #32
 800462e:	e003      	b.n	8004638 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	fab3 f383 	clz	r3, r3
 8004636:	b2db      	uxtb	r3, r3
 8004638:	3301      	adds	r3, #1
 800463a:	f003 021f 	and.w	r2, r3, #31
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	3b1e      	subs	r3, #30
 8004646:	051b      	lsls	r3, r3, #20
 8004648:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800464c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004652:	4619      	mov	r1, r3
 8004654:	f7ff f83b 	bl	80036ce <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	4b09      	ldr	r3, [pc, #36]	@ (8004684 <HAL_ADC_ConfigChannel+0x6e0>)
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 80be 	beq.w	80047e2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800466e:	d004      	beq.n	800467a <HAL_ADC_ConfigChannel+0x6d6>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a04      	ldr	r2, [pc, #16]	@ (8004688 <HAL_ADC_ConfigChannel+0x6e4>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d10a      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x6ec>
 800467a:	4b04      	ldr	r3, [pc, #16]	@ (800468c <HAL_ADC_ConfigChannel+0x6e8>)
 800467c:	e009      	b.n	8004692 <HAL_ADC_ConfigChannel+0x6ee>
 800467e:	bf00      	nop
 8004680:	407f0000 	.word	0x407f0000
 8004684:	80080000 	.word	0x80080000
 8004688:	50000100 	.word	0x50000100
 800468c:	50000300 	.word	0x50000300
 8004690:	4b59      	ldr	r3, [pc, #356]	@ (80047f8 <HAL_ADC_ConfigChannel+0x854>)
 8004692:	4618      	mov	r0, r3
 8004694:	f7fe ff30 	bl	80034f8 <LL_ADC_GetCommonPathInternalCh>
 8004698:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a56      	ldr	r2, [pc, #344]	@ (80047fc <HAL_ADC_ConfigChannel+0x858>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d004      	beq.n	80046b0 <HAL_ADC_ConfigChannel+0x70c>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a55      	ldr	r2, [pc, #340]	@ (8004800 <HAL_ADC_ConfigChannel+0x85c>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d13a      	bne.n	8004726 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d134      	bne.n	8004726 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046c4:	d005      	beq.n	80046d2 <HAL_ADC_ConfigChannel+0x72e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a4e      	ldr	r2, [pc, #312]	@ (8004804 <HAL_ADC_ConfigChannel+0x860>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	f040 8085 	bne.w	80047dc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046da:	d004      	beq.n	80046e6 <HAL_ADC_ConfigChannel+0x742>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a49      	ldr	r2, [pc, #292]	@ (8004808 <HAL_ADC_ConfigChannel+0x864>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d101      	bne.n	80046ea <HAL_ADC_ConfigChannel+0x746>
 80046e6:	4a49      	ldr	r2, [pc, #292]	@ (800480c <HAL_ADC_ConfigChannel+0x868>)
 80046e8:	e000      	b.n	80046ec <HAL_ADC_ConfigChannel+0x748>
 80046ea:	4a43      	ldr	r2, [pc, #268]	@ (80047f8 <HAL_ADC_ConfigChannel+0x854>)
 80046ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046f4:	4619      	mov	r1, r3
 80046f6:	4610      	mov	r0, r2
 80046f8:	f7fe feeb 	bl	80034d2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046fc:	4b44      	ldr	r3, [pc, #272]	@ (8004810 <HAL_ADC_ConfigChannel+0x86c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	099b      	lsrs	r3, r3, #6
 8004702:	4a44      	ldr	r2, [pc, #272]	@ (8004814 <HAL_ADC_ConfigChannel+0x870>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	099b      	lsrs	r3, r3, #6
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	4613      	mov	r3, r2
 800470e:	005b      	lsls	r3, r3, #1
 8004710:	4413      	add	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004716:	e002      	b.n	800471e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	3b01      	subs	r3, #1
 800471c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1f9      	bne.n	8004718 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004724:	e05a      	b.n	80047dc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a3b      	ldr	r2, [pc, #236]	@ (8004818 <HAL_ADC_ConfigChannel+0x874>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d125      	bne.n	800477c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004730:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004734:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d11f      	bne.n	800477c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a31      	ldr	r2, [pc, #196]	@ (8004808 <HAL_ADC_ConfigChannel+0x864>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d104      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x7ac>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a34      	ldr	r2, [pc, #208]	@ (800481c <HAL_ADC_ConfigChannel+0x878>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d047      	beq.n	80047e0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004758:	d004      	beq.n	8004764 <HAL_ADC_ConfigChannel+0x7c0>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a2a      	ldr	r2, [pc, #168]	@ (8004808 <HAL_ADC_ConfigChannel+0x864>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d101      	bne.n	8004768 <HAL_ADC_ConfigChannel+0x7c4>
 8004764:	4a29      	ldr	r2, [pc, #164]	@ (800480c <HAL_ADC_ConfigChannel+0x868>)
 8004766:	e000      	b.n	800476a <HAL_ADC_ConfigChannel+0x7c6>
 8004768:	4a23      	ldr	r2, [pc, #140]	@ (80047f8 <HAL_ADC_ConfigChannel+0x854>)
 800476a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800476e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f7fe feac 	bl	80034d2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800477a:	e031      	b.n	80047e0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a27      	ldr	r2, [pc, #156]	@ (8004820 <HAL_ADC_ConfigChannel+0x87c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d12d      	bne.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800478a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d127      	bne.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a1c      	ldr	r2, [pc, #112]	@ (8004808 <HAL_ADC_ConfigChannel+0x864>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d022      	beq.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047a4:	d004      	beq.n	80047b0 <HAL_ADC_ConfigChannel+0x80c>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a17      	ldr	r2, [pc, #92]	@ (8004808 <HAL_ADC_ConfigChannel+0x864>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d101      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0x810>
 80047b0:	4a16      	ldr	r2, [pc, #88]	@ (800480c <HAL_ADC_ConfigChannel+0x868>)
 80047b2:	e000      	b.n	80047b6 <HAL_ADC_ConfigChannel+0x812>
 80047b4:	4a10      	ldr	r2, [pc, #64]	@ (80047f8 <HAL_ADC_ConfigChannel+0x854>)
 80047b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80047be:	4619      	mov	r1, r3
 80047c0:	4610      	mov	r0, r2
 80047c2:	f7fe fe86 	bl	80034d2 <LL_ADC_SetCommonPathInternalCh>
 80047c6:	e00c      	b.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047cc:	f043 0220 	orr.w	r2, r3, #32
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80047da:	e002      	b.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047dc:	bf00      	nop
 80047de:	e000      	b.n	80047e2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80047ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	37d8      	adds	r7, #216	@ 0xd8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	50000700 	.word	0x50000700
 80047fc:	c3210000 	.word	0xc3210000
 8004800:	90c00010 	.word	0x90c00010
 8004804:	50000600 	.word	0x50000600
 8004808:	50000100 	.word	0x50000100
 800480c:	50000300 	.word	0x50000300
 8004810:	2000000c 	.word	0x2000000c
 8004814:	053e2d63 	.word	0x053e2d63
 8004818:	c7520000 	.word	0xc7520000
 800481c:	50000500 	.word	0x50000500
 8004820:	cb840000 	.word	0xcb840000

08004824 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff f868 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 8004840:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f7ff f889 	bl	800395e <LL_ADC_INJ_IsConversionOngoing>
 800484c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d103      	bne.n	800485c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8098 	beq.w	800498c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d02a      	beq.n	80048c0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	7f5b      	ldrb	r3, [r3, #29]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d126      	bne.n	80048c0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	7f1b      	ldrb	r3, [r3, #28]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d122      	bne.n	80048c0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800487a:	2301      	movs	r3, #1
 800487c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800487e:	e014      	b.n	80048aa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	4a45      	ldr	r2, [pc, #276]	@ (8004998 <ADC_ConversionStop+0x174>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d90d      	bls.n	80048a4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800488c:	f043 0210 	orr.w	r2, r3, #16
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004898:	f043 0201 	orr.w	r2, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e074      	b.n	800498e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	3301      	adds	r3, #1
 80048a8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b4:	2b40      	cmp	r3, #64	@ 0x40
 80048b6:	d1e3      	bne.n	8004880 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2240      	movs	r2, #64	@ 0x40
 80048be:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d014      	beq.n	80048f0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff f820 	bl	8003910 <LL_ADC_REG_IsConversionOngoing>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00c      	beq.n	80048f0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe ffdd 	bl	800389a <LL_ADC_IsDisableOngoing>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d104      	bne.n	80048f0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe fffc 	bl	80038e8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d014      	beq.n	8004920 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff f82f 	bl	800395e <LL_ADC_INJ_IsConversionOngoing>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00c      	beq.n	8004920 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe ffc5 	bl	800389a <LL_ADC_IsDisableOngoing>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d104      	bne.n	8004920 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff f80b 	bl	8003936 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d005      	beq.n	8004932 <ADC_ConversionStop+0x10e>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b03      	cmp	r3, #3
 800492a:	d105      	bne.n	8004938 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800492c:	230c      	movs	r3, #12
 800492e:	617b      	str	r3, [r7, #20]
        break;
 8004930:	e005      	b.n	800493e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004932:	2308      	movs	r3, #8
 8004934:	617b      	str	r3, [r7, #20]
        break;
 8004936:	e002      	b.n	800493e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004938:	2304      	movs	r3, #4
 800493a:	617b      	str	r3, [r7, #20]
        break;
 800493c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800493e:	f7fe fd87 	bl	8003450 <HAL_GetTick>
 8004942:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004944:	e01b      	b.n	800497e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004946:	f7fe fd83 	bl	8003450 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b05      	cmp	r3, #5
 8004952:	d914      	bls.n	800497e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689a      	ldr	r2, [r3, #8]
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	4013      	ands	r3, r2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00d      	beq.n	800497e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004966:	f043 0210 	orr.w	r2, r3, #16
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004972:	f043 0201 	orr.w	r2, r3, #1
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e007      	b.n	800498e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	4013      	ands	r3, r2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1dc      	bne.n	8004946 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3720      	adds	r7, #32
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	a33fffff 	.word	0xa33fffff

0800499c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fe ff61 	bl	8003874 <LL_ADC_IsEnabled>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d176      	bne.n	8004aa6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	4b3c      	ldr	r3, [pc, #240]	@ (8004ab0 <ADC_Enable+0x114>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00d      	beq.n	80049e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ca:	f043 0210 	orr.w	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d6:	f043 0201 	orr.w	r2, r3, #1
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e062      	b.n	8004aa8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fe ff1c 	bl	8003824 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049f4:	d004      	beq.n	8004a00 <ADC_Enable+0x64>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a2e      	ldr	r2, [pc, #184]	@ (8004ab4 <ADC_Enable+0x118>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d101      	bne.n	8004a04 <ADC_Enable+0x68>
 8004a00:	4b2d      	ldr	r3, [pc, #180]	@ (8004ab8 <ADC_Enable+0x11c>)
 8004a02:	e000      	b.n	8004a06 <ADC_Enable+0x6a>
 8004a04:	4b2d      	ldr	r3, [pc, #180]	@ (8004abc <ADC_Enable+0x120>)
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fe fd76 	bl	80034f8 <LL_ADC_GetCommonPathInternalCh>
 8004a0c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004a0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d013      	beq.n	8004a3e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a16:	4b2a      	ldr	r3, [pc, #168]	@ (8004ac0 <ADC_Enable+0x124>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	099b      	lsrs	r3, r3, #6
 8004a1c:	4a29      	ldr	r2, [pc, #164]	@ (8004ac4 <ADC_Enable+0x128>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	099b      	lsrs	r3, r3, #6
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	4613      	mov	r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a30:	e002      	b.n	8004a38 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f9      	bne.n	8004a32 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a3e:	f7fe fd07 	bl	8003450 <HAL_GetTick>
 8004a42:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a44:	e028      	b.n	8004a98 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fe ff12 	bl	8003874 <LL_ADC_IsEnabled>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d104      	bne.n	8004a60 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fe fee2 	bl	8003824 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a60:	f7fe fcf6 	bl	8003450 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d914      	bls.n	8004a98 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d00d      	beq.n	8004a98 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a80:	f043 0210 	orr.w	r2, r3, #16
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a8c:	f043 0201 	orr.w	r2, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e007      	b.n	8004aa8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d1cf      	bne.n	8004a46 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	8000003f 	.word	0x8000003f
 8004ab4:	50000100 	.word	0x50000100
 8004ab8:	50000300 	.word	0x50000300
 8004abc:	50000700 	.word	0x50000700
 8004ac0:	2000000c 	.word	0x2000000c
 8004ac4:	053e2d63 	.word	0x053e2d63

08004ac8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fe fee0 	bl	800389a <LL_ADC_IsDisableOngoing>
 8004ada:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7fe fec7 	bl	8003874 <LL_ADC_IsEnabled>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d047      	beq.n	8004b7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d144      	bne.n	8004b7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 030d 	and.w	r3, r3, #13
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d10c      	bne.n	8004b1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7fe fea1 	bl	800384c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2203      	movs	r2, #3
 8004b10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b12:	f7fe fc9d 	bl	8003450 <HAL_GetTick>
 8004b16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b18:	e029      	b.n	8004b6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b1e:	f043 0210 	orr.w	r2, r3, #16
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b2a:	f043 0201 	orr.w	r2, r3, #1
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e023      	b.n	8004b7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b36:	f7fe fc8b 	bl	8003450 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d914      	bls.n	8004b6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00d      	beq.n	8004b6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b56:	f043 0210 	orr.w	r2, r3, #16
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b62:	f043 0201 	orr.w	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e007      	b.n	8004b7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1dc      	bne.n	8004b36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b084      	sub	sp, #16
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d14b      	bne.n	8004c38 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d021      	beq.n	8004bfe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fe fd46 	bl	8003650 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d032      	beq.n	8004c30 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d12b      	bne.n	8004c30 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bdc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d11f      	bne.n	8004c30 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf4:	f043 0201 	orr.w	r2, r3, #1
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bfc:	e018      	b.n	8004c30 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d111      	bne.n	8004c30 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c28:	f043 0201 	orr.w	r2, r3, #1
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f7ff f998 	bl	8003f66 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c36:	e00e      	b.n	8004c56 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c3c:	f003 0310 	and.w	r3, r3, #16
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f7ff f9a2 	bl	8003f8e <HAL_ADC_ErrorCallback>
}
 8004c4a:	e004      	b.n	8004c56 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	4798      	blx	r3
}
 8004c56:	bf00      	nop
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b084      	sub	sp, #16
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff f984 	bl	8003f7a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c98:	f043 0204 	orr.w	r2, r3, #4
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff f974 	bl	8003f8e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <LL_ADC_IsEnabled>:
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <LL_ADC_IsEnabled+0x18>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <LL_ADC_IsEnabled+0x1a>
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <LL_ADC_REG_IsConversionOngoing>:
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 0304 	and.w	r3, r3, #4
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d101      	bne.n	8004cec <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004cfc:	b590      	push	{r4, r7, lr}
 8004cfe:	b0a1      	sub	sp, #132	@ 0x84
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e0e7      	b.n	8004eea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004d22:	2300      	movs	r3, #0
 8004d24:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004d26:	2300      	movs	r3, #0
 8004d28:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d32:	d102      	bne.n	8004d3a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004d34:	4b6f      	ldr	r3, [pc, #444]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	e009      	b.n	8004d4e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a6e      	ldr	r2, [pc, #440]	@ (8004ef8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d102      	bne.n	8004d4a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004d44:	4b6d      	ldr	r3, [pc, #436]	@ (8004efc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	e001      	b.n	8004d4e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d58:	f043 0220 	orr.w	r2, r3, #32
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e0be      	b.n	8004eea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff ffb0 	bl	8004cd4 <LL_ADC_REG_IsConversionOngoing>
 8004d74:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7ff ffaa 	bl	8004cd4 <LL_ADC_REG_IsConversionOngoing>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f040 80a0 	bne.w	8004ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004d88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f040 809c 	bne.w	8004ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d98:	d004      	beq.n	8004da4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a55      	ldr	r2, [pc, #340]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d101      	bne.n	8004da8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004da4:	4b56      	ldr	r3, [pc, #344]	@ (8004f00 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004da6:	e000      	b.n	8004daa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004da8:	4b56      	ldr	r3, [pc, #344]	@ (8004f04 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004daa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d04b      	beq.n	8004e4c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004db4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004dc6:	035b      	lsls	r3, r3, #13
 8004dc8:	430b      	orrs	r3, r1
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dd8:	d004      	beq.n	8004de4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a45      	ldr	r2, [pc, #276]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d10f      	bne.n	8004e04 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004de4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004de8:	f7ff ff61 	bl	8004cae <LL_ADC_IsEnabled>
 8004dec:	4604      	mov	r4, r0
 8004dee:	4841      	ldr	r0, [pc, #260]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004df0:	f7ff ff5d 	bl	8004cae <LL_ADC_IsEnabled>
 8004df4:	4603      	mov	r3, r0
 8004df6:	4323      	orrs	r3, r4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bf0c      	ite	eq
 8004dfc:	2301      	moveq	r3, #1
 8004dfe:	2300      	movne	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	e012      	b.n	8004e2a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004e04:	483c      	ldr	r0, [pc, #240]	@ (8004ef8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004e06:	f7ff ff52 	bl	8004cae <LL_ADC_IsEnabled>
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	483b      	ldr	r0, [pc, #236]	@ (8004efc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004e0e:	f7ff ff4e 	bl	8004cae <LL_ADC_IsEnabled>
 8004e12:	4603      	mov	r3, r0
 8004e14:	431c      	orrs	r4, r3
 8004e16:	483c      	ldr	r0, [pc, #240]	@ (8004f08 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004e18:	f7ff ff49 	bl	8004cae <LL_ADC_IsEnabled>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	4323      	orrs	r3, r4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	bf0c      	ite	eq
 8004e24:	2301      	moveq	r3, #1
 8004e26:	2300      	movne	r3, #0
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d056      	beq.n	8004edc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004e2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e36:	f023 030f 	bic.w	r3, r3, #15
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	6811      	ldr	r1, [r2, #0]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	6892      	ldr	r2, [r2, #8]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	431a      	orrs	r2, r3
 8004e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e48:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e4a:	e047      	b.n	8004edc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e56:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e60:	d004      	beq.n	8004e6c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a23      	ldr	r2, [pc, #140]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d10f      	bne.n	8004e8c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004e6c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e70:	f7ff ff1d 	bl	8004cae <LL_ADC_IsEnabled>
 8004e74:	4604      	mov	r4, r0
 8004e76:	481f      	ldr	r0, [pc, #124]	@ (8004ef4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e78:	f7ff ff19 	bl	8004cae <LL_ADC_IsEnabled>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	4323      	orrs	r3, r4
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	e012      	b.n	8004eb2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004e8c:	481a      	ldr	r0, [pc, #104]	@ (8004ef8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004e8e:	f7ff ff0e 	bl	8004cae <LL_ADC_IsEnabled>
 8004e92:	4604      	mov	r4, r0
 8004e94:	4819      	ldr	r0, [pc, #100]	@ (8004efc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004e96:	f7ff ff0a 	bl	8004cae <LL_ADC_IsEnabled>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	431c      	orrs	r4, r3
 8004e9e:	481a      	ldr	r0, [pc, #104]	@ (8004f08 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004ea0:	f7ff ff05 	bl	8004cae <LL_ADC_IsEnabled>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	4323      	orrs	r3, r4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d012      	beq.n	8004edc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004eb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004ebe:	f023 030f 	bic.w	r3, r3, #15
 8004ec2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004ec4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ec6:	e009      	b.n	8004edc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ecc:	f043 0220 	orr.w	r2, r3, #32
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004eda:	e000      	b.n	8004ede <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004edc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ee6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3784      	adds	r7, #132	@ 0x84
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd90      	pop	{r4, r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	50000100 	.word	0x50000100
 8004ef8:	50000400 	.word	0x50000400
 8004efc:	50000500 	.word	0x50000500
 8004f00:	50000300 	.word	0x50000300
 8004f04:	50000700 	.word	0x50000700
 8004f08:	50000600 	.word	0x50000600

08004f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f50 <__NVIC_SetPriorityGrouping+0x44>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f28:	4013      	ands	r3, r2
 8004f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f3e:	4a04      	ldr	r2, [pc, #16]	@ (8004f50 <__NVIC_SetPriorityGrouping+0x44>)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	60d3      	str	r3, [r2, #12]
}
 8004f44:	bf00      	nop
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	e000ed00 	.word	0xe000ed00

08004f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f58:	4b04      	ldr	r3, [pc, #16]	@ (8004f6c <__NVIC_GetPriorityGrouping+0x18>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	0a1b      	lsrs	r3, r3, #8
 8004f5e:	f003 0307 	and.w	r3, r3, #7
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	e000ed00 	.word	0xe000ed00

08004f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	db0b      	blt.n	8004f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	f003 021f 	and.w	r2, r3, #31
 8004f88:	4907      	ldr	r1, [pc, #28]	@ (8004fa8 <__NVIC_EnableIRQ+0x38>)
 8004f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8e:	095b      	lsrs	r3, r3, #5
 8004f90:	2001      	movs	r0, #1
 8004f92:	fa00 f202 	lsl.w	r2, r0, r2
 8004f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	e000e100 	.word	0xe000e100

08004fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	6039      	str	r1, [r7, #0]
 8004fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	db0a      	blt.n	8004fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	b2da      	uxtb	r2, r3
 8004fc4:	490c      	ldr	r1, [pc, #48]	@ (8004ff8 <__NVIC_SetPriority+0x4c>)
 8004fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fca:	0112      	lsls	r2, r2, #4
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	440b      	add	r3, r1
 8004fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fd4:	e00a      	b.n	8004fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	4908      	ldr	r1, [pc, #32]	@ (8004ffc <__NVIC_SetPriority+0x50>)
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	f003 030f 	and.w	r3, r3, #15
 8004fe2:	3b04      	subs	r3, #4
 8004fe4:	0112      	lsls	r2, r2, #4
 8004fe6:	b2d2      	uxtb	r2, r2
 8004fe8:	440b      	add	r3, r1
 8004fea:	761a      	strb	r2, [r3, #24]
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	e000e100 	.word	0xe000e100
 8004ffc:	e000ed00 	.word	0xe000ed00

08005000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005000:	b480      	push	{r7}
 8005002:	b089      	sub	sp, #36	@ 0x24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f003 0307 	and.w	r3, r3, #7
 8005012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	f1c3 0307 	rsb	r3, r3, #7
 800501a:	2b04      	cmp	r3, #4
 800501c:	bf28      	it	cs
 800501e:	2304      	movcs	r3, #4
 8005020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	3304      	adds	r3, #4
 8005026:	2b06      	cmp	r3, #6
 8005028:	d902      	bls.n	8005030 <NVIC_EncodePriority+0x30>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	3b03      	subs	r3, #3
 800502e:	e000      	b.n	8005032 <NVIC_EncodePriority+0x32>
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005034:	f04f 32ff 	mov.w	r2, #4294967295
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	43da      	mvns	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	401a      	ands	r2, r3
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005048:	f04f 31ff 	mov.w	r1, #4294967295
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	fa01 f303 	lsl.w	r3, r1, r3
 8005052:	43d9      	mvns	r1, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005058:	4313      	orrs	r3, r2
         );
}
 800505a:	4618      	mov	r0, r3
 800505c:	3724      	adds	r7, #36	@ 0x24
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
	...

08005068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	3b01      	subs	r3, #1
 8005074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005078:	d301      	bcc.n	800507e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800507a:	2301      	movs	r3, #1
 800507c:	e00f      	b.n	800509e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800507e:	4a0a      	ldr	r2, [pc, #40]	@ (80050a8 <SysTick_Config+0x40>)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3b01      	subs	r3, #1
 8005084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005086:	210f      	movs	r1, #15
 8005088:	f04f 30ff 	mov.w	r0, #4294967295
 800508c:	f7ff ff8e 	bl	8004fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005090:	4b05      	ldr	r3, [pc, #20]	@ (80050a8 <SysTick_Config+0x40>)
 8005092:	2200      	movs	r2, #0
 8005094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005096:	4b04      	ldr	r3, [pc, #16]	@ (80050a8 <SysTick_Config+0x40>)
 8005098:	2207      	movs	r2, #7
 800509a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	e000e010 	.word	0xe000e010

080050ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff ff29 	bl	8004f0c <__NVIC_SetPriorityGrouping>
}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b086      	sub	sp, #24
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	4603      	mov	r3, r0
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
 80050ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80050d0:	f7ff ff40 	bl	8004f54 <__NVIC_GetPriorityGrouping>
 80050d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff90 	bl	8005000 <NVIC_EncodePriority>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e6:	4611      	mov	r1, r2
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff ff5f 	bl	8004fac <__NVIC_SetPriority>
}
 80050ee:	bf00      	nop
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	4603      	mov	r3, r0
 80050fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff ff33 	bl	8004f70 <__NVIC_EnableIRQ>
}
 800510a:	bf00      	nop
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff ffa4 	bl	8005068 <SysTick_Config>
 8005120:	4603      	mov	r3, r0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e08d      	b.n	800525a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	461a      	mov	r2, r3
 8005144:	4b47      	ldr	r3, [pc, #284]	@ (8005264 <HAL_DMA_Init+0x138>)
 8005146:	429a      	cmp	r2, r3
 8005148:	d80f      	bhi.n	800516a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	461a      	mov	r2, r3
 8005150:	4b45      	ldr	r3, [pc, #276]	@ (8005268 <HAL_DMA_Init+0x13c>)
 8005152:	4413      	add	r3, r2
 8005154:	4a45      	ldr	r2, [pc, #276]	@ (800526c <HAL_DMA_Init+0x140>)
 8005156:	fba2 2303 	umull	r2, r3, r2, r3
 800515a:	091b      	lsrs	r3, r3, #4
 800515c:	009a      	lsls	r2, r3, #2
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a42      	ldr	r2, [pc, #264]	@ (8005270 <HAL_DMA_Init+0x144>)
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40
 8005168:	e00e      	b.n	8005188 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	4b40      	ldr	r3, [pc, #256]	@ (8005274 <HAL_DMA_Init+0x148>)
 8005172:	4413      	add	r3, r2
 8005174:	4a3d      	ldr	r2, [pc, #244]	@ (800526c <HAL_DMA_Init+0x140>)
 8005176:	fba2 2303 	umull	r2, r3, r2, r3
 800517a:	091b      	lsrs	r3, r3, #4
 800517c:	009a      	lsls	r2, r3, #2
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a3c      	ldr	r2, [pc, #240]	@ (8005278 <HAL_DMA_Init+0x14c>)
 8005186:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800519e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80051ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80051b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fa76 	bl	80056cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051e8:	d102      	bne.n	80051f0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685a      	ldr	r2, [r3, #4]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005204:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d010      	beq.n	8005230 <HAL_DMA_Init+0x104>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	2b04      	cmp	r3, #4
 8005214:	d80c      	bhi.n	8005230 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 fa96 	bl	8005748 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800522c:	605a      	str	r2, [r3, #4]
 800522e:	e008      	b.n	8005242 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40020407 	.word	0x40020407
 8005268:	bffdfff8 	.word	0xbffdfff8
 800526c:	cccccccd 	.word	0xcccccccd
 8005270:	40020000 	.word	0x40020000
 8005274:	bffdfbf8 	.word	0xbffdfbf8
 8005278:	40020400 	.word	0x40020400

0800527c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <HAL_DMA_Start_IT+0x20>
 8005298:	2302      	movs	r3, #2
 800529a:	e066      	b.n	800536a <HAL_DMA_Start_IT+0xee>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d155      	bne.n	800535c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0201 	bic.w	r2, r2, #1
 80052cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	68b9      	ldr	r1, [r7, #8]
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 f9bb 	bl	8005650 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d008      	beq.n	80052f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 020e 	orr.w	r2, r2, #14
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	e00f      	b.n	8005314 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f022 0204 	bic.w	r2, r2, #4
 8005302:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f042 020a 	orr.w	r2, r2, #10
 8005312:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d007      	beq.n	8005332 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800532c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005330:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005336:	2b00      	cmp	r3, #0
 8005338:	d007      	beq.n	800534a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005348:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f042 0201 	orr.w	r2, r2, #1
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	e005      	b.n	8005368 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005364:	2302      	movs	r3, #2
 8005366:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005368:	7dfb      	ldrb	r3, [r7, #23]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005372:	b480      	push	{r7}
 8005374:	b085      	sub	sp, #20
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d005      	beq.n	8005396 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2204      	movs	r2, #4
 800538e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
 8005394:	e037      	b.n	8005406 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 020e 	bic.w	r2, r2, #14
 80053a4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053b4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 0201 	bic.w	r2, r2, #1
 80053c4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ca:	f003 021f 	and.w	r2, r3, #31
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	2101      	movs	r1, #1
 80053d4:	fa01 f202 	lsl.w	r2, r1, r2
 80053d8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053e2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00c      	beq.n	8005406 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053fa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005404:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005416:	7bfb      	ldrb	r3, [r7, #15]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3714      	adds	r7, #20
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800542c:	2300      	movs	r3, #0
 800542e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b02      	cmp	r3, #2
 800543a:	d00d      	beq.n	8005458 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2204      	movs	r2, #4
 8005440:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	73fb      	strb	r3, [r7, #15]
 8005456:	e047      	b.n	80054e8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 020e 	bic.w	r2, r2, #14
 8005466:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0201 	bic.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005482:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005486:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548c:	f003 021f 	and.w	r2, r3, #31
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005494:	2101      	movs	r1, #1
 8005496:	fa01 f202 	lsl.w	r2, r1, r2
 800549a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80054a4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00c      	beq.n	80054c8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054bc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80054c6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	4798      	blx	r3
    }
  }
  return status;
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b084      	sub	sp, #16
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550e:	f003 031f 	and.w	r3, r3, #31
 8005512:	2204      	movs	r2, #4
 8005514:	409a      	lsls	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	4013      	ands	r3, r2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d026      	beq.n	800556c <HAL_DMA_IRQHandler+0x7a>
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b00      	cmp	r3, #0
 8005526:	d021      	beq.n	800556c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0320 	and.w	r3, r3, #32
 8005532:	2b00      	cmp	r3, #0
 8005534:	d107      	bne.n	8005546 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0204 	bic.w	r2, r2, #4
 8005544:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554a:	f003 021f 	and.w	r2, r3, #31
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	2104      	movs	r1, #4
 8005554:	fa01 f202 	lsl.w	r2, r1, r2
 8005558:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555e:	2b00      	cmp	r3, #0
 8005560:	d071      	beq.n	8005646 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800556a:	e06c      	b.n	8005646 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005570:	f003 031f 	and.w	r3, r3, #31
 8005574:	2202      	movs	r2, #2
 8005576:	409a      	lsls	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	4013      	ands	r3, r2
 800557c:	2b00      	cmp	r3, #0
 800557e:	d02e      	beq.n	80055de <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d029      	beq.n	80055de <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0320 	and.w	r3, r3, #32
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10b      	bne.n	80055b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020a 	bic.w	r2, r2, #10
 80055a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b4:	f003 021f 	and.w	r2, r3, #31
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055bc:	2102      	movs	r1, #2
 80055be:	fa01 f202 	lsl.w	r2, r1, r2
 80055c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d038      	beq.n	8005646 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80055dc:	e033      	b.n	8005646 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e2:	f003 031f 	and.w	r3, r3, #31
 80055e6:	2208      	movs	r2, #8
 80055e8:	409a      	lsls	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4013      	ands	r3, r2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d02a      	beq.n	8005648 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f003 0308 	and.w	r3, r3, #8
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d025      	beq.n	8005648 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 020e 	bic.w	r2, r2, #14
 800560a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005610:	f003 021f 	and.w	r2, r3, #31
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	2101      	movs	r1, #1
 800561a:	fa01 f202 	lsl.w	r2, r1, r2
 800561e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800563a:	2b00      	cmp	r3, #0
 800563c:	d004      	beq.n	8005648 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005646:	bf00      	nop
 8005648:	bf00      	nop
}
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005666:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566c:	2b00      	cmp	r3, #0
 800566e:	d004      	beq.n	800567a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005678:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	f003 021f 	and.w	r2, r3, #31
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005686:	2101      	movs	r1, #1
 8005688:	fa01 f202 	lsl.w	r2, r1, r2
 800568c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	2b10      	cmp	r3, #16
 800569c:	d108      	bne.n	80056b0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80056ae:	e007      	b.n	80056c0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	60da      	str	r2, [r3, #12]
}
 80056c0:	bf00      	nop
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	4b16      	ldr	r3, [pc, #88]	@ (8005734 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80056dc:	429a      	cmp	r2, r3
 80056de:	d802      	bhi.n	80056e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80056e0:	4b15      	ldr	r3, [pc, #84]	@ (8005738 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	e001      	b.n	80056ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80056e6:	4b15      	ldr	r3, [pc, #84]	@ (800573c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80056e8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	3b08      	subs	r3, #8
 80056f6:	4a12      	ldr	r2, [pc, #72]	@ (8005740 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80056f8:	fba2 2303 	umull	r2, r3, r2, r3
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005704:	089b      	lsrs	r3, r3, #2
 8005706:	009a      	lsls	r2, r3, #2
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	4413      	add	r3, r2
 800570c:	461a      	mov	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a0b      	ldr	r2, [pc, #44]	@ (8005744 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005716:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 031f 	and.w	r3, r3, #31
 800571e:	2201      	movs	r2, #1
 8005720:	409a      	lsls	r2, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	40020407 	.word	0x40020407
 8005738:	40020800 	.word	0x40020800
 800573c:	40020820 	.word	0x40020820
 8005740:	cccccccd 	.word	0xcccccccd
 8005744:	40020880 	.word	0x40020880

08005748 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800575c:	4413      	add	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	461a      	mov	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a08      	ldr	r2, [pc, #32]	@ (800578c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800576a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	3b01      	subs	r3, #1
 8005770:	f003 031f 	and.w	r3, r3, #31
 8005774:	2201      	movs	r2, #1
 8005776:	409a      	lsls	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800577c:	bf00      	nop
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	1000823f 	.word	0x1000823f
 800578c:	40020940 	.word	0x40020940

08005790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800579a:	2300      	movs	r3, #0
 800579c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800579e:	e15a      	b.n	8005a56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	2101      	movs	r1, #1
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	fa01 f303 	lsl.w	r3, r1, r3
 80057ac:	4013      	ands	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 814c 	beq.w	8005a50 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f003 0303 	and.w	r3, r3, #3
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d005      	beq.n	80057d0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d130      	bne.n	8005832 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	2203      	movs	r2, #3
 80057dc:	fa02 f303 	lsl.w	r3, r2, r3
 80057e0:	43db      	mvns	r3, r3
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4013      	ands	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	68da      	ldr	r2, [r3, #12]
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005806:	2201      	movs	r2, #1
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	43db      	mvns	r3, r3
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4013      	ands	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	091b      	lsrs	r3, r3, #4
 800581c:	f003 0201 	and.w	r2, r3, #1
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	fa02 f303 	lsl.w	r3, r2, r3
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f003 0303 	and.w	r3, r3, #3
 800583a:	2b03      	cmp	r3, #3
 800583c:	d017      	beq.n	800586e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	2203      	movs	r2, #3
 800584a:	fa02 f303 	lsl.w	r3, r2, r3
 800584e:	43db      	mvns	r3, r3
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4013      	ands	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	4313      	orrs	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	2b02      	cmp	r3, #2
 8005878:	d123      	bne.n	80058c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	08da      	lsrs	r2, r3, #3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3208      	adds	r2, #8
 8005882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005886:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f003 0307 	and.w	r3, r3, #7
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	220f      	movs	r2, #15
 8005892:	fa02 f303 	lsl.w	r3, r2, r3
 8005896:	43db      	mvns	r3, r3
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	4013      	ands	r3, r2
 800589c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f003 0307 	and.w	r3, r3, #7
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	08da      	lsrs	r2, r3, #3
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	3208      	adds	r2, #8
 80058bc:	6939      	ldr	r1, [r7, #16]
 80058be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	2203      	movs	r2, #3
 80058ce:	fa02 f303 	lsl.w	r3, r2, r3
 80058d2:	43db      	mvns	r3, r3
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	4013      	ands	r3, r2
 80058d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f003 0203 	and.w	r2, r3, #3
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f000 80a6 	beq.w	8005a50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005904:	4b5b      	ldr	r3, [pc, #364]	@ (8005a74 <HAL_GPIO_Init+0x2e4>)
 8005906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005908:	4a5a      	ldr	r2, [pc, #360]	@ (8005a74 <HAL_GPIO_Init+0x2e4>)
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005910:	4b58      	ldr	r3, [pc, #352]	@ (8005a74 <HAL_GPIO_Init+0x2e4>)
 8005912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	60bb      	str	r3, [r7, #8]
 800591a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800591c:	4a56      	ldr	r2, [pc, #344]	@ (8005a78 <HAL_GPIO_Init+0x2e8>)
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	089b      	lsrs	r3, r3, #2
 8005922:	3302      	adds	r3, #2
 8005924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005928:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	220f      	movs	r2, #15
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	43db      	mvns	r3, r3
 800593a:	693a      	ldr	r2, [r7, #16]
 800593c:	4013      	ands	r3, r2
 800593e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005946:	d01f      	beq.n	8005988 <HAL_GPIO_Init+0x1f8>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a4c      	ldr	r2, [pc, #304]	@ (8005a7c <HAL_GPIO_Init+0x2ec>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d019      	beq.n	8005984 <HAL_GPIO_Init+0x1f4>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a4b      	ldr	r2, [pc, #300]	@ (8005a80 <HAL_GPIO_Init+0x2f0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d013      	beq.n	8005980 <HAL_GPIO_Init+0x1f0>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a4a      	ldr	r2, [pc, #296]	@ (8005a84 <HAL_GPIO_Init+0x2f4>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00d      	beq.n	800597c <HAL_GPIO_Init+0x1ec>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a49      	ldr	r2, [pc, #292]	@ (8005a88 <HAL_GPIO_Init+0x2f8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <HAL_GPIO_Init+0x1e8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a48      	ldr	r2, [pc, #288]	@ (8005a8c <HAL_GPIO_Init+0x2fc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d101      	bne.n	8005974 <HAL_GPIO_Init+0x1e4>
 8005970:	2305      	movs	r3, #5
 8005972:	e00a      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 8005974:	2306      	movs	r3, #6
 8005976:	e008      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 8005978:	2304      	movs	r3, #4
 800597a:	e006      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 800597c:	2303      	movs	r3, #3
 800597e:	e004      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 8005980:	2302      	movs	r3, #2
 8005982:	e002      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 8005984:	2301      	movs	r3, #1
 8005986:	e000      	b.n	800598a <HAL_GPIO_Init+0x1fa>
 8005988:	2300      	movs	r3, #0
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	f002 0203 	and.w	r2, r2, #3
 8005990:	0092      	lsls	r2, r2, #2
 8005992:	4093      	lsls	r3, r2
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800599a:	4937      	ldr	r1, [pc, #220]	@ (8005a78 <HAL_GPIO_Init+0x2e8>)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	089b      	lsrs	r3, r3, #2
 80059a0:	3302      	adds	r3, #2
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059a8:	4b39      	ldr	r3, [pc, #228]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	43db      	mvns	r3, r3
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4013      	ands	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059cc:	4a30      	ldr	r2, [pc, #192]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80059d2:	4b2f      	ldr	r3, [pc, #188]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	43db      	mvns	r3, r3
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4013      	ands	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059f6:	4a26      	ldr	r2, [pc, #152]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80059fc:	4b24      	ldr	r3, [pc, #144]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	43db      	mvns	r3, r3
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d003      	beq.n	8005a20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a20:	4a1b      	ldr	r2, [pc, #108]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a26:	4b1a      	ldr	r3, [pc, #104]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4013      	ands	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a4a:	4a11      	ldr	r2, [pc, #68]	@ (8005a90 <HAL_GPIO_Init+0x300>)
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	3301      	adds	r3, #1
 8005a54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f47f ae9d 	bne.w	80057a0 <HAL_GPIO_Init+0x10>
  }
}
 8005a66:	bf00      	nop
 8005a68:	bf00      	nop
 8005a6a:	371c      	adds	r7, #28
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr
 8005a74:	40021000 	.word	0x40021000
 8005a78:	40010000 	.word	0x40010000
 8005a7c:	48000400 	.word	0x48000400
 8005a80:	48000800 	.word	0x48000800
 8005a84:	48000c00 	.word	0x48000c00
 8005a88:	48001000 	.word	0x48001000
 8005a8c:	48001400 	.word	0x48001400
 8005a90:	40010400 	.word	0x40010400

08005a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	807b      	strh	r3, [r7, #2]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005aa4:	787b      	ldrb	r3, [r7, #1]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005aaa:	887a      	ldrh	r2, [r7, #2]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ab0:	e002      	b.n	8005ab8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ab2:	887a      	ldrh	r2, [r7, #2]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	460b      	mov	r3, r1
 8005ace:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ad6:	887a      	ldrh	r2, [r7, #2]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4013      	ands	r3, r2
 8005adc:	041a      	lsls	r2, r3, #16
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	43d9      	mvns	r1, r3
 8005ae2:	887b      	ldrh	r3, [r7, #2]
 8005ae4:	400b      	ands	r3, r1
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	619a      	str	r2, [r3, #24]
}
 8005aec:	bf00      	nop
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	4603      	mov	r3, r0
 8005b00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b02:	4b08      	ldr	r3, [pc, #32]	@ (8005b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b04:	695a      	ldr	r2, [r3, #20]
 8005b06:	88fb      	ldrh	r3, [r7, #6]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d006      	beq.n	8005b1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b0e:	4a05      	ldr	r2, [pc, #20]	@ (8005b24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b10:	88fb      	ldrh	r3, [r7, #6]
 8005b12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b14:	88fb      	ldrh	r3, [r7, #6]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fb fe8e 	bl	8001838 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	3708      	adds	r7, #8
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	40010400 	.word	0x40010400

08005b28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d141      	bne.n	8005bba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b36:	4b4b      	ldr	r3, [pc, #300]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b42:	d131      	bne.n	8005ba8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b44:	4b47      	ldr	r3, [pc, #284]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4a:	4a46      	ldr	r2, [pc, #280]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b54:	4b43      	ldr	r3, [pc, #268]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b5c:	4a41      	ldr	r2, [pc, #260]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b64:	4b40      	ldr	r3, [pc, #256]	@ (8005c68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2232      	movs	r2, #50	@ 0x32
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	4a3f      	ldr	r2, [pc, #252]	@ (8005c6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005b70:	fba2 2303 	umull	r2, r3, r2, r3
 8005b74:	0c9b      	lsrs	r3, r3, #18
 8005b76:	3301      	adds	r3, #1
 8005b78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b7a:	e002      	b.n	8005b82 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b82:	4b38      	ldr	r3, [pc, #224]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b8e:	d102      	bne.n	8005b96 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1f2      	bne.n	8005b7c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b96:	4b33      	ldr	r3, [pc, #204]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba2:	d158      	bne.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e057      	b.n	8005c58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bae:	4a2d      	ldr	r2, [pc, #180]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005bb8:	e04d      	b.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bc0:	d141      	bne.n	8005c46 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bc2:	4b28      	ldr	r3, [pc, #160]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bce:	d131      	bne.n	8005c34 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005bd0:	4b24      	ldr	r3, [pc, #144]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd6:	4a23      	ldr	r2, [pc, #140]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bdc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005be0:	4b20      	ldr	r3, [pc, #128]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005be8:	4a1e      	ldr	r2, [pc, #120]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c68 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2232      	movs	r2, #50	@ 0x32
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	4a1c      	ldr	r2, [pc, #112]	@ (8005c6c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005c00:	0c9b      	lsrs	r3, r3, #18
 8005c02:	3301      	adds	r3, #1
 8005c04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c06:	e002      	b.n	8005c0e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c0e:	4b15      	ldr	r3, [pc, #84]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c1a:	d102      	bne.n	8005c22 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f2      	bne.n	8005c08 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c22:	4b10      	ldr	r3, [pc, #64]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c2e:	d112      	bne.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e011      	b.n	8005c58 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c34:	4b0b      	ldr	r3, [pc, #44]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005c44:	e007      	b.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c46:	4b07      	ldr	r3, [pc, #28]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c4e:	4a05      	ldr	r2, [pc, #20]	@ (8005c64 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005c54:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3714      	adds	r7, #20
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	40007000 	.word	0x40007000
 8005c68:	2000000c 	.word	0x2000000c
 8005c6c:	431bde83 	.word	0x431bde83

08005c70 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005c74:	4b05      	ldr	r3, [pc, #20]	@ (8005c8c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	4a04      	ldr	r2, [pc, #16]	@ (8005c8c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005c7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c7e:	6093      	str	r3, [r2, #8]
}
 8005c80:	bf00      	nop
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40007000 	.word	0x40007000

08005c90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e2fe      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d075      	beq.n	8005d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cae:	4b97      	ldr	r3, [pc, #604]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f003 030c 	and.w	r3, r3, #12
 8005cb6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cb8:	4b94      	ldr	r3, [pc, #592]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0303 	and.w	r3, r3, #3
 8005cc0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	2b0c      	cmp	r3, #12
 8005cc6:	d102      	bne.n	8005cce <HAL_RCC_OscConfig+0x3e>
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	2b03      	cmp	r3, #3
 8005ccc:	d002      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x44>
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d10b      	bne.n	8005cec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cd4:	4b8d      	ldr	r3, [pc, #564]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d05b      	beq.n	8005d98 <HAL_RCC_OscConfig+0x108>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d157      	bne.n	8005d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e2d9      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cf4:	d106      	bne.n	8005d04 <HAL_RCC_OscConfig+0x74>
 8005cf6:	4b85      	ldr	r3, [pc, #532]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a84      	ldr	r2, [pc, #528]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005cfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d00:	6013      	str	r3, [r2, #0]
 8005d02:	e01d      	b.n	8005d40 <HAL_RCC_OscConfig+0xb0>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d0c:	d10c      	bne.n	8005d28 <HAL_RCC_OscConfig+0x98>
 8005d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a7e      	ldr	r2, [pc, #504]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d18:	6013      	str	r3, [r2, #0]
 8005d1a:	4b7c      	ldr	r3, [pc, #496]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a7b      	ldr	r2, [pc, #492]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d24:	6013      	str	r3, [r2, #0]
 8005d26:	e00b      	b.n	8005d40 <HAL_RCC_OscConfig+0xb0>
 8005d28:	4b78      	ldr	r3, [pc, #480]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a77      	ldr	r2, [pc, #476]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d32:	6013      	str	r3, [r2, #0]
 8005d34:	4b75      	ldr	r3, [pc, #468]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a74      	ldr	r2, [pc, #464]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d013      	beq.n	8005d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d48:	f7fd fb82 	bl	8003450 <HAL_GetTick>
 8005d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d4e:	e008      	b.n	8005d62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d50:	f7fd fb7e 	bl	8003450 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	2b64      	cmp	r3, #100	@ 0x64
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e29e      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d62:	4b6a      	ldr	r3, [pc, #424]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0f0      	beq.n	8005d50 <HAL_RCC_OscConfig+0xc0>
 8005d6e:	e014      	b.n	8005d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d70:	f7fd fb6e 	bl	8003450 <HAL_GetTick>
 8005d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d76:	e008      	b.n	8005d8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d78:	f7fd fb6a 	bl	8003450 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	2b64      	cmp	r3, #100	@ 0x64
 8005d84:	d901      	bls.n	8005d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e28a      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d8a:	4b60      	ldr	r3, [pc, #384]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1f0      	bne.n	8005d78 <HAL_RCC_OscConfig+0xe8>
 8005d96:	e000      	b.n	8005d9a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0302 	and.w	r3, r3, #2
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d075      	beq.n	8005e92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005da6:	4b59      	ldr	r3, [pc, #356]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f003 030c 	and.w	r3, r3, #12
 8005dae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005db0:	4b56      	ldr	r3, [pc, #344]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f003 0303 	and.w	r3, r3, #3
 8005db8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2b0c      	cmp	r3, #12
 8005dbe:	d102      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x136>
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d002      	beq.n	8005dcc <HAL_RCC_OscConfig+0x13c>
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b04      	cmp	r3, #4
 8005dca:	d11f      	bne.n	8005e0c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <HAL_RCC_OscConfig+0x154>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e25d      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de4:	4b49      	ldr	r3, [pc, #292]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	061b      	lsls	r3, r3, #24
 8005df2:	4946      	ldr	r1, [pc, #280]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005df8:	4b45      	ldr	r3, [pc, #276]	@ (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fd fadb 	bl	80033b8 <HAL_InitTick>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d043      	beq.n	8005e90 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e249      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d023      	beq.n	8005e5c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e14:	4b3d      	ldr	r3, [pc, #244]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a3c      	ldr	r2, [pc, #240]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e20:	f7fd fb16 	bl	8003450 <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e28:	f7fd fb12 	bl	8003450 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e232      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e3a:	4b34      	ldr	r3, [pc, #208]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0f0      	beq.n	8005e28 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e46:	4b31      	ldr	r3, [pc, #196]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	061b      	lsls	r3, r3, #24
 8005e54:	492d      	ldr	r1, [pc, #180]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	604b      	str	r3, [r1, #4]
 8005e5a:	e01a      	b.n	8005e92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a2a      	ldr	r2, [pc, #168]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e68:	f7fd faf2 	bl	8003450 <HAL_GetTick>
 8005e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e70:	f7fd faee 	bl	8003450 <HAL_GetTick>
 8005e74:	4602      	mov	r2, r0
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e20e      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e82:	4b22      	ldr	r3, [pc, #136]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1f0      	bne.n	8005e70 <HAL_RCC_OscConfig+0x1e0>
 8005e8e:	e000      	b.n	8005e92 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0308 	and.w	r3, r3, #8
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d041      	beq.n	8005f22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d01c      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ea6:	4b19      	ldr	r3, [pc, #100]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eac:	4a17      	ldr	r2, [pc, #92]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005eae:	f043 0301 	orr.w	r3, r3, #1
 8005eb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb6:	f7fd facb 	bl	8003450 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ebe:	f7fd fac7 	bl	8003450 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e1e7      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005ed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0ef      	beq.n	8005ebe <HAL_RCC_OscConfig+0x22e>
 8005ede:	e020      	b.n	8005f22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee6:	4a09      	ldr	r2, [pc, #36]	@ (8005f0c <HAL_RCC_OscConfig+0x27c>)
 8005ee8:	f023 0301 	bic.w	r3, r3, #1
 8005eec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef0:	f7fd faae 	bl	8003450 <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ef6:	e00d      	b.n	8005f14 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ef8:	f7fd faaa 	bl	8003450 <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d906      	bls.n	8005f14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e1ca      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
 8005f0a:	bf00      	nop
 8005f0c:	40021000 	.word	0x40021000
 8005f10:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f14:	4b8c      	ldr	r3, [pc, #560]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005f16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1ea      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0304 	and.w	r3, r3, #4
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f000 80a6 	beq.w	800607c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f30:	2300      	movs	r3, #0
 8005f32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f34:	4b84      	ldr	r3, [pc, #528]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_RCC_OscConfig+0x2b4>
 8005f40:	2301      	movs	r3, #1
 8005f42:	e000      	b.n	8005f46 <HAL_RCC_OscConfig+0x2b6>
 8005f44:	2300      	movs	r3, #0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00d      	beq.n	8005f66 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f4a:	4b7f      	ldr	r3, [pc, #508]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4e:	4a7e      	ldr	r2, [pc, #504]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f54:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f56:	4b7c      	ldr	r3, [pc, #496]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005f62:	2301      	movs	r3, #1
 8005f64:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f66:	4b79      	ldr	r3, [pc, #484]	@ (800614c <HAL_RCC_OscConfig+0x4bc>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d118      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f72:	4b76      	ldr	r3, [pc, #472]	@ (800614c <HAL_RCC_OscConfig+0x4bc>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a75      	ldr	r2, [pc, #468]	@ (800614c <HAL_RCC_OscConfig+0x4bc>)
 8005f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f7e:	f7fd fa67 	bl	8003450 <HAL_GetTick>
 8005f82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f84:	e008      	b.n	8005f98 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f86:	f7fd fa63 	bl	8003450 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e183      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f98:	4b6c      	ldr	r3, [pc, #432]	@ (800614c <HAL_RCC_OscConfig+0x4bc>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0f0      	beq.n	8005f86 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d108      	bne.n	8005fbe <HAL_RCC_OscConfig+0x32e>
 8005fac:	4b66      	ldr	r3, [pc, #408]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb2:	4a65      	ldr	r2, [pc, #404]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fbc:	e024      	b.n	8006008 <HAL_RCC_OscConfig+0x378>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	2b05      	cmp	r3, #5
 8005fc4:	d110      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x358>
 8005fc6:	4b60      	ldr	r3, [pc, #384]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fce:	f043 0304 	orr.w	r3, r3, #4
 8005fd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fd6:	4b5c      	ldr	r3, [pc, #368]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fdc:	4a5a      	ldr	r2, [pc, #360]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fde:	f043 0301 	orr.w	r3, r3, #1
 8005fe2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005fe6:	e00f      	b.n	8006008 <HAL_RCC_OscConfig+0x378>
 8005fe8:	4b57      	ldr	r3, [pc, #348]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fee:	4a56      	ldr	r2, [pc, #344]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005ff0:	f023 0301 	bic.w	r3, r3, #1
 8005ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ff8:	4b53      	ldr	r3, [pc, #332]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8005ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ffe:	4a52      	ldr	r2, [pc, #328]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006000:	f023 0304 	bic.w	r3, r3, #4
 8006004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d016      	beq.n	800603e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006010:	f7fd fa1e 	bl	8003450 <HAL_GetTick>
 8006014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006016:	e00a      	b.n	800602e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006018:	f7fd fa1a 	bl	8003450 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006026:	4293      	cmp	r3, r2
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e138      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800602e:	4b46      	ldr	r3, [pc, #280]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0ed      	beq.n	8006018 <HAL_RCC_OscConfig+0x388>
 800603c:	e015      	b.n	800606a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603e:	f7fd fa07 	bl	8003450 <HAL_GetTick>
 8006042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006044:	e00a      	b.n	800605c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006046:	f7fd fa03 	bl	8003450 <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006054:	4293      	cmp	r3, r2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e121      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800605c:	4b3a      	ldr	r3, [pc, #232]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 800605e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1ed      	bne.n	8006046 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800606a:	7ffb      	ldrb	r3, [r7, #31]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d105      	bne.n	800607c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006070:	4b35      	ldr	r3, [pc, #212]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006074:	4a34      	ldr	r2, [pc, #208]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006076:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800607a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b00      	cmp	r3, #0
 8006086:	d03c      	beq.n	8006102 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d01c      	beq.n	80060ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006090:	4b2d      	ldr	r3, [pc, #180]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006092:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006096:	4a2c      	ldr	r2, [pc, #176]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006098:	f043 0301 	orr.w	r3, r3, #1
 800609c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060a0:	f7fd f9d6 	bl	8003450 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060a6:	e008      	b.n	80060ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060a8:	f7fd f9d2 	bl	8003450 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e0f2      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060ba:	4b23      	ldr	r3, [pc, #140]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 80060bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060c0:	f003 0302 	and.w	r3, r3, #2
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d0ef      	beq.n	80060a8 <HAL_RCC_OscConfig+0x418>
 80060c8:	e01b      	b.n	8006102 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80060ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 80060cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 80060d2:	f023 0301 	bic.w	r3, r3, #1
 80060d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060da:	f7fd f9b9 	bl	8003450 <HAL_GetTick>
 80060de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060e0:	e008      	b.n	80060f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060e2:	f7fd f9b5 	bl	8003450 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d901      	bls.n	80060f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e0d5      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060f4:	4b14      	ldr	r3, [pc, #80]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 80060f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1ef      	bne.n	80060e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 80c9 	beq.w	800629e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800610c:	4b0e      	ldr	r3, [pc, #56]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f003 030c 	and.w	r3, r3, #12
 8006114:	2b0c      	cmp	r3, #12
 8006116:	f000 8083 	beq.w	8006220 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d15e      	bne.n	80061e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006122:	4b09      	ldr	r3, [pc, #36]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a08      	ldr	r2, [pc, #32]	@ (8006148 <HAL_RCC_OscConfig+0x4b8>)
 8006128:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800612c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800612e:	f7fd f98f 	bl	8003450 <HAL_GetTick>
 8006132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006134:	e00c      	b.n	8006150 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006136:	f7fd f98b 	bl	8003450 <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d905      	bls.n	8006150 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e0ab      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
 8006148:	40021000 	.word	0x40021000
 800614c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006150:	4b55      	ldr	r3, [pc, #340]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d1ec      	bne.n	8006136 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800615c:	4b52      	ldr	r3, [pc, #328]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 800615e:	68da      	ldr	r2, [r3, #12]
 8006160:	4b52      	ldr	r3, [pc, #328]	@ (80062ac <HAL_RCC_OscConfig+0x61c>)
 8006162:	4013      	ands	r3, r2
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	6a11      	ldr	r1, [r2, #32]
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800616c:	3a01      	subs	r2, #1
 800616e:	0112      	lsls	r2, r2, #4
 8006170:	4311      	orrs	r1, r2
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006176:	0212      	lsls	r2, r2, #8
 8006178:	4311      	orrs	r1, r2
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800617e:	0852      	lsrs	r2, r2, #1
 8006180:	3a01      	subs	r2, #1
 8006182:	0552      	lsls	r2, r2, #21
 8006184:	4311      	orrs	r1, r2
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800618a:	0852      	lsrs	r2, r2, #1
 800618c:	3a01      	subs	r2, #1
 800618e:	0652      	lsls	r2, r2, #25
 8006190:	4311      	orrs	r1, r2
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006196:	06d2      	lsls	r2, r2, #27
 8006198:	430a      	orrs	r2, r1
 800619a:	4943      	ldr	r1, [pc, #268]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 800619c:	4313      	orrs	r3, r2
 800619e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061a0:	4b41      	ldr	r3, [pc, #260]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a40      	ldr	r2, [pc, #256]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80061ac:	4b3e      	ldr	r3, [pc, #248]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	4a3d      	ldr	r2, [pc, #244]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80061b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b8:	f7fd f94a 	bl	8003450 <HAL_GetTick>
 80061bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061be:	e008      	b.n	80061d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061c0:	f7fd f946 	bl	8003450 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e066      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061d2:	4b35      	ldr	r3, [pc, #212]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0f0      	beq.n	80061c0 <HAL_RCC_OscConfig+0x530>
 80061de:	e05e      	b.n	800629e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061e0:	4b31      	ldr	r3, [pc, #196]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a30      	ldr	r2, [pc, #192]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 80061e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ec:	f7fd f930 	bl	8003450 <HAL_GetTick>
 80061f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061f4:	f7fd f92c 	bl	8003450 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e04c      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006206:	4b28      	ldr	r3, [pc, #160]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1f0      	bne.n	80061f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006212:	4b25      	ldr	r3, [pc, #148]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 8006214:	68da      	ldr	r2, [r3, #12]
 8006216:	4924      	ldr	r1, [pc, #144]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 8006218:	4b25      	ldr	r3, [pc, #148]	@ (80062b0 <HAL_RCC_OscConfig+0x620>)
 800621a:	4013      	ands	r3, r2
 800621c:	60cb      	str	r3, [r1, #12]
 800621e:	e03e      	b.n	800629e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	69db      	ldr	r3, [r3, #28]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d101      	bne.n	800622c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e039      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800622c:	4b1e      	ldr	r3, [pc, #120]	@ (80062a8 <HAL_RCC_OscConfig+0x618>)
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f003 0203 	and.w	r2, r3, #3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	429a      	cmp	r2, r3
 800623e:	d12c      	bne.n	800629a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624a:	3b01      	subs	r3, #1
 800624c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800624e:	429a      	cmp	r2, r3
 8006250:	d123      	bne.n	800629a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800625e:	429a      	cmp	r2, r3
 8006260:	d11b      	bne.n	800629a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800626e:	429a      	cmp	r2, r3
 8006270:	d113      	bne.n	800629a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800627c:	085b      	lsrs	r3, r3, #1
 800627e:	3b01      	subs	r3, #1
 8006280:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d109      	bne.n	800629a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006290:	085b      	lsrs	r3, r3, #1
 8006292:	3b01      	subs	r3, #1
 8006294:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006296:	429a      	cmp	r2, r3
 8006298:	d001      	beq.n	800629e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e000      	b.n	80062a0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3720      	adds	r7, #32
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40021000 	.word	0x40021000
 80062ac:	019f800c 	.word	0x019f800c
 80062b0:	feeefffc 	.word	0xfeeefffc

080062b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e11e      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062cc:	4b91      	ldr	r3, [pc, #580]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 030f 	and.w	r3, r3, #15
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d910      	bls.n	80062fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062da:	4b8e      	ldr	r3, [pc, #568]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f023 020f 	bic.w	r2, r3, #15
 80062e2:	498c      	ldr	r1, [pc, #560]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ea:	4b8a      	ldr	r3, [pc, #552]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d001      	beq.n	80062fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e106      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b00      	cmp	r3, #0
 8006306:	d073      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	2b03      	cmp	r3, #3
 800630e:	d129      	bne.n	8006364 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006310:	4b81      	ldr	r3, [pc, #516]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e0f4      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006320:	f000 f99e 	bl	8006660 <RCC_GetSysClockFreqFromPLLSource>
 8006324:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	4a7c      	ldr	r2, [pc, #496]	@ (800651c <HAL_RCC_ClockConfig+0x268>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d93f      	bls.n	80063ae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800632e:	4b7a      	ldr	r3, [pc, #488]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d009      	beq.n	800634e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006342:	2b00      	cmp	r3, #0
 8006344:	d033      	beq.n	80063ae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800634a:	2b00      	cmp	r3, #0
 800634c:	d12f      	bne.n	80063ae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800634e:	4b72      	ldr	r3, [pc, #456]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006356:	4a70      	ldr	r2, [pc, #448]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006358:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800635c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800635e:	2380      	movs	r3, #128	@ 0x80
 8006360:	617b      	str	r3, [r7, #20]
 8006362:	e024      	b.n	80063ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	2b02      	cmp	r3, #2
 800636a:	d107      	bne.n	800637c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800636c:	4b6a      	ldr	r3, [pc, #424]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d109      	bne.n	800638c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e0c6      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800637c:	4b66      	ldr	r3, [pc, #408]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e0be      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800638c:	f000 f8ce 	bl	800652c <HAL_RCC_GetSysClockFreq>
 8006390:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	4a61      	ldr	r2, [pc, #388]	@ (800651c <HAL_RCC_ClockConfig+0x268>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d909      	bls.n	80063ae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800639a:	4b5f      	ldr	r3, [pc, #380]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063a2:	4a5d      	ldr	r2, [pc, #372]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80063a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063a8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80063aa:	2380      	movs	r3, #128	@ 0x80
 80063ac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063ae:	4b5a      	ldr	r3, [pc, #360]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f023 0203 	bic.w	r2, r3, #3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4957      	ldr	r1, [pc, #348]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063c0:	f7fd f846 	bl	8003450 <HAL_GetTick>
 80063c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c6:	e00a      	b.n	80063de <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c8:	f7fd f842 	bl	8003450 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e095      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063de:	4b4e      	ldr	r3, [pc, #312]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 020c 	and.w	r2, r3, #12
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d1eb      	bne.n	80063c8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d023      	beq.n	8006444 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0304 	and.w	r3, r3, #4
 8006404:	2b00      	cmp	r3, #0
 8006406:	d005      	beq.n	8006414 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006408:	4b43      	ldr	r3, [pc, #268]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	4a42      	ldr	r2, [pc, #264]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800640e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006412:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	2b00      	cmp	r3, #0
 800641e:	d007      	beq.n	8006430 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006420:	4b3d      	ldr	r3, [pc, #244]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006428:	4a3b      	ldr	r2, [pc, #236]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800642a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800642e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006430:	4b39      	ldr	r3, [pc, #228]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	4936      	ldr	r1, [pc, #216]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800643e:	4313      	orrs	r3, r2
 8006440:	608b      	str	r3, [r1, #8]
 8006442:	e008      	b.n	8006456 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	2b80      	cmp	r3, #128	@ 0x80
 8006448:	d105      	bne.n	8006456 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800644a:	4b33      	ldr	r3, [pc, #204]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	4a32      	ldr	r2, [pc, #200]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 8006450:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006454:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006456:	4b2f      	ldr	r3, [pc, #188]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 030f 	and.w	r3, r3, #15
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	429a      	cmp	r2, r3
 8006462:	d21d      	bcs.n	80064a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006464:	4b2b      	ldr	r3, [pc, #172]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f023 020f 	bic.w	r2, r3, #15
 800646c:	4929      	ldr	r1, [pc, #164]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	4313      	orrs	r3, r2
 8006472:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006474:	f7fc ffec 	bl	8003450 <HAL_GetTick>
 8006478:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800647a:	e00a      	b.n	8006492 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800647c:	f7fc ffe8 	bl	8003450 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800648a:	4293      	cmp	r3, r2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e03b      	b.n	800650a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006492:	4b20      	ldr	r3, [pc, #128]	@ (8006514 <HAL_RCC_ClockConfig+0x260>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 030f 	and.w	r3, r3, #15
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	d1ed      	bne.n	800647c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d008      	beq.n	80064be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	4917      	ldr	r1, [pc, #92]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0308 	and.w	r3, r3, #8
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d009      	beq.n	80064de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064ca:	4b13      	ldr	r3, [pc, #76]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	00db      	lsls	r3, r3, #3
 80064d8:	490f      	ldr	r1, [pc, #60]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80064de:	f000 f825 	bl	800652c <HAL_RCC_GetSysClockFreq>
 80064e2:	4602      	mov	r2, r0
 80064e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <HAL_RCC_ClockConfig+0x264>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	091b      	lsrs	r3, r3, #4
 80064ea:	f003 030f 	and.w	r3, r3, #15
 80064ee:	490c      	ldr	r1, [pc, #48]	@ (8006520 <HAL_RCC_ClockConfig+0x26c>)
 80064f0:	5ccb      	ldrb	r3, [r1, r3]
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	fa22 f303 	lsr.w	r3, r2, r3
 80064fa:	4a0a      	ldr	r2, [pc, #40]	@ (8006524 <HAL_RCC_ClockConfig+0x270>)
 80064fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80064fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006528 <HAL_RCC_ClockConfig+0x274>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4618      	mov	r0, r3
 8006504:	f7fc ff58 	bl	80033b8 <HAL_InitTick>
 8006508:	4603      	mov	r3, r0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40022000 	.word	0x40022000
 8006518:	40021000 	.word	0x40021000
 800651c:	04c4b400 	.word	0x04c4b400
 8006520:	0800e1d4 	.word	0x0800e1d4
 8006524:	2000000c 	.word	0x2000000c
 8006528:	20000014 	.word	0x20000014

0800652c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006532:	4b2c      	ldr	r3, [pc, #176]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f003 030c 	and.w	r3, r3, #12
 800653a:	2b04      	cmp	r3, #4
 800653c:	d102      	bne.n	8006544 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800653e:	4b2a      	ldr	r3, [pc, #168]	@ (80065e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	e047      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006544:	4b27      	ldr	r3, [pc, #156]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f003 030c 	and.w	r3, r3, #12
 800654c:	2b08      	cmp	r3, #8
 800654e:	d102      	bne.n	8006556 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006550:	4b26      	ldr	r3, [pc, #152]	@ (80065ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006552:	613b      	str	r3, [r7, #16]
 8006554:	e03e      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006556:	4b23      	ldr	r3, [pc, #140]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f003 030c 	and.w	r3, r3, #12
 800655e:	2b0c      	cmp	r3, #12
 8006560:	d136      	bne.n	80065d0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006562:	4b20      	ldr	r3, [pc, #128]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	f003 0303 	and.w	r3, r3, #3
 800656a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800656c:	4b1d      	ldr	r3, [pc, #116]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	f003 030f 	and.w	r3, r3, #15
 8006576:	3301      	adds	r3, #1
 8006578:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b03      	cmp	r3, #3
 800657e:	d10c      	bne.n	800659a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006580:	4a1a      	ldr	r2, [pc, #104]	@ (80065ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	fbb2 f3f3 	udiv	r3, r2, r3
 8006588:	4a16      	ldr	r2, [pc, #88]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800658a:	68d2      	ldr	r2, [r2, #12]
 800658c:	0a12      	lsrs	r2, r2, #8
 800658e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006592:	fb02 f303 	mul.w	r3, r2, r3
 8006596:	617b      	str	r3, [r7, #20]
      break;
 8006598:	e00c      	b.n	80065b4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800659a:	4a13      	ldr	r2, [pc, #76]	@ (80065e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	fbb2 f3f3 	udiv	r3, r2, r3
 80065a2:	4a10      	ldr	r2, [pc, #64]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065a4:	68d2      	ldr	r2, [r2, #12]
 80065a6:	0a12      	lsrs	r2, r2, #8
 80065a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80065ac:	fb02 f303 	mul.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]
      break;
 80065b2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065b4:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	0e5b      	lsrs	r3, r3, #25
 80065ba:	f003 0303 	and.w	r3, r3, #3
 80065be:	3301      	adds	r3, #1
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80065c4:	697a      	ldr	r2, [r7, #20]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065cc:	613b      	str	r3, [r7, #16]
 80065ce:	e001      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80065d0:	2300      	movs	r3, #0
 80065d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80065d4:	693b      	ldr	r3, [r7, #16]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	40021000 	.word	0x40021000
 80065e8:	00f42400 	.word	0x00f42400
 80065ec:	02dc6c00 	.word	0x02dc6c00

080065f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065f4:	4b03      	ldr	r3, [pc, #12]	@ (8006604 <HAL_RCC_GetHCLKFreq+0x14>)
 80065f6:	681b      	ldr	r3, [r3, #0]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	2000000c 	.word	0x2000000c

08006608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800660c:	f7ff fff0 	bl	80065f0 <HAL_RCC_GetHCLKFreq>
 8006610:	4602      	mov	r2, r0
 8006612:	4b06      	ldr	r3, [pc, #24]	@ (800662c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	0a1b      	lsrs	r3, r3, #8
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	4904      	ldr	r1, [pc, #16]	@ (8006630 <HAL_RCC_GetPCLK1Freq+0x28>)
 800661e:	5ccb      	ldrb	r3, [r1, r3]
 8006620:	f003 031f 	and.w	r3, r3, #31
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006628:	4618      	mov	r0, r3
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40021000 	.word	0x40021000
 8006630:	0800e1e4 	.word	0x0800e1e4

08006634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006638:	f7ff ffda 	bl	80065f0 <HAL_RCC_GetHCLKFreq>
 800663c:	4602      	mov	r2, r0
 800663e:	4b06      	ldr	r3, [pc, #24]	@ (8006658 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	0adb      	lsrs	r3, r3, #11
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	4904      	ldr	r1, [pc, #16]	@ (800665c <HAL_RCC_GetPCLK2Freq+0x28>)
 800664a:	5ccb      	ldrb	r3, [r1, r3]
 800664c:	f003 031f 	and.w	r3, r3, #31
 8006650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006654:	4618      	mov	r0, r3
 8006656:	bd80      	pop	{r7, pc}
 8006658:	40021000 	.word	0x40021000
 800665c:	0800e1e4 	.word	0x0800e1e4

08006660 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006666:	4b1e      	ldr	r3, [pc, #120]	@ (80066e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006670:	4b1b      	ldr	r3, [pc, #108]	@ (80066e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	091b      	lsrs	r3, r3, #4
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	3301      	adds	r3, #1
 800667c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	2b03      	cmp	r3, #3
 8006682:	d10c      	bne.n	800669e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006684:	4a17      	ldr	r2, [pc, #92]	@ (80066e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	fbb2 f3f3 	udiv	r3, r2, r3
 800668c:	4a14      	ldr	r2, [pc, #80]	@ (80066e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800668e:	68d2      	ldr	r2, [r2, #12]
 8006690:	0a12      	lsrs	r2, r2, #8
 8006692:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006696:	fb02 f303 	mul.w	r3, r2, r3
 800669a:	617b      	str	r3, [r7, #20]
    break;
 800669c:	e00c      	b.n	80066b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800669e:	4a12      	ldr	r2, [pc, #72]	@ (80066e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066a6:	4a0e      	ldr	r2, [pc, #56]	@ (80066e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066a8:	68d2      	ldr	r2, [r2, #12]
 80066aa:	0a12      	lsrs	r2, r2, #8
 80066ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80066b0:	fb02 f303 	mul.w	r3, r2, r3
 80066b4:	617b      	str	r3, [r7, #20]
    break;
 80066b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80066b8:	4b09      	ldr	r3, [pc, #36]	@ (80066e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	0e5b      	lsrs	r3, r3, #25
 80066be:	f003 0303 	and.w	r3, r3, #3
 80066c2:	3301      	adds	r3, #1
 80066c4:	005b      	lsls	r3, r3, #1
 80066c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80066d2:	687b      	ldr	r3, [r7, #4]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	371c      	adds	r7, #28
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	40021000 	.word	0x40021000
 80066e4:	02dc6c00 	.word	0x02dc6c00
 80066e8:	00f42400 	.word	0x00f42400

080066ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066f4:	2300      	movs	r3, #0
 80066f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066f8:	2300      	movs	r3, #0
 80066fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006704:	2b00      	cmp	r3, #0
 8006706:	f000 8098 	beq.w	800683a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800670a:	2300      	movs	r3, #0
 800670c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800670e:	4b43      	ldr	r3, [pc, #268]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10d      	bne.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800671a:	4b40      	ldr	r3, [pc, #256]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800671c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800671e:	4a3f      	ldr	r2, [pc, #252]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006724:	6593      	str	r3, [r2, #88]	@ 0x58
 8006726:	4b3d      	ldr	r3, [pc, #244]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800672a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800672e:	60bb      	str	r3, [r7, #8]
 8006730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006732:	2301      	movs	r3, #1
 8006734:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006736:	4b3a      	ldr	r3, [pc, #232]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a39      	ldr	r2, [pc, #228]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800673c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006740:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006742:	f7fc fe85 	bl	8003450 <HAL_GetTick>
 8006746:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006748:	e009      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800674a:	f7fc fe81 	bl	8003450 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d902      	bls.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	74fb      	strb	r3, [r7, #19]
        break;
 800675c:	e005      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800675e:	4b30      	ldr	r3, [pc, #192]	@ (8006820 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0ef      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800676a:	7cfb      	ldrb	r3, [r7, #19]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d159      	bne.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006770:	4b2a      	ldr	r3, [pc, #168]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800677a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01e      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006786:	697a      	ldr	r2, [r7, #20]
 8006788:	429a      	cmp	r2, r3
 800678a:	d019      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800678c:	4b23      	ldr	r3, [pc, #140]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800678e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006792:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006796:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006798:	4b20      	ldr	r3, [pc, #128]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800679e:	4a1f      	ldr	r2, [pc, #124]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80067a8:	4b1c      	ldr	r3, [pc, #112]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	4a1b      	ldr	r2, [pc, #108]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80067b8:	4a18      	ldr	r2, [pc, #96]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d016      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ca:	f7fc fe41 	bl	8003450 <HAL_GetTick>
 80067ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067d0:	e00b      	b.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d2:	f7fc fe3d 	bl	8003450 <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d902      	bls.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	74fb      	strb	r3, [r7, #19]
            break;
 80067e8:	e006      	b.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ea:	4b0c      	ldr	r3, [pc, #48]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f0:	f003 0302 	and.w	r3, r3, #2
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0ec      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80067f8:	7cfb      	ldrb	r3, [r7, #19]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067fe:	4b07      	ldr	r3, [pc, #28]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006804:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800680c:	4903      	ldr	r1, [pc, #12]	@ (800681c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800680e:	4313      	orrs	r3, r2
 8006810:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006814:	e008      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006816:	7cfb      	ldrb	r3, [r7, #19]
 8006818:	74bb      	strb	r3, [r7, #18]
 800681a:	e005      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800681c:	40021000 	.word	0x40021000
 8006820:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006824:	7cfb      	ldrb	r3, [r7, #19]
 8006826:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006828:	7c7b      	ldrb	r3, [r7, #17]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d105      	bne.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800682e:	4ba7      	ldr	r3, [pc, #668]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006832:	4aa6      	ldr	r2, [pc, #664]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006834:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006838:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00a      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006846:	4ba1      	ldr	r3, [pc, #644]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684c:	f023 0203 	bic.w	r2, r3, #3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	499d      	ldr	r1, [pc, #628]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006856:	4313      	orrs	r3, r2
 8006858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006868:	4b98      	ldr	r3, [pc, #608]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800686a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800686e:	f023 020c 	bic.w	r2, r3, #12
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	4995      	ldr	r1, [pc, #596]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006878:	4313      	orrs	r3, r2
 800687a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800688a:	4b90      	ldr	r3, [pc, #576]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800688c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006890:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	498c      	ldr	r1, [pc, #560]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800689a:	4313      	orrs	r3, r2
 800689c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0308 	and.w	r3, r3, #8
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00a      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068ac:	4b87      	ldr	r3, [pc, #540]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	4984      	ldr	r1, [pc, #528]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068bc:	4313      	orrs	r3, r2
 80068be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0310 	and.w	r3, r3, #16
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00a      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068ce:	4b7f      	ldr	r3, [pc, #508]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	497b      	ldr	r1, [pc, #492]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0320 	and.w	r3, r3, #32
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068f0:	4b76      	ldr	r3, [pc, #472]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80068f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	4973      	ldr	r1, [pc, #460]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006900:	4313      	orrs	r3, r2
 8006902:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006912:	4b6e      	ldr	r3, [pc, #440]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006918:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	69db      	ldr	r3, [r3, #28]
 8006920:	496a      	ldr	r1, [pc, #424]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006922:	4313      	orrs	r3, r2
 8006924:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00a      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006934:	4b65      	ldr	r3, [pc, #404]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800693a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	4962      	ldr	r1, [pc, #392]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006944:	4313      	orrs	r3, r2
 8006946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006956:	4b5d      	ldr	r3, [pc, #372]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800695c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006964:	4959      	ldr	r1, [pc, #356]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006966:	4313      	orrs	r3, r2
 8006968:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00a      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006978:	4b54      	ldr	r3, [pc, #336]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800697a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800697e:	f023 0203 	bic.w	r2, r3, #3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006986:	4951      	ldr	r1, [pc, #324]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006988:	4313      	orrs	r3, r2
 800698a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800699a:	4b4c      	ldr	r3, [pc, #304]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800699c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a8:	4948      	ldr	r1, [pc, #288]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d015      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80069bc:	4b43      	ldr	r3, [pc, #268]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ca:	4940      	ldr	r1, [pc, #256]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069da:	d105      	bne.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069dc:	4b3b      	ldr	r3, [pc, #236]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	4a3a      	ldr	r2, [pc, #232]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d015      	beq.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069f4:	4b35      	ldr	r3, [pc, #212]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80069f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a02:	4932      	ldr	r1, [pc, #200]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a12:	d105      	bne.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a14:	4b2d      	ldr	r3, [pc, #180]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4a2c      	ldr	r2, [pc, #176]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a1e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d015      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a2c:	4b27      	ldr	r3, [pc, #156]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a32:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3a:	4924      	ldr	r1, [pc, #144]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a4a:	d105      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	4a1e      	ldr	r2, [pc, #120]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a56:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d015      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a64:	4b19      	ldr	r3, [pc, #100]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a72:	4916      	ldr	r1, [pc, #88]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a74:	4313      	orrs	r3, r2
 8006a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a82:	d105      	bne.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a84:	4b11      	ldr	r3, [pc, #68]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	4a10      	ldr	r2, [pc, #64]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a8e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d019      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aaa:	4908      	ldr	r1, [pc, #32]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aba:	d109      	bne.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006abc:	4b03      	ldr	r3, [pc, #12]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	4a02      	ldr	r2, [pc, #8]	@ (8006acc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ac6:	60d3      	str	r3, [r2, #12]
 8006ac8:	e002      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006aca:	bf00      	nop
 8006acc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d015      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006adc:	4b29      	ldr	r3, [pc, #164]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006aea:	4926      	ldr	r1, [pc, #152]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006af6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006afa:	d105      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006afc:	4b21      	ldr	r3, [pc, #132]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	4a20      	ldr	r2, [pc, #128]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b06:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d015      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006b14:	4b1b      	ldr	r3, [pc, #108]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b1a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b22:	4918      	ldr	r1, [pc, #96]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b32:	d105      	bne.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b34:	4b13      	ldr	r3, [pc, #76]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	4a12      	ldr	r2, [pc, #72]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b3e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d015      	beq.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5a:	490a      	ldr	r1, [pc, #40]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b6a:	d105      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b6c:	4b05      	ldr	r3, [pc, #20]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	4a04      	ldr	r2, [pc, #16]	@ (8006b84 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b76:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006b78:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3718      	adds	r7, #24
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	40021000 	.word	0x40021000

08006b88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	e09d      	b.n	8006cd6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d108      	bne.n	8006bb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006baa:	d009      	beq.n	8006bc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	61da      	str	r2, [r3, #28]
 8006bb2:	e005      	b.n	8006bc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d106      	bne.n	8006be0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7fb fdc0 	bl	8002760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2202      	movs	r2, #2
 8006be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bf6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c00:	d902      	bls.n	8006c08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
 8006c06:	e002      	b.n	8006c0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006c16:	d007      	beq.n	8006c28 <HAL_SPI_Init+0xa0>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c20:	d002      	beq.n	8006c28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f003 0302 	and.w	r3, r3, #2
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	695b      	ldr	r3, [r3, #20]
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c56:	431a      	orrs	r2, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c60:	431a      	orrs	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c6a:	ea42 0103 	orr.w	r1, r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c72:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	0c1b      	lsrs	r3, r3, #16
 8006c84:	f003 0204 	and.w	r2, r3, #4
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	431a      	orrs	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c96:	f003 0308 	and.w	r3, r3, #8
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006ca4:	ea42 0103 	orr.w	r1, r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	430a      	orrs	r2, r1
 8006cb4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cc4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3710      	adds	r7, #16
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cde:	b580      	push	{r7, lr}
 8006ce0:	b088      	sub	sp, #32
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	60f8      	str	r0, [r7, #12]
 8006ce6:	60b9      	str	r1, [r7, #8]
 8006ce8:	603b      	str	r3, [r7, #0]
 8006cea:	4613      	mov	r3, r2
 8006cec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_SPI_Transmit+0x22>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e15f      	b.n	8006fc0 <HAL_SPI_Transmit+0x2e2>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d08:	f7fc fba2 	bl	8003450 <HAL_GetTick>
 8006d0c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006d0e:	88fb      	ldrh	r3, [r7, #6]
 8006d10:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d002      	beq.n	8006d24 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006d1e:	2302      	movs	r3, #2
 8006d20:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d22:	e148      	b.n	8006fb6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d002      	beq.n	8006d30 <HAL_SPI_Transmit+0x52>
 8006d2a:	88fb      	ldrh	r3, [r7, #6]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d102      	bne.n	8006d36 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d34:	e13f      	b.n	8006fb6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2203      	movs	r2, #3
 8006d3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	88fa      	ldrh	r2, [r7, #6]
 8006d4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	88fa      	ldrh	r2, [r7, #6]
 8006d54:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d80:	d10f      	bne.n	8006da2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006da0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dac:	2b40      	cmp	r3, #64	@ 0x40
 8006dae:	d007      	beq.n	8006dc0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006dc8:	d94f      	bls.n	8006e6a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <HAL_SPI_Transmit+0xfa>
 8006dd2:	8afb      	ldrh	r3, [r7, #22]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d142      	bne.n	8006e5e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ddc:	881a      	ldrh	r2, [r3, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de8:	1c9a      	adds	r2, r3, #2
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	3b01      	subs	r3, #1
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006dfc:	e02f      	b.n	8006e5e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 0302 	and.w	r3, r3, #2
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d112      	bne.n	8006e32 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e10:	881a      	ldrh	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e1c:	1c9a      	adds	r2, r3, #2
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	3b01      	subs	r3, #1
 8006e2a:	b29a      	uxth	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e30:	e015      	b.n	8006e5e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e32:	f7fc fb0d 	bl	8003450 <HAL_GetTick>
 8006e36:	4602      	mov	r2, r0
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d803      	bhi.n	8006e4a <HAL_SPI_Transmit+0x16c>
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e48:	d102      	bne.n	8006e50 <HAL_SPI_Transmit+0x172>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d106      	bne.n	8006e5e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006e5c:	e0ab      	b.n	8006fb6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1ca      	bne.n	8006dfe <HAL_SPI_Transmit+0x120>
 8006e68:	e080      	b.n	8006f6c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d002      	beq.n	8006e78 <HAL_SPI_Transmit+0x19a>
 8006e72:	8afb      	ldrh	r3, [r7, #22]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d174      	bne.n	8006f62 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d912      	bls.n	8006ea8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e86:	881a      	ldrh	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e92:	1c9a      	adds	r2, r3, #2
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	3b02      	subs	r3, #2
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ea6:	e05c      	b.n	8006f62 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eba:	1c5a      	adds	r2, r3, #1
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006ece:	e048      	b.n	8006f62 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d12b      	bne.n	8006f36 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d912      	bls.n	8006f0e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eec:	881a      	ldrh	r2, [r3, #0]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef8:	1c9a      	adds	r2, r3, #2
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	3b02      	subs	r3, #2
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f0c:	e029      	b.n	8006f62 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	330c      	adds	r3, #12
 8006f18:	7812      	ldrb	r2, [r2, #0]
 8006f1a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f34:	e015      	b.n	8006f62 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f36:	f7fc fa8b 	bl	8003450 <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d803      	bhi.n	8006f4e <HAL_SPI_Transmit+0x270>
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4c:	d102      	bne.n	8006f54 <HAL_SPI_Transmit+0x276>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d106      	bne.n	8006f62 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006f60:	e029      	b.n	8006fb6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1b1      	bne.n	8006ed0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	6839      	ldr	r1, [r7, #0]
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f000 f947 	bl	8007204 <SPI_EndRxTxTransaction>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d002      	beq.n	8006f82 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10a      	bne.n	8006fa0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	613b      	str	r3, [r7, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	613b      	str	r3, [r7, #16]
 8006f9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	77fb      	strb	r3, [r7, #31]
 8006fac:	e003      	b.n	8006fb6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006fbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3720      	adds	r7, #32
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b088      	sub	sp, #32
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fd8:	f7fc fa3a 	bl	8003450 <HAL_GetTick>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe0:	1a9b      	subs	r3, r3, r2
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	4413      	add	r3, r2
 8006fe6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fe8:	f7fc fa32 	bl	8003450 <HAL_GetTick>
 8006fec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006fee:	4b39      	ldr	r3, [pc, #228]	@ (80070d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	015b      	lsls	r3, r3, #5
 8006ff4:	0d1b      	lsrs	r3, r3, #20
 8006ff6:	69fa      	ldr	r2, [r7, #28]
 8006ff8:	fb02 f303 	mul.w	r3, r2, r3
 8006ffc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ffe:	e054      	b.n	80070aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007006:	d050      	beq.n	80070aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007008:	f7fc fa22 	bl	8003450 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	69fa      	ldr	r2, [r7, #28]
 8007014:	429a      	cmp	r2, r3
 8007016:	d902      	bls.n	800701e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d13d      	bne.n	800709a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	685a      	ldr	r2, [r3, #4]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800702c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007036:	d111      	bne.n	800705c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007040:	d004      	beq.n	800704c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800704a:	d107      	bne.n	800705c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800705a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007064:	d10f      	bne.n	8007086 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007084:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e017      	b.n	80070ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	3b01      	subs	r3, #1
 80070a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4013      	ands	r3, r2
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	bf0c      	ite	eq
 80070ba:	2301      	moveq	r3, #1
 80070bc:	2300      	movne	r3, #0
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	461a      	mov	r2, r3
 80070c2:	79fb      	ldrb	r3, [r7, #7]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d19b      	bne.n	8007000 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3720      	adds	r7, #32
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	2000000c 	.word	0x2000000c

080070d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b08a      	sub	sp, #40	@ 0x28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80070ea:	f7fc f9b1 	bl	8003450 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f2:	1a9b      	subs	r3, r3, r2
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	4413      	add	r3, r2
 80070f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80070fa:	f7fc f9a9 	bl	8003450 <HAL_GetTick>
 80070fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007108:	4b3d      	ldr	r3, [pc, #244]	@ (8007200 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	4613      	mov	r3, r2
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	00da      	lsls	r2, r3, #3
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	0d1b      	lsrs	r3, r3, #20
 8007118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800711a:	fb02 f303 	mul.w	r3, r2, r3
 800711e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007120:	e060      	b.n	80071e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007128:	d107      	bne.n	800713a <SPI_WaitFifoStateUntilTimeout+0x62>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d104      	bne.n	800713a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	b2db      	uxtb	r3, r3
 8007136:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007138:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007140:	d050      	beq.n	80071e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007142:	f7fc f985 	bl	8003450 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	6a3b      	ldr	r3, [r7, #32]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800714e:	429a      	cmp	r2, r3
 8007150:	d902      	bls.n	8007158 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	2b00      	cmp	r3, #0
 8007156:	d13d      	bne.n	80071d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007166:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007170:	d111      	bne.n	8007196 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800717a:	d004      	beq.n	8007186 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007184:	d107      	bne.n	8007196 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007194:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800719e:	d10f      	bne.n	80071c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80071ae:	601a      	str	r2, [r3, #0]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e010      	b.n	80071f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d101      	bne.n	80071de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80071da:	2300      	movs	r3, #0
 80071dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	4013      	ands	r3, r2
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d196      	bne.n	8007122 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3728      	adds	r7, #40	@ 0x28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	2000000c 	.word	0x2000000c

08007204 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af02      	add	r7, sp, #8
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f7ff ff5b 	bl	80070d8 <SPI_WaitFifoStateUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d007      	beq.n	8007238 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722c:	f043 0220 	orr.w	r2, r3, #32
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	e027      	b.n	8007288 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	2200      	movs	r2, #0
 8007240:	2180      	movs	r1, #128	@ 0x80
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff fec0 	bl	8006fc8 <SPI_WaitFlagStateUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d007      	beq.n	800725e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007252:	f043 0220 	orr.w	r2, r3, #32
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e014      	b.n	8007288 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	2200      	movs	r2, #0
 8007266:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f7ff ff34 	bl	80070d8 <SPI_WaitFifoStateUntilTimeout>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d007      	beq.n	8007286 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800727a:	f043 0220 	orr.w	r2, r3, #32
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e000      	b.n	8007288 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007286:	2300      	movs	r3, #0
}
 8007288:	4618      	mov	r0, r3
 800728a:	3710      	adds	r7, #16
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b082      	sub	sp, #8
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e049      	b.n	8007336 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d106      	bne.n	80072bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f7fb fa96 	bl	80027e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2202      	movs	r2, #2
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	3304      	adds	r3, #4
 80072cc:	4619      	mov	r1, r3
 80072ce:	4610      	mov	r0, r2
 80072d0:	f001 f8f0 	bl	80084b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3708      	adds	r7, #8
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
	...

08007340 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b01      	cmp	r3, #1
 8007352:	d001      	beq.n	8007358 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e054      	b.n	8007402 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68da      	ldr	r2, [r3, #12]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a26      	ldr	r2, [pc, #152]	@ (8007410 <HAL_TIM_Base_Start_IT+0xd0>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d022      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007382:	d01d      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a22      	ldr	r2, [pc, #136]	@ (8007414 <HAL_TIM_Base_Start_IT+0xd4>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d018      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a21      	ldr	r2, [pc, #132]	@ (8007418 <HAL_TIM_Base_Start_IT+0xd8>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d013      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a1f      	ldr	r2, [pc, #124]	@ (800741c <HAL_TIM_Base_Start_IT+0xdc>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00e      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007420 <HAL_TIM_Base_Start_IT+0xe0>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d009      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1c      	ldr	r2, [pc, #112]	@ (8007424 <HAL_TIM_Base_Start_IT+0xe4>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d004      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x80>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007428 <HAL_TIM_Base_Start_IT+0xe8>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d115      	bne.n	80073ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	4b19      	ldr	r3, [pc, #100]	@ (800742c <HAL_TIM_Base_Start_IT+0xec>)
 80073c8:	4013      	ands	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b06      	cmp	r3, #6
 80073d0:	d015      	beq.n	80073fe <HAL_TIM_Base_Start_IT+0xbe>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073d8:	d011      	beq.n	80073fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f042 0201 	orr.w	r2, r2, #1
 80073e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ea:	e008      	b.n	80073fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f042 0201 	orr.w	r2, r2, #1
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	e000      	b.n	8007400 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40012c00 	.word	0x40012c00
 8007414:	40000400 	.word	0x40000400
 8007418:	40000800 	.word	0x40000800
 800741c:	40000c00 	.word	0x40000c00
 8007420:	40013400 	.word	0x40013400
 8007424:	40014000 	.word	0x40014000
 8007428:	40015000 	.word	0x40015000
 800742c:	00010007 	.word	0x00010007

08007430 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68da      	ldr	r2, [r3, #12]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f022 0201 	bic.w	r2, r2, #1
 8007446:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6a1a      	ldr	r2, [r3, #32]
 800744e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007452:	4013      	ands	r3, r2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d10f      	bne.n	8007478 <HAL_TIM_Base_Stop_IT+0x48>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	6a1a      	ldr	r2, [r3, #32]
 800745e:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007462:	4013      	ands	r3, r2
 8007464:	2b00      	cmp	r3, #0
 8007466:	d107      	bne.n	8007478 <HAL_TIM_Base_Stop_IT+0x48>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0201 	bic.w	r2, r2, #1
 8007476:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	370c      	adds	r7, #12
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b082      	sub	sp, #8
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d101      	bne.n	80074a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e049      	b.n	8007534 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d106      	bne.n	80074ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f841 	bl	800753c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2202      	movs	r2, #2
 80074be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	3304      	adds	r3, #4
 80074ca:	4619      	mov	r1, r3
 80074cc:	4610      	mov	r0, r2
 80074ce:	f000 fff1 	bl	80084b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2201      	movs	r2, #1
 80074d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2201      	movs	r2, #1
 800750e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007532:	2300      	movs	r3, #0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
 800755c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800755e:	2300      	movs	r3, #0
 8007560:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d109      	bne.n	800757c <HAL_TIM_PWM_Start_DMA+0x2c>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800756e:	b2db      	uxtb	r3, r3
 8007570:	2b02      	cmp	r3, #2
 8007572:	bf0c      	ite	eq
 8007574:	2301      	moveq	r3, #1
 8007576:	2300      	movne	r3, #0
 8007578:	b2db      	uxtb	r3, r3
 800757a:	e03c      	b.n	80075f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	2b04      	cmp	r3, #4
 8007580:	d109      	bne.n	8007596 <HAL_TIM_PWM_Start_DMA+0x46>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007588:	b2db      	uxtb	r3, r3
 800758a:	2b02      	cmp	r3, #2
 800758c:	bf0c      	ite	eq
 800758e:	2301      	moveq	r3, #1
 8007590:	2300      	movne	r3, #0
 8007592:	b2db      	uxtb	r3, r3
 8007594:	e02f      	b.n	80075f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	2b08      	cmp	r3, #8
 800759a:	d109      	bne.n	80075b0 <HAL_TIM_PWM_Start_DMA+0x60>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	bf0c      	ite	eq
 80075a8:	2301      	moveq	r3, #1
 80075aa:	2300      	movne	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	e022      	b.n	80075f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b0c      	cmp	r3, #12
 80075b4:	d109      	bne.n	80075ca <HAL_TIM_PWM_Start_DMA+0x7a>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	bf0c      	ite	eq
 80075c2:	2301      	moveq	r3, #1
 80075c4:	2300      	movne	r3, #0
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	e015      	b.n	80075f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b10      	cmp	r3, #16
 80075ce:	d109      	bne.n	80075e4 <HAL_TIM_PWM_Start_DMA+0x94>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b02      	cmp	r3, #2
 80075da:	bf0c      	ite	eq
 80075dc:	2301      	moveq	r3, #1
 80075de:	2300      	movne	r3, #0
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	e008      	b.n	80075f6 <HAL_TIM_PWM_Start_DMA+0xa6>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	bf0c      	ite	eq
 80075f0:	2301      	moveq	r3, #1
 80075f2:	2300      	movne	r3, #0
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80075fa:	2302      	movs	r3, #2
 80075fc:	e1b5      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d109      	bne.n	8007618 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b01      	cmp	r3, #1
 800760e:	bf0c      	ite	eq
 8007610:	2301      	moveq	r3, #1
 8007612:	2300      	movne	r3, #0
 8007614:	b2db      	uxtb	r3, r3
 8007616:	e03c      	b.n	8007692 <HAL_TIM_PWM_Start_DMA+0x142>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2b04      	cmp	r3, #4
 800761c:	d109      	bne.n	8007632 <HAL_TIM_PWM_Start_DMA+0xe2>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007624:	b2db      	uxtb	r3, r3
 8007626:	2b01      	cmp	r3, #1
 8007628:	bf0c      	ite	eq
 800762a:	2301      	moveq	r3, #1
 800762c:	2300      	movne	r3, #0
 800762e:	b2db      	uxtb	r3, r3
 8007630:	e02f      	b.n	8007692 <HAL_TIM_PWM_Start_DMA+0x142>
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2b08      	cmp	r3, #8
 8007636:	d109      	bne.n	800764c <HAL_TIM_PWM_Start_DMA+0xfc>
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800763e:	b2db      	uxtb	r3, r3
 8007640:	2b01      	cmp	r3, #1
 8007642:	bf0c      	ite	eq
 8007644:	2301      	moveq	r3, #1
 8007646:	2300      	movne	r3, #0
 8007648:	b2db      	uxtb	r3, r3
 800764a:	e022      	b.n	8007692 <HAL_TIM_PWM_Start_DMA+0x142>
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	2b0c      	cmp	r3, #12
 8007650:	d109      	bne.n	8007666 <HAL_TIM_PWM_Start_DMA+0x116>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b01      	cmp	r3, #1
 800765c:	bf0c      	ite	eq
 800765e:	2301      	moveq	r3, #1
 8007660:	2300      	movne	r3, #0
 8007662:	b2db      	uxtb	r3, r3
 8007664:	e015      	b.n	8007692 <HAL_TIM_PWM_Start_DMA+0x142>
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2b10      	cmp	r3, #16
 800766a:	d109      	bne.n	8007680 <HAL_TIM_PWM_Start_DMA+0x130>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b01      	cmp	r3, #1
 8007676:	bf0c      	ite	eq
 8007678:	2301      	moveq	r3, #1
 800767a:	2300      	movne	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	e008      	b.n	8007692 <HAL_TIM_PWM_Start_DMA+0x142>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007686:	b2db      	uxtb	r3, r3
 8007688:	2b01      	cmp	r3, #1
 800768a:	bf0c      	ite	eq
 800768c:	2301      	moveq	r3, #1
 800768e:	2300      	movne	r3, #0
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d034      	beq.n	8007700 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d002      	beq.n	80076a2 <HAL_TIM_PWM_Start_DMA+0x152>
 800769c:	887b      	ldrh	r3, [r7, #2]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e161      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d104      	bne.n	80076b6 <HAL_TIM_PWM_Start_DMA+0x166>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076b4:	e026      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	2b04      	cmp	r3, #4
 80076ba:	d104      	bne.n	80076c6 <HAL_TIM_PWM_Start_DMA+0x176>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076c4:	e01e      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	2b08      	cmp	r3, #8
 80076ca:	d104      	bne.n	80076d6 <HAL_TIM_PWM_Start_DMA+0x186>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2202      	movs	r2, #2
 80076d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076d4:	e016      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2b0c      	cmp	r3, #12
 80076da:	d104      	bne.n	80076e6 <HAL_TIM_PWM_Start_DMA+0x196>
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2202      	movs	r2, #2
 80076e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e4:	e00e      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	2b10      	cmp	r3, #16
 80076ea:	d104      	bne.n	80076f6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2202      	movs	r2, #2
 80076f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076f4:	e006      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2202      	movs	r2, #2
 80076fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076fe:	e001      	b.n	8007704 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e132      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	2b0c      	cmp	r3, #12
 8007708:	f200 80ae 	bhi.w	8007868 <HAL_TIM_PWM_Start_DMA+0x318>
 800770c:	a201      	add	r2, pc, #4	@ (adr r2, 8007714 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800770e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007712:	bf00      	nop
 8007714:	08007749 	.word	0x08007749
 8007718:	08007869 	.word	0x08007869
 800771c:	08007869 	.word	0x08007869
 8007720:	08007869 	.word	0x08007869
 8007724:	08007791 	.word	0x08007791
 8007728:	08007869 	.word	0x08007869
 800772c:	08007869 	.word	0x08007869
 8007730:	08007869 	.word	0x08007869
 8007734:	080077d9 	.word	0x080077d9
 8007738:	08007869 	.word	0x08007869
 800773c:	08007869 	.word	0x08007869
 8007740:	08007869 	.word	0x08007869
 8007744:	08007821 	.word	0x08007821
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774c:	4a89      	ldr	r2, [pc, #548]	@ (8007974 <HAL_TIM_PWM_Start_DMA+0x424>)
 800774e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007754:	4a88      	ldr	r2, [pc, #544]	@ (8007978 <HAL_TIM_PWM_Start_DMA+0x428>)
 8007756:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775c:	4a87      	ldr	r2, [pc, #540]	@ (800797c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800775e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007764:	6879      	ldr	r1, [r7, #4]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3334      	adds	r3, #52	@ 0x34
 800776c:	461a      	mov	r2, r3
 800776e:	887b      	ldrh	r3, [r7, #2]
 8007770:	f7fd fd84 	bl	800527c <HAL_DMA_Start_IT>
 8007774:	4603      	mov	r3, r0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d001      	beq.n	800777e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e0f5      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68da      	ldr	r2, [r3, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800778c:	60da      	str	r2, [r3, #12]
      break;
 800778e:	e06e      	b.n	800786e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007794:	4a77      	ldr	r2, [pc, #476]	@ (8007974 <HAL_TIM_PWM_Start_DMA+0x424>)
 8007796:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779c:	4a76      	ldr	r2, [pc, #472]	@ (8007978 <HAL_TIM_PWM_Start_DMA+0x428>)
 800779e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a4:	4a75      	ldr	r2, [pc, #468]	@ (800797c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80077a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80077ac:	6879      	ldr	r1, [r7, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3338      	adds	r3, #56	@ 0x38
 80077b4:	461a      	mov	r2, r3
 80077b6:	887b      	ldrh	r3, [r7, #2]
 80077b8:	f7fd fd60 	bl	800527c <HAL_DMA_Start_IT>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d001      	beq.n	80077c6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e0d1      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68da      	ldr	r2, [r3, #12]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077d4:	60da      	str	r2, [r3, #12]
      break;
 80077d6:	e04a      	b.n	800786e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077dc:	4a65      	ldr	r2, [pc, #404]	@ (8007974 <HAL_TIM_PWM_Start_DMA+0x424>)
 80077de:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e4:	4a64      	ldr	r2, [pc, #400]	@ (8007978 <HAL_TIM_PWM_Start_DMA+0x428>)
 80077e6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ec:	4a63      	ldr	r2, [pc, #396]	@ (800797c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80077ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	333c      	adds	r3, #60	@ 0x3c
 80077fc:	461a      	mov	r2, r3
 80077fe:	887b      	ldrh	r3, [r7, #2]
 8007800:	f7fd fd3c 	bl	800527c <HAL_DMA_Start_IT>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d001      	beq.n	800780e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e0ad      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800781c:	60da      	str	r2, [r3, #12]
      break;
 800781e:	e026      	b.n	800786e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007824:	4a53      	ldr	r2, [pc, #332]	@ (8007974 <HAL_TIM_PWM_Start_DMA+0x424>)
 8007826:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782c:	4a52      	ldr	r2, [pc, #328]	@ (8007978 <HAL_TIM_PWM_Start_DMA+0x428>)
 800782e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007834:	4a51      	ldr	r2, [pc, #324]	@ (800797c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8007836:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800783c:	6879      	ldr	r1, [r7, #4]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3340      	adds	r3, #64	@ 0x40
 8007844:	461a      	mov	r2, r3
 8007846:	887b      	ldrh	r3, [r7, #2]
 8007848:	f7fd fd18 	bl	800527c <HAL_DMA_Start_IT>
 800784c:	4603      	mov	r3, r0
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e089      	b.n	800796a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68da      	ldr	r2, [r3, #12]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007864:	60da      	str	r2, [r3, #12]
      break;
 8007866:	e002      	b.n	800786e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	75fb      	strb	r3, [r7, #23]
      break;
 800786c:	bf00      	nop
  }

  if (status == HAL_OK)
 800786e:	7dfb      	ldrb	r3, [r7, #23]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d179      	bne.n	8007968 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2201      	movs	r2, #1
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	4618      	mov	r0, r3
 800787e:	f001 fa93 	bl	8008da8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a3e      	ldr	r2, [pc, #248]	@ (8007980 <HAL_TIM_PWM_Start_DMA+0x430>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d018      	beq.n	80078be <HAL_TIM_PWM_Start_DMA+0x36e>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a3c      	ldr	r2, [pc, #240]	@ (8007984 <HAL_TIM_PWM_Start_DMA+0x434>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d013      	beq.n	80078be <HAL_TIM_PWM_Start_DMA+0x36e>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a3b      	ldr	r2, [pc, #236]	@ (8007988 <HAL_TIM_PWM_Start_DMA+0x438>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d00e      	beq.n	80078be <HAL_TIM_PWM_Start_DMA+0x36e>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a39      	ldr	r2, [pc, #228]	@ (800798c <HAL_TIM_PWM_Start_DMA+0x43c>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d009      	beq.n	80078be <HAL_TIM_PWM_Start_DMA+0x36e>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a38      	ldr	r2, [pc, #224]	@ (8007990 <HAL_TIM_PWM_Start_DMA+0x440>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d004      	beq.n	80078be <HAL_TIM_PWM_Start_DMA+0x36e>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a36      	ldr	r2, [pc, #216]	@ (8007994 <HAL_TIM_PWM_Start_DMA+0x444>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d101      	bne.n	80078c2 <HAL_TIM_PWM_Start_DMA+0x372>
 80078be:	2301      	movs	r3, #1
 80078c0:	e000      	b.n	80078c4 <HAL_TIM_PWM_Start_DMA+0x374>
 80078c2:	2300      	movs	r3, #0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d007      	beq.n	80078d8 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80078d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a28      	ldr	r2, [pc, #160]	@ (8007980 <HAL_TIM_PWM_Start_DMA+0x430>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d022      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078ea:	d01d      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a29      	ldr	r2, [pc, #164]	@ (8007998 <HAL_TIM_PWM_Start_DMA+0x448>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d018      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a28      	ldr	r2, [pc, #160]	@ (800799c <HAL_TIM_PWM_Start_DMA+0x44c>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d013      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a26      	ldr	r2, [pc, #152]	@ (80079a0 <HAL_TIM_PWM_Start_DMA+0x450>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d00e      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a1d      	ldr	r2, [pc, #116]	@ (8007984 <HAL_TIM_PWM_Start_DMA+0x434>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d009      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a1b      	ldr	r2, [pc, #108]	@ (8007988 <HAL_TIM_PWM_Start_DMA+0x438>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d004      	beq.n	8007928 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a1c      	ldr	r2, [pc, #112]	@ (8007994 <HAL_TIM_PWM_Start_DMA+0x444>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d115      	bne.n	8007954 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689a      	ldr	r2, [r3, #8]
 800792e:	4b1d      	ldr	r3, [pc, #116]	@ (80079a4 <HAL_TIM_PWM_Start_DMA+0x454>)
 8007930:	4013      	ands	r3, r2
 8007932:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	2b06      	cmp	r3, #6
 8007938:	d015      	beq.n	8007966 <HAL_TIM_PWM_Start_DMA+0x416>
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007940:	d011      	beq.n	8007966 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f042 0201 	orr.w	r2, r2, #1
 8007950:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007952:	e008      	b.n	8007966 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0201 	orr.w	r2, r2, #1
 8007962:	601a      	str	r2, [r3, #0]
 8007964:	e000      	b.n	8007968 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007966:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop
 8007974:	080083a3 	.word	0x080083a3
 8007978:	0800844b 	.word	0x0800844b
 800797c:	08008311 	.word	0x08008311
 8007980:	40012c00 	.word	0x40012c00
 8007984:	40013400 	.word	0x40013400
 8007988:	40014000 	.word	0x40014000
 800798c:	40014400 	.word	0x40014400
 8007990:	40014800 	.word	0x40014800
 8007994:	40015000 	.word	0x40015000
 8007998:	40000400 	.word	0x40000400
 800799c:	40000800 	.word	0x40000800
 80079a0:	40000c00 	.word	0x40000c00
 80079a4:	00010007 	.word	0x00010007

080079a8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079b2:	2300      	movs	r3, #0
 80079b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	2b0c      	cmp	r3, #12
 80079ba:	d855      	bhi.n	8007a68 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80079bc:	a201      	add	r2, pc, #4	@ (adr r2, 80079c4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80079be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c2:	bf00      	nop
 80079c4:	080079f9 	.word	0x080079f9
 80079c8:	08007a69 	.word	0x08007a69
 80079cc:	08007a69 	.word	0x08007a69
 80079d0:	08007a69 	.word	0x08007a69
 80079d4:	08007a15 	.word	0x08007a15
 80079d8:	08007a69 	.word	0x08007a69
 80079dc:	08007a69 	.word	0x08007a69
 80079e0:	08007a69 	.word	0x08007a69
 80079e4:	08007a31 	.word	0x08007a31
 80079e8:	08007a69 	.word	0x08007a69
 80079ec:	08007a69 	.word	0x08007a69
 80079f0:	08007a69 	.word	0x08007a69
 80079f4:	08007a4d 	.word	0x08007a4d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68da      	ldr	r2, [r3, #12]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007a06:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7fd fd09 	bl	8005424 <HAL_DMA_Abort_IT>
      break;
 8007a12:	e02c      	b.n	8007a6e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68da      	ldr	r2, [r3, #12]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a22:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fd fcfb 	bl	8005424 <HAL_DMA_Abort_IT>
      break;
 8007a2e:	e01e      	b.n	8007a6e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a3e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7fd fced 	bl	8005424 <HAL_DMA_Abort_IT>
      break;
 8007a4a:	e010      	b.n	8007a6e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68da      	ldr	r2, [r3, #12]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a5a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7fd fcdf 	bl	8005424 <HAL_DMA_Abort_IT>
      break;
 8007a66:	e002      	b.n	8007a6e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a6e:	7bfb      	ldrb	r3, [r7, #15]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f040 8086 	bne.w	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	6839      	ldr	r1, [r7, #0]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f001 f992 	bl	8008da8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a40      	ldr	r2, [pc, #256]	@ (8007b8c <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d018      	beq.n	8007ac0 <HAL_TIM_PWM_Stop_DMA+0x118>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a3f      	ldr	r2, [pc, #252]	@ (8007b90 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d013      	beq.n	8007ac0 <HAL_TIM_PWM_Stop_DMA+0x118>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a3d      	ldr	r2, [pc, #244]	@ (8007b94 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d00e      	beq.n	8007ac0 <HAL_TIM_PWM_Stop_DMA+0x118>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a3c      	ldr	r2, [pc, #240]	@ (8007b98 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d009      	beq.n	8007ac0 <HAL_TIM_PWM_Stop_DMA+0x118>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a3a      	ldr	r2, [pc, #232]	@ (8007b9c <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d004      	beq.n	8007ac0 <HAL_TIM_PWM_Stop_DMA+0x118>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a39      	ldr	r2, [pc, #228]	@ (8007ba0 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d101      	bne.n	8007ac4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e000      	b.n	8007ac6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d017      	beq.n	8007afa <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	6a1a      	ldr	r2, [r3, #32]
 8007ad0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10f      	bne.n	8007afa <HAL_TIM_PWM_Stop_DMA+0x152>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	6a1a      	ldr	r2, [r3, #32]
 8007ae0:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007ae4:	4013      	ands	r3, r2
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d107      	bne.n	8007afa <HAL_TIM_PWM_Stop_DMA+0x152>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007af8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	6a1a      	ldr	r2, [r3, #32]
 8007b00:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b04:	4013      	ands	r3, r2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d10f      	bne.n	8007b2a <HAL_TIM_PWM_Stop_DMA+0x182>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007b14:	4013      	ands	r3, r2
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d107      	bne.n	8007b2a <HAL_TIM_PWM_Stop_DMA+0x182>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0201 	bic.w	r2, r2, #1
 8007b28:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d104      	bne.n	8007b3a <HAL_TIM_PWM_Stop_DMA+0x192>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b38:	e023      	b.n	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d104      	bne.n	8007b4a <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b48:	e01b      	b.n	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b08      	cmp	r3, #8
 8007b4e:	d104      	bne.n	8007b5a <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b58:	e013      	b.n	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b0c      	cmp	r3, #12
 8007b5e:	d104      	bne.n	8007b6a <HAL_TIM_PWM_Stop_DMA+0x1c2>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b68:	e00b      	b.n	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b10      	cmp	r3, #16
 8007b6e:	d104      	bne.n	8007b7a <HAL_TIM_PWM_Stop_DMA+0x1d2>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b78:	e003      	b.n	8007b82 <HAL_TIM_PWM_Stop_DMA+0x1da>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	40012c00 	.word	0x40012c00
 8007b90:	40013400 	.word	0x40013400
 8007b94:	40014000 	.word	0x40014000
 8007b98:	40014400 	.word	0x40014400
 8007b9c:	40014800 	.word	0x40014800
 8007ba0:	40015000 	.word	0x40015000

08007ba4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f003 0302 	and.w	r3, r3, #2
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d020      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f003 0302 	and.w	r3, r3, #2
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01b      	beq.n	8007c08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f06f 0202 	mvn.w	r2, #2
 8007bd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	f003 0303 	and.w	r3, r3, #3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fb5c 	bl	80082ac <HAL_TIM_IC_CaptureCallback>
 8007bf4:	e005      	b.n	8007c02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fb4e 	bl	8008298 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 fb5f 	bl	80082c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f003 0304 	and.w	r3, r3, #4
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d020      	beq.n	8007c54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f003 0304 	and.w	r3, r3, #4
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d01b      	beq.n	8007c54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f06f 0204 	mvn.w	r2, #4
 8007c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2202      	movs	r2, #2
 8007c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 fb36 	bl	80082ac <HAL_TIM_IC_CaptureCallback>
 8007c40:	e005      	b.n	8007c4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 fb28 	bl	8008298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fb39 	bl	80082c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f003 0308 	and.w	r3, r3, #8
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d020      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f003 0308 	and.w	r3, r3, #8
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01b      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f06f 0208 	mvn.w	r2, #8
 8007c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2204      	movs	r2, #4
 8007c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f003 0303 	and.w	r3, r3, #3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fb10 	bl	80082ac <HAL_TIM_IC_CaptureCallback>
 8007c8c:	e005      	b.n	8007c9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 fb02 	bl	8008298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fb13 	bl	80082c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f003 0310 	and.w	r3, r3, #16
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d020      	beq.n	8007cec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f003 0310 	and.w	r3, r3, #16
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d01b      	beq.n	8007cec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f06f 0210 	mvn.w	r2, #16
 8007cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2208      	movs	r2, #8
 8007cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	69db      	ldr	r3, [r3, #28]
 8007cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f000 faea 	bl	80082ac <HAL_TIM_IC_CaptureCallback>
 8007cd8:	e005      	b.n	8007ce6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fadc 	bl	8008298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 faed 	bl	80082c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00c      	beq.n	8007d10 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f003 0301 	and.w	r3, r3, #1
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d007      	beq.n	8007d10 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f06f 0201 	mvn.w	r2, #1
 8007d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f7f9 fe44 	bl	8001998 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00c      	beq.n	8007d3e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d007      	beq.n	8007d3e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f001 faaf 	bl	800929c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00c      	beq.n	8007d62 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d007      	beq.n	8007d62 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f001 faa7 	bl	80092b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00c      	beq.n	8007d86 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d007      	beq.n	8007d86 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fab1 	bl	80082e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f003 0320 	and.w	r3, r3, #32
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00c      	beq.n	8007daa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f003 0320 	and.w	r3, r3, #32
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d007      	beq.n	8007daa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f06f 0220 	mvn.w	r2, #32
 8007da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f001 fa6f 	bl	8009288 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00c      	beq.n	8007dce <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f001 fa7b 	bl	80092c4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00c      	beq.n	8007df2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d007      	beq.n	8007df2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007dea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f001 fa73 	bl	80092d8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00c      	beq.n	8007e16 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d007      	beq.n	8007e16 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f001 fa6b 	bl	80092ec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00c      	beq.n	8007e3a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d007      	beq.n	8007e3a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f001 fa63 	bl	8009300 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e3a:	bf00      	nop
 8007e3c:	3710      	adds	r7, #16
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
	...

08007e44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d101      	bne.n	8007e62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e5e:	2302      	movs	r3, #2
 8007e60:	e0ff      	b.n	8008062 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2201      	movs	r2, #1
 8007e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b14      	cmp	r3, #20
 8007e6e:	f200 80f0 	bhi.w	8008052 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007e72:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e78:	08007ecd 	.word	0x08007ecd
 8007e7c:	08008053 	.word	0x08008053
 8007e80:	08008053 	.word	0x08008053
 8007e84:	08008053 	.word	0x08008053
 8007e88:	08007f0d 	.word	0x08007f0d
 8007e8c:	08008053 	.word	0x08008053
 8007e90:	08008053 	.word	0x08008053
 8007e94:	08008053 	.word	0x08008053
 8007e98:	08007f4f 	.word	0x08007f4f
 8007e9c:	08008053 	.word	0x08008053
 8007ea0:	08008053 	.word	0x08008053
 8007ea4:	08008053 	.word	0x08008053
 8007ea8:	08007f8f 	.word	0x08007f8f
 8007eac:	08008053 	.word	0x08008053
 8007eb0:	08008053 	.word	0x08008053
 8007eb4:	08008053 	.word	0x08008053
 8007eb8:	08007fd1 	.word	0x08007fd1
 8007ebc:	08008053 	.word	0x08008053
 8007ec0:	08008053 	.word	0x08008053
 8007ec4:	08008053 	.word	0x08008053
 8007ec8:	08008011 	.word	0x08008011
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68b9      	ldr	r1, [r7, #8]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 fba2 	bl	800861c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	699a      	ldr	r2, [r3, #24]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f042 0208 	orr.w	r2, r2, #8
 8007ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	699a      	ldr	r2, [r3, #24]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 0204 	bic.w	r2, r2, #4
 8007ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6999      	ldr	r1, [r3, #24]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	691a      	ldr	r2, [r3, #16]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	430a      	orrs	r2, r1
 8007f08:	619a      	str	r2, [r3, #24]
      break;
 8007f0a:	e0a5      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68b9      	ldr	r1, [r7, #8]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f000 fc1c 	bl	8008750 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699a      	ldr	r2, [r3, #24]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699a      	ldr	r2, [r3, #24]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6999      	ldr	r1, [r3, #24]
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	021a      	lsls	r2, r3, #8
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	430a      	orrs	r2, r1
 8007f4a:	619a      	str	r2, [r3, #24]
      break;
 8007f4c:	e084      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	4618      	mov	r0, r3
 8007f56:	f000 fc8f 	bl	8008878 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	69da      	ldr	r2, [r3, #28]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0208 	orr.w	r2, r2, #8
 8007f68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69da      	ldr	r2, [r3, #28]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f022 0204 	bic.w	r2, r2, #4
 8007f78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69d9      	ldr	r1, [r3, #28]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	691a      	ldr	r2, [r3, #16]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	61da      	str	r2, [r3, #28]
      break;
 8007f8c:	e064      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68b9      	ldr	r1, [r7, #8]
 8007f94:	4618      	mov	r0, r3
 8007f96:	f000 fd01 	bl	800899c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69da      	ldr	r2, [r3, #28]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	69d9      	ldr	r1, [r3, #28]
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	021a      	lsls	r2, r3, #8
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	430a      	orrs	r2, r1
 8007fcc:	61da      	str	r2, [r3, #28]
      break;
 8007fce:	e043      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68b9      	ldr	r1, [r7, #8]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 fd74 	bl	8008ac4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f042 0208 	orr.w	r2, r2, #8
 8007fea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f022 0204 	bic.w	r2, r2, #4
 8007ffa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	691a      	ldr	r2, [r3, #16]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800800e:	e023      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68b9      	ldr	r1, [r7, #8]
 8008016:	4618      	mov	r0, r3
 8008018:	f000 fdbe 	bl	8008b98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800802a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800803a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	021a      	lsls	r2, r3, #8
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	430a      	orrs	r2, r1
 800804e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008050:	e002      	b.n	8008058 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	75fb      	strb	r3, [r7, #23]
      break;
 8008056:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008060:	7dfb      	ldrb	r3, [r7, #23]
}
 8008062:	4618      	mov	r0, r3
 8008064:	3718      	adds	r7, #24
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop

0800806c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008080:	2b01      	cmp	r3, #1
 8008082:	d101      	bne.n	8008088 <HAL_TIM_ConfigClockSource+0x1c>
 8008084:	2302      	movs	r3, #2
 8008086:	e0f6      	b.n	8008276 <HAL_TIM_ConfigClockSource+0x20a>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2201      	movs	r2, #1
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80080a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80080aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a6f      	ldr	r2, [pc, #444]	@ (8008280 <HAL_TIM_ConfigClockSource+0x214>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	f000 80c1 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 80080c8:	4a6d      	ldr	r2, [pc, #436]	@ (8008280 <HAL_TIM_ConfigClockSource+0x214>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	f200 80c6 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 80080d0:	4a6c      	ldr	r2, [pc, #432]	@ (8008284 <HAL_TIM_ConfigClockSource+0x218>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	f000 80b9 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 80080d8:	4a6a      	ldr	r2, [pc, #424]	@ (8008284 <HAL_TIM_ConfigClockSource+0x218>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	f200 80be 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 80080e0:	4a69      	ldr	r2, [pc, #420]	@ (8008288 <HAL_TIM_ConfigClockSource+0x21c>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	f000 80b1 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 80080e8:	4a67      	ldr	r2, [pc, #412]	@ (8008288 <HAL_TIM_ConfigClockSource+0x21c>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	f200 80b6 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 80080f0:	4a66      	ldr	r2, [pc, #408]	@ (800828c <HAL_TIM_ConfigClockSource+0x220>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	f000 80a9 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 80080f8:	4a64      	ldr	r2, [pc, #400]	@ (800828c <HAL_TIM_ConfigClockSource+0x220>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	f200 80ae 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008100:	4a63      	ldr	r2, [pc, #396]	@ (8008290 <HAL_TIM_ConfigClockSource+0x224>)
 8008102:	4293      	cmp	r3, r2
 8008104:	f000 80a1 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008108:	4a61      	ldr	r2, [pc, #388]	@ (8008290 <HAL_TIM_ConfigClockSource+0x224>)
 800810a:	4293      	cmp	r3, r2
 800810c:	f200 80a6 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008110:	4a60      	ldr	r2, [pc, #384]	@ (8008294 <HAL_TIM_ConfigClockSource+0x228>)
 8008112:	4293      	cmp	r3, r2
 8008114:	f000 8099 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008118:	4a5e      	ldr	r2, [pc, #376]	@ (8008294 <HAL_TIM_ConfigClockSource+0x228>)
 800811a:	4293      	cmp	r3, r2
 800811c:	f200 809e 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008120:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008124:	f000 8091 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008128:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800812c:	f200 8096 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008130:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008134:	f000 8089 	beq.w	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008138:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800813c:	f200 808e 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008144:	d03e      	beq.n	80081c4 <HAL_TIM_ConfigClockSource+0x158>
 8008146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800814a:	f200 8087 	bhi.w	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 800814e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008152:	f000 8086 	beq.w	8008262 <HAL_TIM_ConfigClockSource+0x1f6>
 8008156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800815a:	d87f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 800815c:	2b70      	cmp	r3, #112	@ 0x70
 800815e:	d01a      	beq.n	8008196 <HAL_TIM_ConfigClockSource+0x12a>
 8008160:	2b70      	cmp	r3, #112	@ 0x70
 8008162:	d87b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008164:	2b60      	cmp	r3, #96	@ 0x60
 8008166:	d050      	beq.n	800820a <HAL_TIM_ConfigClockSource+0x19e>
 8008168:	2b60      	cmp	r3, #96	@ 0x60
 800816a:	d877      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 800816c:	2b50      	cmp	r3, #80	@ 0x50
 800816e:	d03c      	beq.n	80081ea <HAL_TIM_ConfigClockSource+0x17e>
 8008170:	2b50      	cmp	r3, #80	@ 0x50
 8008172:	d873      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008174:	2b40      	cmp	r3, #64	@ 0x40
 8008176:	d058      	beq.n	800822a <HAL_TIM_ConfigClockSource+0x1be>
 8008178:	2b40      	cmp	r3, #64	@ 0x40
 800817a:	d86f      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 800817c:	2b30      	cmp	r3, #48	@ 0x30
 800817e:	d064      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008180:	2b30      	cmp	r3, #48	@ 0x30
 8008182:	d86b      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 8008184:	2b20      	cmp	r3, #32
 8008186:	d060      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008188:	2b20      	cmp	r3, #32
 800818a:	d867      	bhi.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
 800818c:	2b00      	cmp	r3, #0
 800818e:	d05c      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008190:	2b10      	cmp	r3, #16
 8008192:	d05a      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x1de>
 8008194:	e062      	b.n	800825c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081a6:	f000 fddf 	bl	8008d68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80081b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	609a      	str	r2, [r3, #8]
      break;
 80081c2:	e04f      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081d4:	f000 fdc8 	bl	8008d68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80081e6:	609a      	str	r2, [r3, #8]
      break;
 80081e8:	e03c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081f6:	461a      	mov	r2, r3
 80081f8:	f000 fd3a 	bl	8008c70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2150      	movs	r1, #80	@ 0x50
 8008202:	4618      	mov	r0, r3
 8008204:	f000 fd93 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 8008208:	e02c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008216:	461a      	mov	r2, r3
 8008218:	f000 fd59 	bl	8008cce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2160      	movs	r1, #96	@ 0x60
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fd83 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 8008228:	e01c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008236:	461a      	mov	r2, r3
 8008238:	f000 fd1a 	bl	8008c70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2140      	movs	r1, #64	@ 0x40
 8008242:	4618      	mov	r0, r3
 8008244:	f000 fd73 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 8008248:	e00c      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4619      	mov	r1, r3
 8008254:	4610      	mov	r0, r2
 8008256:	f000 fd6a 	bl	8008d2e <TIM_ITRx_SetConfig>
      break;
 800825a:	e003      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	73fb      	strb	r3, [r7, #15]
      break;
 8008260:	e000      	b.n	8008264 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008262:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3710      	adds	r7, #16
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	00100070 	.word	0x00100070
 8008284:	00100060 	.word	0x00100060
 8008288:	00100050 	.word	0x00100050
 800828c:	00100040 	.word	0x00100040
 8008290:	00100030 	.word	0x00100030
 8008294:	00100020 	.word	0x00100020

08008298 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	429a      	cmp	r2, r3
 8008326:	d107      	bne.n	8008338 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2201      	movs	r2, #1
 800832c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2201      	movs	r2, #1
 8008332:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008336:	e02a      	b.n	800838e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	429a      	cmp	r2, r3
 8008340:	d107      	bne.n	8008352 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2202      	movs	r2, #2
 8008346:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008350:	e01d      	b.n	800838e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	429a      	cmp	r2, r3
 800835a:	d107      	bne.n	800836c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	2204      	movs	r2, #4
 8008360:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2201      	movs	r2, #1
 8008366:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800836a:	e010      	b.n	800838e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	429a      	cmp	r2, r3
 8008374:	d107      	bne.n	8008386 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2208      	movs	r2, #8
 800837a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008384:	e003      	b.n	800838e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2201      	movs	r2, #1
 800838a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800838e:	68f8      	ldr	r0, [r7, #12]
 8008390:	f7ff ffb4 	bl	80082fc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2200      	movs	r2, #0
 8008398:	771a      	strb	r2, [r3, #28]
}
 800839a:	bf00      	nop
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b084      	sub	sp, #16
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ae:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d10b      	bne.n	80083d2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2201      	movs	r2, #1
 80083be:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	69db      	ldr	r3, [r3, #28]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d136      	bne.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083d0:	e031      	b.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d10b      	bne.n	80083f4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2202      	movs	r2, #2
 80083e0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	69db      	ldr	r3, [r3, #28]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d125      	bne.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083f2:	e020      	b.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d10b      	bne.n	8008416 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2204      	movs	r2, #4
 8008402:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	69db      	ldr	r3, [r3, #28]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d114      	bne.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008414:	e00f      	b.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	429a      	cmp	r2, r3
 800841e:	d10a      	bne.n	8008436 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2208      	movs	r2, #8
 8008424:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69db      	ldr	r3, [r3, #28]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d103      	bne.n	8008436 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008436:	68f8      	ldr	r0, [r7, #12]
 8008438:	f7ff ff42 	bl	80082c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	771a      	strb	r2, [r3, #28]
}
 8008442:	bf00      	nop
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008456:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	429a      	cmp	r2, r3
 8008460:	d103      	bne.n	800846a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2201      	movs	r2, #1
 8008466:	771a      	strb	r2, [r3, #28]
 8008468:	e019      	b.n	800849e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	429a      	cmp	r2, r3
 8008472:	d103      	bne.n	800847c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2202      	movs	r2, #2
 8008478:	771a      	strb	r2, [r3, #28]
 800847a:	e010      	b.n	800849e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008480:	687a      	ldr	r2, [r7, #4]
 8008482:	429a      	cmp	r2, r3
 8008484:	d103      	bne.n	800848e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2204      	movs	r2, #4
 800848a:	771a      	strb	r2, [r3, #28]
 800848c:	e007      	b.n	800849e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	429a      	cmp	r2, r3
 8008496:	d102      	bne.n	800849e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2208      	movs	r2, #8
 800849c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f7ff ff18 	bl	80082d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	771a      	strb	r2, [r3, #28]
}
 80084aa:	bf00      	nop
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
	...

080084b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	4a4c      	ldr	r2, [pc, #304]	@ (80085f8 <TIM_Base_SetConfig+0x144>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d017      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084d2:	d013      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	4a49      	ldr	r2, [pc, #292]	@ (80085fc <TIM_Base_SetConfig+0x148>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d00f      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a48      	ldr	r2, [pc, #288]	@ (8008600 <TIM_Base_SetConfig+0x14c>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d00b      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a47      	ldr	r2, [pc, #284]	@ (8008604 <TIM_Base_SetConfig+0x150>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d007      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a46      	ldr	r2, [pc, #280]	@ (8008608 <TIM_Base_SetConfig+0x154>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d003      	beq.n	80084fc <TIM_Base_SetConfig+0x48>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4a45      	ldr	r2, [pc, #276]	@ (800860c <TIM_Base_SetConfig+0x158>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d108      	bne.n	800850e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	4313      	orrs	r3, r2
 800850c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a39      	ldr	r2, [pc, #228]	@ (80085f8 <TIM_Base_SetConfig+0x144>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d023      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800851c:	d01f      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4a36      	ldr	r2, [pc, #216]	@ (80085fc <TIM_Base_SetConfig+0x148>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d01b      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	4a35      	ldr	r2, [pc, #212]	@ (8008600 <TIM_Base_SetConfig+0x14c>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d017      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4a34      	ldr	r2, [pc, #208]	@ (8008604 <TIM_Base_SetConfig+0x150>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d013      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a33      	ldr	r2, [pc, #204]	@ (8008608 <TIM_Base_SetConfig+0x154>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d00f      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a33      	ldr	r2, [pc, #204]	@ (8008610 <TIM_Base_SetConfig+0x15c>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d00b      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a32      	ldr	r2, [pc, #200]	@ (8008614 <TIM_Base_SetConfig+0x160>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d007      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a31      	ldr	r2, [pc, #196]	@ (8008618 <TIM_Base_SetConfig+0x164>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d003      	beq.n	800855e <TIM_Base_SetConfig+0xaa>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a2c      	ldr	r2, [pc, #176]	@ (800860c <TIM_Base_SetConfig+0x158>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d108      	bne.n	8008570 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	4313      	orrs	r3, r2
 800857c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	689a      	ldr	r2, [r3, #8]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a18      	ldr	r2, [pc, #96]	@ (80085f8 <TIM_Base_SetConfig+0x144>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d013      	beq.n	80085c4 <TIM_Base_SetConfig+0x110>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a1a      	ldr	r2, [pc, #104]	@ (8008608 <TIM_Base_SetConfig+0x154>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d00f      	beq.n	80085c4 <TIM_Base_SetConfig+0x110>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a1a      	ldr	r2, [pc, #104]	@ (8008610 <TIM_Base_SetConfig+0x15c>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d00b      	beq.n	80085c4 <TIM_Base_SetConfig+0x110>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	4a19      	ldr	r2, [pc, #100]	@ (8008614 <TIM_Base_SetConfig+0x160>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d007      	beq.n	80085c4 <TIM_Base_SetConfig+0x110>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a18      	ldr	r2, [pc, #96]	@ (8008618 <TIM_Base_SetConfig+0x164>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d003      	beq.n	80085c4 <TIM_Base_SetConfig+0x110>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	4a13      	ldr	r2, [pc, #76]	@ (800860c <TIM_Base_SetConfig+0x158>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d103      	bne.n	80085cc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	691a      	ldr	r2, [r3, #16]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	f003 0301 	and.w	r3, r3, #1
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d105      	bne.n	80085ea <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	f023 0201 	bic.w	r2, r3, #1
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	611a      	str	r2, [r3, #16]
  }
}
 80085ea:	bf00      	nop
 80085ec:	3714      	adds	r7, #20
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	40012c00 	.word	0x40012c00
 80085fc:	40000400 	.word	0x40000400
 8008600:	40000800 	.word	0x40000800
 8008604:	40000c00 	.word	0x40000c00
 8008608:	40013400 	.word	0x40013400
 800860c:	40015000 	.word	0x40015000
 8008610:	40014000 	.word	0x40014000
 8008614:	40014400 	.word	0x40014400
 8008618:	40014800 	.word	0x40014800

0800861c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800861c:	b480      	push	{r7}
 800861e:	b087      	sub	sp, #28
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a1b      	ldr	r3, [r3, #32]
 800862a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6a1b      	ldr	r3, [r3, #32]
 8008630:	f023 0201 	bic.w	r2, r3, #1
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	699b      	ldr	r3, [r3, #24]
 8008642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800864a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800864e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f023 0303 	bic.w	r3, r3, #3
 8008656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	4313      	orrs	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	f023 0302 	bic.w	r3, r3, #2
 8008668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4a30      	ldr	r2, [pc, #192]	@ (8008738 <TIM_OC1_SetConfig+0x11c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d013      	beq.n	80086a4 <TIM_OC1_SetConfig+0x88>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4a2f      	ldr	r2, [pc, #188]	@ (800873c <TIM_OC1_SetConfig+0x120>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d00f      	beq.n	80086a4 <TIM_OC1_SetConfig+0x88>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a2e      	ldr	r2, [pc, #184]	@ (8008740 <TIM_OC1_SetConfig+0x124>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d00b      	beq.n	80086a4 <TIM_OC1_SetConfig+0x88>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4a2d      	ldr	r2, [pc, #180]	@ (8008744 <TIM_OC1_SetConfig+0x128>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d007      	beq.n	80086a4 <TIM_OC1_SetConfig+0x88>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4a2c      	ldr	r2, [pc, #176]	@ (8008748 <TIM_OC1_SetConfig+0x12c>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d003      	beq.n	80086a4 <TIM_OC1_SetConfig+0x88>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	4a2b      	ldr	r2, [pc, #172]	@ (800874c <TIM_OC1_SetConfig+0x130>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d10c      	bne.n	80086be <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	f023 0308 	bic.w	r3, r3, #8
 80086aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	697a      	ldr	r2, [r7, #20]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f023 0304 	bic.w	r3, r3, #4
 80086bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a1d      	ldr	r2, [pc, #116]	@ (8008738 <TIM_OC1_SetConfig+0x11c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <TIM_OC1_SetConfig+0xd2>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a1c      	ldr	r2, [pc, #112]	@ (800873c <TIM_OC1_SetConfig+0x120>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d00f      	beq.n	80086ee <TIM_OC1_SetConfig+0xd2>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008740 <TIM_OC1_SetConfig+0x124>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d00b      	beq.n	80086ee <TIM_OC1_SetConfig+0xd2>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008744 <TIM_OC1_SetConfig+0x128>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d007      	beq.n	80086ee <TIM_OC1_SetConfig+0xd2>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a19      	ldr	r2, [pc, #100]	@ (8008748 <TIM_OC1_SetConfig+0x12c>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d003      	beq.n	80086ee <TIM_OC1_SetConfig+0xd2>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a18      	ldr	r2, [pc, #96]	@ (800874c <TIM_OC1_SetConfig+0x130>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d111      	bne.n	8008712 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	693a      	ldr	r2, [r7, #16]
 8008704:	4313      	orrs	r3, r2
 8008706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	4313      	orrs	r3, r2
 8008710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	693a      	ldr	r2, [r7, #16]
 8008716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	685a      	ldr	r2, [r3, #4]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	697a      	ldr	r2, [r7, #20]
 800872a:	621a      	str	r2, [r3, #32]
}
 800872c:	bf00      	nop
 800872e:	371c      	adds	r7, #28
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	40012c00 	.word	0x40012c00
 800873c:	40013400 	.word	0x40013400
 8008740:	40014000 	.word	0x40014000
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800
 800874c:	40015000 	.word	0x40015000

08008750 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008750:	b480      	push	{r7}
 8008752:	b087      	sub	sp, #28
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1b      	ldr	r3, [r3, #32]
 8008764:	f023 0210 	bic.w	r2, r3, #16
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800877e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800878a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	021b      	lsls	r3, r3, #8
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	4313      	orrs	r3, r2
 8008796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	f023 0320 	bic.w	r3, r3, #32
 800879e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	689b      	ldr	r3, [r3, #8]
 80087a4:	011b      	lsls	r3, r3, #4
 80087a6:	697a      	ldr	r2, [r7, #20]
 80087a8:	4313      	orrs	r3, r2
 80087aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a2c      	ldr	r2, [pc, #176]	@ (8008860 <TIM_OC2_SetConfig+0x110>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d007      	beq.n	80087c4 <TIM_OC2_SetConfig+0x74>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	4a2b      	ldr	r2, [pc, #172]	@ (8008864 <TIM_OC2_SetConfig+0x114>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d003      	beq.n	80087c4 <TIM_OC2_SetConfig+0x74>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a2a      	ldr	r2, [pc, #168]	@ (8008868 <TIM_OC2_SetConfig+0x118>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d10d      	bne.n	80087e0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80087ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	011b      	lsls	r3, r3, #4
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a1f      	ldr	r2, [pc, #124]	@ (8008860 <TIM_OC2_SetConfig+0x110>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d013      	beq.n	8008810 <TIM_OC2_SetConfig+0xc0>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008864 <TIM_OC2_SetConfig+0x114>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d00f      	beq.n	8008810 <TIM_OC2_SetConfig+0xc0>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	4a1e      	ldr	r2, [pc, #120]	@ (800886c <TIM_OC2_SetConfig+0x11c>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d00b      	beq.n	8008810 <TIM_OC2_SetConfig+0xc0>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4a1d      	ldr	r2, [pc, #116]	@ (8008870 <TIM_OC2_SetConfig+0x120>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d007      	beq.n	8008810 <TIM_OC2_SetConfig+0xc0>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	4a1c      	ldr	r2, [pc, #112]	@ (8008874 <TIM_OC2_SetConfig+0x124>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d003      	beq.n	8008810 <TIM_OC2_SetConfig+0xc0>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a17      	ldr	r2, [pc, #92]	@ (8008868 <TIM_OC2_SetConfig+0x118>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d113      	bne.n	8008838 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800881e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	695b      	ldr	r3, [r3, #20]
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	4313      	orrs	r3, r2
 800882a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	693a      	ldr	r2, [r7, #16]
 8008834:	4313      	orrs	r3, r2
 8008836:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	685a      	ldr	r2, [r3, #4]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	621a      	str	r2, [r3, #32]
}
 8008852:	bf00      	nop
 8008854:	371c      	adds	r7, #28
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr
 800885e:	bf00      	nop
 8008860:	40012c00 	.word	0x40012c00
 8008864:	40013400 	.word	0x40013400
 8008868:	40015000 	.word	0x40015000
 800886c:	40014000 	.word	0x40014000
 8008870:	40014400 	.word	0x40014400
 8008874:	40014800 	.word	0x40014800

08008878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008878:	b480      	push	{r7}
 800887a:	b087      	sub	sp, #28
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a1b      	ldr	r3, [r3, #32]
 8008886:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6a1b      	ldr	r3, [r3, #32]
 800888c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	69db      	ldr	r3, [r3, #28]
 800889e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80088c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	021b      	lsls	r3, r3, #8
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a2b      	ldr	r2, [pc, #172]	@ (8008984 <TIM_OC3_SetConfig+0x10c>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d007      	beq.n	80088ea <TIM_OC3_SetConfig+0x72>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a2a      	ldr	r2, [pc, #168]	@ (8008988 <TIM_OC3_SetConfig+0x110>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d003      	beq.n	80088ea <TIM_OC3_SetConfig+0x72>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a29      	ldr	r2, [pc, #164]	@ (800898c <TIM_OC3_SetConfig+0x114>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d10d      	bne.n	8008906 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80088f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	021b      	lsls	r3, r3, #8
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a1e      	ldr	r2, [pc, #120]	@ (8008984 <TIM_OC3_SetConfig+0x10c>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d013      	beq.n	8008936 <TIM_OC3_SetConfig+0xbe>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a1d      	ldr	r2, [pc, #116]	@ (8008988 <TIM_OC3_SetConfig+0x110>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d00f      	beq.n	8008936 <TIM_OC3_SetConfig+0xbe>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a1d      	ldr	r2, [pc, #116]	@ (8008990 <TIM_OC3_SetConfig+0x118>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d00b      	beq.n	8008936 <TIM_OC3_SetConfig+0xbe>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a1c      	ldr	r2, [pc, #112]	@ (8008994 <TIM_OC3_SetConfig+0x11c>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d007      	beq.n	8008936 <TIM_OC3_SetConfig+0xbe>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a1b      	ldr	r2, [pc, #108]	@ (8008998 <TIM_OC3_SetConfig+0x120>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d003      	beq.n	8008936 <TIM_OC3_SetConfig+0xbe>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a16      	ldr	r2, [pc, #88]	@ (800898c <TIM_OC3_SetConfig+0x114>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d113      	bne.n	800895e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800893c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	695b      	ldr	r3, [r3, #20]
 800894a:	011b      	lsls	r3, r3, #4
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	4313      	orrs	r3, r2
 8008950:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	699b      	ldr	r3, [r3, #24]
 8008956:	011b      	lsls	r3, r3, #4
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	693a      	ldr	r2, [r7, #16]
 8008962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	68fa      	ldr	r2, [r7, #12]
 8008968:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	621a      	str	r2, [r3, #32]
}
 8008978:	bf00      	nop
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr
 8008984:	40012c00 	.word	0x40012c00
 8008988:	40013400 	.word	0x40013400
 800898c:	40015000 	.word	0x40015000
 8008990:	40014000 	.word	0x40014000
 8008994:	40014400 	.word	0x40014400
 8008998:	40014800 	.word	0x40014800

0800899c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800899c:	b480      	push	{r7}
 800899e:	b087      	sub	sp, #28
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	021b      	lsls	r3, r3, #8
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80089ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	031b      	lsls	r3, r3, #12
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a2c      	ldr	r2, [pc, #176]	@ (8008aac <TIM_OC4_SetConfig+0x110>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d007      	beq.n	8008a10 <TIM_OC4_SetConfig+0x74>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4a2b      	ldr	r2, [pc, #172]	@ (8008ab0 <TIM_OC4_SetConfig+0x114>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d003      	beq.n	8008a10 <TIM_OC4_SetConfig+0x74>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ab4 <TIM_OC4_SetConfig+0x118>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d10d      	bne.n	8008a2c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	68db      	ldr	r3, [r3, #12]
 8008a1c:	031b      	lsls	r3, r3, #12
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8008aac <TIM_OC4_SetConfig+0x110>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d013      	beq.n	8008a5c <TIM_OC4_SetConfig+0xc0>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	4a1e      	ldr	r2, [pc, #120]	@ (8008ab0 <TIM_OC4_SetConfig+0x114>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d00f      	beq.n	8008a5c <TIM_OC4_SetConfig+0xc0>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ab8 <TIM_OC4_SetConfig+0x11c>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d00b      	beq.n	8008a5c <TIM_OC4_SetConfig+0xc0>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4a1d      	ldr	r2, [pc, #116]	@ (8008abc <TIM_OC4_SetConfig+0x120>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d007      	beq.n	8008a5c <TIM_OC4_SetConfig+0xc0>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ac0 <TIM_OC4_SetConfig+0x124>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d003      	beq.n	8008a5c <TIM_OC4_SetConfig+0xc0>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a17      	ldr	r2, [pc, #92]	@ (8008ab4 <TIM_OC4_SetConfig+0x118>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d113      	bne.n	8008a84 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a62:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a6a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	019b      	lsls	r3, r3, #6
 8008a72:	693a      	ldr	r2, [r7, #16]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	699b      	ldr	r3, [r3, #24]
 8008a7c:	019b      	lsls	r3, r3, #6
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	693a      	ldr	r2, [r7, #16]
 8008a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	697a      	ldr	r2, [r7, #20]
 8008a9c:	621a      	str	r2, [r3, #32]
}
 8008a9e:	bf00      	nop
 8008aa0:	371c      	adds	r7, #28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	40012c00 	.word	0x40012c00
 8008ab0:	40013400 	.word	0x40013400
 8008ab4:	40015000 	.word	0x40015000
 8008ab8:	40014000 	.word	0x40014000
 8008abc:	40014400 	.word	0x40014400
 8008ac0:	40014800 	.word	0x40014800

08008ac4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b087      	sub	sp, #28
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6a1b      	ldr	r3, [r3, #32]
 8008ad2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6a1b      	ldr	r3, [r3, #32]
 8008ad8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68fa      	ldr	r2, [r7, #12]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008b08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	041b      	lsls	r3, r3, #16
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4a19      	ldr	r2, [pc, #100]	@ (8008b80 <TIM_OC5_SetConfig+0xbc>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d013      	beq.n	8008b46 <TIM_OC5_SetConfig+0x82>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a18      	ldr	r2, [pc, #96]	@ (8008b84 <TIM_OC5_SetConfig+0xc0>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d00f      	beq.n	8008b46 <TIM_OC5_SetConfig+0x82>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a17      	ldr	r2, [pc, #92]	@ (8008b88 <TIM_OC5_SetConfig+0xc4>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d00b      	beq.n	8008b46 <TIM_OC5_SetConfig+0x82>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4a16      	ldr	r2, [pc, #88]	@ (8008b8c <TIM_OC5_SetConfig+0xc8>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d007      	beq.n	8008b46 <TIM_OC5_SetConfig+0x82>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a15      	ldr	r2, [pc, #84]	@ (8008b90 <TIM_OC5_SetConfig+0xcc>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d003      	beq.n	8008b46 <TIM_OC5_SetConfig+0x82>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a14      	ldr	r2, [pc, #80]	@ (8008b94 <TIM_OC5_SetConfig+0xd0>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d109      	bne.n	8008b5a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	021b      	lsls	r3, r3, #8
 8008b54:	697a      	ldr	r2, [r7, #20]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	697a      	ldr	r2, [r7, #20]
 8008b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	685a      	ldr	r2, [r3, #4]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	621a      	str	r2, [r3, #32]
}
 8008b74:	bf00      	nop
 8008b76:	371c      	adds	r7, #28
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	40012c00 	.word	0x40012c00
 8008b84:	40013400 	.word	0x40013400
 8008b88:	40014000 	.word	0x40014000
 8008b8c:	40014400 	.word	0x40014400
 8008b90:	40014800 	.word	0x40014800
 8008b94:	40015000 	.word	0x40015000

08008b98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b087      	sub	sp, #28
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6a1b      	ldr	r3, [r3, #32]
 8008bac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008bc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	021b      	lsls	r3, r3, #8
 8008bd2:	68fa      	ldr	r2, [r7, #12]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008bde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	051b      	lsls	r3, r3, #20
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	4313      	orrs	r3, r2
 8008bea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a1a      	ldr	r2, [pc, #104]	@ (8008c58 <TIM_OC6_SetConfig+0xc0>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d013      	beq.n	8008c1c <TIM_OC6_SetConfig+0x84>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a19      	ldr	r2, [pc, #100]	@ (8008c5c <TIM_OC6_SetConfig+0xc4>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d00f      	beq.n	8008c1c <TIM_OC6_SetConfig+0x84>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a18      	ldr	r2, [pc, #96]	@ (8008c60 <TIM_OC6_SetConfig+0xc8>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d00b      	beq.n	8008c1c <TIM_OC6_SetConfig+0x84>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	4a17      	ldr	r2, [pc, #92]	@ (8008c64 <TIM_OC6_SetConfig+0xcc>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d007      	beq.n	8008c1c <TIM_OC6_SetConfig+0x84>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4a16      	ldr	r2, [pc, #88]	@ (8008c68 <TIM_OC6_SetConfig+0xd0>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d003      	beq.n	8008c1c <TIM_OC6_SetConfig+0x84>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a15      	ldr	r2, [pc, #84]	@ (8008c6c <TIM_OC6_SetConfig+0xd4>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d109      	bne.n	8008c30 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	695b      	ldr	r3, [r3, #20]
 8008c28:	029b      	lsls	r3, r3, #10
 8008c2a:	697a      	ldr	r2, [r7, #20]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	685a      	ldr	r2, [r3, #4]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	693a      	ldr	r2, [r7, #16]
 8008c48:	621a      	str	r2, [r3, #32]
}
 8008c4a:	bf00      	nop
 8008c4c:	371c      	adds	r7, #28
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr
 8008c56:	bf00      	nop
 8008c58:	40012c00 	.word	0x40012c00
 8008c5c:	40013400 	.word	0x40013400
 8008c60:	40014000 	.word	0x40014000
 8008c64:	40014400 	.word	0x40014400
 8008c68:	40014800 	.word	0x40014800
 8008c6c:	40015000 	.word	0x40015000

08008c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b087      	sub	sp, #28
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6a1b      	ldr	r3, [r3, #32]
 8008c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6a1b      	ldr	r3, [r3, #32]
 8008c86:	f023 0201 	bic.w	r2, r3, #1
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	011b      	lsls	r3, r3, #4
 8008ca0:	693a      	ldr	r2, [r7, #16]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	f023 030a 	bic.w	r3, r3, #10
 8008cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	621a      	str	r2, [r3, #32]
}
 8008cc2:	bf00      	nop
 8008cc4:	371c      	adds	r7, #28
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b087      	sub	sp, #28
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	f023 0210 	bic.w	r2, r3, #16
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	699b      	ldr	r3, [r3, #24]
 8008cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	031b      	lsls	r3, r3, #12
 8008cfe:	693a      	ldr	r2, [r7, #16]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	011b      	lsls	r3, r3, #4
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	621a      	str	r2, [r3, #32]
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr

08008d2e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d2e:	b480      	push	{r7}
 8008d30:	b085      	sub	sp, #20
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
 8008d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d4a:	683a      	ldr	r2, [r7, #0]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	f043 0307 	orr.w	r3, r3, #7
 8008d54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	609a      	str	r2, [r3, #8]
}
 8008d5c:	bf00      	nop
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]
 8008d74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	021a      	lsls	r2, r3, #8
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	431a      	orrs	r2, r3
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	609a      	str	r2, [r3, #8]
}
 8008d9c:	bf00      	nop
 8008d9e:	371c      	adds	r7, #28
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	f003 031f 	and.w	r3, r3, #31
 8008dba:	2201      	movs	r2, #1
 8008dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6a1a      	ldr	r2, [r3, #32]
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	43db      	mvns	r3, r3
 8008dca:	401a      	ands	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6a1a      	ldr	r2, [r3, #32]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	f003 031f 	and.w	r3, r3, #31
 8008dda:	6879      	ldr	r1, [r7, #4]
 8008ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8008de0:	431a      	orrs	r2, r3
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	621a      	str	r2, [r3, #32]
}
 8008de6:	bf00      	nop
 8008de8:	371c      	adds	r7, #28
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
	...

08008df4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d109      	bne.n	8008e18 <HAL_TIMEx_PWMN_Start+0x24>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	bf14      	ite	ne
 8008e10:	2301      	movne	r3, #1
 8008e12:	2300      	moveq	r3, #0
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	e022      	b.n	8008e5e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	2b04      	cmp	r3, #4
 8008e1c:	d109      	bne.n	8008e32 <HAL_TIMEx_PWMN_Start+0x3e>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	bf14      	ite	ne
 8008e2a:	2301      	movne	r3, #1
 8008e2c:	2300      	moveq	r3, #0
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	e015      	b.n	8008e5e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	2b08      	cmp	r3, #8
 8008e36:	d109      	bne.n	8008e4c <HAL_TIMEx_PWMN_Start+0x58>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	bf14      	ite	ne
 8008e44:	2301      	movne	r3, #1
 8008e46:	2300      	moveq	r3, #0
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	e008      	b.n	8008e5e <HAL_TIMEx_PWMN_Start+0x6a>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	bf14      	ite	ne
 8008e58:	2301      	movne	r3, #1
 8008e5a:	2300      	moveq	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d001      	beq.n	8008e66 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008e62:	2301      	movs	r3, #1
 8008e64:	e073      	b.n	8008f4e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d104      	bne.n	8008e76 <HAL_TIMEx_PWMN_Start+0x82>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e74:	e013      	b.n	8008e9e <HAL_TIMEx_PWMN_Start+0xaa>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b04      	cmp	r3, #4
 8008e7a:	d104      	bne.n	8008e86 <HAL_TIMEx_PWMN_Start+0x92>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e84:	e00b      	b.n	8008e9e <HAL_TIMEx_PWMN_Start+0xaa>
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	2b08      	cmp	r3, #8
 8008e8a:	d104      	bne.n	8008e96 <HAL_TIMEx_PWMN_Start+0xa2>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2202      	movs	r2, #2
 8008e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008e94:	e003      	b.n	8008e9e <HAL_TIMEx_PWMN_Start+0xaa>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2202      	movs	r2, #2
 8008e9a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2204      	movs	r2, #4
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 fa34 	bl	8009314 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008eba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a25      	ldr	r2, [pc, #148]	@ (8008f58 <HAL_TIMEx_PWMN_Start+0x164>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d022      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ece:	d01d      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a21      	ldr	r2, [pc, #132]	@ (8008f5c <HAL_TIMEx_PWMN_Start+0x168>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d018      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a20      	ldr	r2, [pc, #128]	@ (8008f60 <HAL_TIMEx_PWMN_Start+0x16c>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d013      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a1e      	ldr	r2, [pc, #120]	@ (8008f64 <HAL_TIMEx_PWMN_Start+0x170>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d00e      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8008f68 <HAL_TIMEx_PWMN_Start+0x174>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d009      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a1b      	ldr	r2, [pc, #108]	@ (8008f6c <HAL_TIMEx_PWMN_Start+0x178>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d004      	beq.n	8008f0c <HAL_TIMEx_PWMN_Start+0x118>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a1a      	ldr	r2, [pc, #104]	@ (8008f70 <HAL_TIMEx_PWMN_Start+0x17c>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d115      	bne.n	8008f38 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689a      	ldr	r2, [r3, #8]
 8008f12:	4b18      	ldr	r3, [pc, #96]	@ (8008f74 <HAL_TIMEx_PWMN_Start+0x180>)
 8008f14:	4013      	ands	r3, r2
 8008f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2b06      	cmp	r3, #6
 8008f1c:	d015      	beq.n	8008f4a <HAL_TIMEx_PWMN_Start+0x156>
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f24:	d011      	beq.n	8008f4a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f042 0201 	orr.w	r2, r2, #1
 8008f34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f36:	e008      	b.n	8008f4a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f042 0201 	orr.w	r2, r2, #1
 8008f46:	601a      	str	r2, [r3, #0]
 8008f48:	e000      	b.n	8008f4c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	40012c00 	.word	0x40012c00
 8008f5c:	40000400 	.word	0x40000400
 8008f60:	40000800 	.word	0x40000800
 8008f64:	40000c00 	.word	0x40000c00
 8008f68:	40013400 	.word	0x40013400
 8008f6c:	40014000 	.word	0x40014000
 8008f70:	40015000 	.word	0x40015000
 8008f74:	00010007 	.word	0x00010007

08008f78 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2200      	movs	r2, #0
 8008f88:	6839      	ldr	r1, [r7, #0]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 f9c2 	bl	8009314 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6a1a      	ldr	r2, [r3, #32]
 8008f96:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10f      	bne.n	8008fc0 <HAL_TIMEx_PWMN_Stop+0x48>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6a1a      	ldr	r2, [r3, #32]
 8008fa6:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008faa:	4013      	ands	r3, r2
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d107      	bne.n	8008fc0 <HAL_TIMEx_PWMN_Stop+0x48>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008fbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	6a1a      	ldr	r2, [r3, #32]
 8008fc6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008fca:	4013      	ands	r3, r2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10f      	bne.n	8008ff0 <HAL_TIMEx_PWMN_Stop+0x78>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6a1a      	ldr	r2, [r3, #32]
 8008fd6:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008fda:	4013      	ands	r3, r2
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d107      	bne.n	8008ff0 <HAL_TIMEx_PWMN_Stop+0x78>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f022 0201 	bic.w	r2, r2, #1
 8008fee:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d104      	bne.n	8009000 <HAL_TIMEx_PWMN_Stop+0x88>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ffe:	e013      	b.n	8009028 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	2b04      	cmp	r3, #4
 8009004:	d104      	bne.n	8009010 <HAL_TIMEx_PWMN_Stop+0x98>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800900e:	e00b      	b.n	8009028 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	2b08      	cmp	r3, #8
 8009014:	d104      	bne.n	8009020 <HAL_TIMEx_PWMN_Stop+0xa8>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800901e:	e003      	b.n	8009028 <HAL_TIMEx_PWMN_Stop+0xb0>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8009028:	2300      	movs	r3, #0
}
 800902a:	4618      	mov	r0, r3
 800902c:	3708      	adds	r7, #8
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
	...

08009034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009044:	2b01      	cmp	r3, #1
 8009046:	d101      	bne.n	800904c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009048:	2302      	movs	r3, #2
 800904a:	e074      	b.n	8009136 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2201      	movs	r2, #1
 8009050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2202      	movs	r2, #2
 8009058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a34      	ldr	r2, [pc, #208]	@ (8009144 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d009      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a33      	ldr	r2, [pc, #204]	@ (8009148 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d004      	beq.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a31      	ldr	r2, [pc, #196]	@ (800914c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d108      	bne.n	800909c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009090:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	4313      	orrs	r3, r2
 800909a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80090a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	68fa      	ldr	r2, [r7, #12]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a21      	ldr	r2, [pc, #132]	@ (8009144 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d022      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090cc:	d01d      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009150 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d018      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a1d      	ldr	r2, [pc, #116]	@ (8009154 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d013      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009158 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d00e      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a15      	ldr	r2, [pc, #84]	@ (8009148 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d009      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a18      	ldr	r2, [pc, #96]	@ (800915c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d004      	beq.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a11      	ldr	r2, [pc, #68]	@ (800914c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d10c      	bne.n	8009124 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009110:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	4313      	orrs	r3, r2
 800911a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68ba      	ldr	r2, [r7, #8]
 8009122:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3714      	adds	r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	40012c00 	.word	0x40012c00
 8009148:	40013400 	.word	0x40013400
 800914c:	40015000 	.word	0x40015000
 8009150:	40000400 	.word	0x40000400
 8009154:	40000800 	.word	0x40000800
 8009158:	40000c00 	.word	0x40000c00
 800915c:	40014000 	.word	0x40014000

08009160 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800916a:	2300      	movs	r3, #0
 800916c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009174:	2b01      	cmp	r3, #1
 8009176:	d101      	bne.n	800917c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009178:	2302      	movs	r3, #2
 800917a:	e078      	b.n	800926e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	68db      	ldr	r3, [r3, #12]
 800918e:	4313      	orrs	r3, r2
 8009190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	4313      	orrs	r3, r2
 800919e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e2:	4313      	orrs	r3, r2
 80091e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	699b      	ldr	r3, [r3, #24]
 80091f0:	041b      	lsls	r3, r3, #16
 80091f2:	4313      	orrs	r3, r2
 80091f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	69db      	ldr	r3, [r3, #28]
 8009200:	4313      	orrs	r3, r2
 8009202:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a1c      	ldr	r2, [pc, #112]	@ (800927c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d009      	beq.n	8009222 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a1b      	ldr	r2, [pc, #108]	@ (8009280 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d004      	beq.n	8009222 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a19      	ldr	r2, [pc, #100]	@ (8009284 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d11c      	bne.n	800925c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800922c:	051b      	lsls	r3, r3, #20
 800922e:	4313      	orrs	r3, r2
 8009230:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	6a1b      	ldr	r3, [r3, #32]
 800923c:	4313      	orrs	r3, r2
 800923e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924a:	4313      	orrs	r3, r2
 800924c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009258:	4313      	orrs	r3, r2
 800925a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3714      	adds	r7, #20
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr
 800927a:	bf00      	nop
 800927c:	40012c00 	.word	0x40012c00
 8009280:	40013400 	.word	0x40013400
 8009284:	40015000 	.word	0x40015000

08009288 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092a4:	bf00      	nop
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr

080092d8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009314:	b480      	push	{r7}
 8009316:	b087      	sub	sp, #28
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f003 030f 	and.w	r3, r3, #15
 8009326:	2204      	movs	r2, #4
 8009328:	fa02 f303 	lsl.w	r3, r2, r3
 800932c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	6a1a      	ldr	r2, [r3, #32]
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	43db      	mvns	r3, r3
 8009336:	401a      	ands	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6a1a      	ldr	r2, [r3, #32]
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	f003 030f 	and.w	r3, r3, #15
 8009346:	6879      	ldr	r1, [r7, #4]
 8009348:	fa01 f303 	lsl.w	r3, r1, r3
 800934c:	431a      	orrs	r2, r3
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	621a      	str	r2, [r3, #32]
}
 8009352:	bf00      	nop
 8009354:	371c      	adds	r7, #28
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr

0800935e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b082      	sub	sp, #8
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	e042      	b.n	80093f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009376:	2b00      	cmp	r3, #0
 8009378:	d106      	bne.n	8009388 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f9 fb4a 	bl	8002a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2224      	movs	r2, #36	@ 0x24
 800938c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f022 0201 	bic.w	r2, r2, #1
 800939e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d002      	beq.n	80093ae <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 fbb3 	bl	8009b14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 f8b4 	bl	800951c <UART_SetConfig>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d101      	bne.n	80093be <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	e01b      	b.n	80093f6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	685a      	ldr	r2, [r3, #4]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f042 0201 	orr.w	r2, r2, #1
 80093ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f000 fc32 	bl	8009c58 <UART_CheckIdleState>
 80093f4:	4603      	mov	r3, r0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3708      	adds	r7, #8
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}

080093fe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093fe:	b580      	push	{r7, lr}
 8009400:	b08a      	sub	sp, #40	@ 0x28
 8009402:	af02      	add	r7, sp, #8
 8009404:	60f8      	str	r0, [r7, #12]
 8009406:	60b9      	str	r1, [r7, #8]
 8009408:	603b      	str	r3, [r7, #0]
 800940a:	4613      	mov	r3, r2
 800940c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009414:	2b20      	cmp	r3, #32
 8009416:	d17b      	bne.n	8009510 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d002      	beq.n	8009424 <HAL_UART_Transmit+0x26>
 800941e:	88fb      	ldrh	r3, [r7, #6]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d101      	bne.n	8009428 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	e074      	b.n	8009512 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2221      	movs	r2, #33	@ 0x21
 8009434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009438:	f7fa f80a 	bl	8003450 <HAL_GetTick>
 800943c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	88fa      	ldrh	r2, [r7, #6]
 8009442:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	88fa      	ldrh	r2, [r7, #6]
 800944a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009456:	d108      	bne.n	800946a <HAL_UART_Transmit+0x6c>
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d104      	bne.n	800946a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009460:	2300      	movs	r3, #0
 8009462:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	61bb      	str	r3, [r7, #24]
 8009468:	e003      	b.n	8009472 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800946e:	2300      	movs	r3, #0
 8009470:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009472:	e030      	b.n	80094d6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	9300      	str	r3, [sp, #0]
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	2200      	movs	r2, #0
 800947c:	2180      	movs	r1, #128	@ 0x80
 800947e:	68f8      	ldr	r0, [r7, #12]
 8009480:	f000 fc94 	bl	8009dac <UART_WaitOnFlagUntilTimeout>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d005      	beq.n	8009496 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2220      	movs	r2, #32
 800948e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009492:	2303      	movs	r3, #3
 8009494:	e03d      	b.n	8009512 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10b      	bne.n	80094b4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	881b      	ldrh	r3, [r3, #0]
 80094a0:	461a      	mov	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	3302      	adds	r3, #2
 80094b0:	61bb      	str	r3, [r7, #24]
 80094b2:	e007      	b.n	80094c4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	781a      	ldrb	r2, [r3, #0]
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	3301      	adds	r3, #1
 80094c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	3b01      	subs	r3, #1
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094dc:	b29b      	uxth	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1c8      	bne.n	8009474 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	2200      	movs	r2, #0
 80094ea:	2140      	movs	r1, #64	@ 0x40
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f000 fc5d 	bl	8009dac <UART_WaitOnFlagUntilTimeout>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d005      	beq.n	8009504 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2220      	movs	r2, #32
 80094fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009500:	2303      	movs	r3, #3
 8009502:	e006      	b.n	8009512 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2220      	movs	r2, #32
 8009508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800950c:	2300      	movs	r3, #0
 800950e:	e000      	b.n	8009512 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009510:	2302      	movs	r3, #2
  }
}
 8009512:	4618      	mov	r0, r3
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
	...

0800951c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800951c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009520:	b08c      	sub	sp, #48	@ 0x30
 8009522:	af00      	add	r7, sp, #0
 8009524:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	689a      	ldr	r2, [r3, #8]
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	691b      	ldr	r3, [r3, #16]
 8009534:	431a      	orrs	r2, r3
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	695b      	ldr	r3, [r3, #20]
 800953a:	431a      	orrs	r2, r3
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	69db      	ldr	r3, [r3, #28]
 8009540:	4313      	orrs	r3, r2
 8009542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	4baa      	ldr	r3, [pc, #680]	@ (80097f4 <UART_SetConfig+0x2d8>)
 800954c:	4013      	ands	r3, r2
 800954e:	697a      	ldr	r2, [r7, #20]
 8009550:	6812      	ldr	r2, [r2, #0]
 8009552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009554:	430b      	orrs	r3, r1
 8009556:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	68da      	ldr	r2, [r3, #12]
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	430a      	orrs	r2, r1
 800956c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	699b      	ldr	r3, [r3, #24]
 8009572:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a9f      	ldr	r2, [pc, #636]	@ (80097f8 <UART_SetConfig+0x2dc>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d004      	beq.n	8009588 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009584:	4313      	orrs	r3, r2
 8009586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009592:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009596:	697a      	ldr	r2, [r7, #20]
 8009598:	6812      	ldr	r2, [r2, #0]
 800959a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800959c:	430b      	orrs	r3, r1
 800959e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a6:	f023 010f 	bic.w	r1, r3, #15
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	430a      	orrs	r2, r1
 80095b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a90      	ldr	r2, [pc, #576]	@ (80097fc <UART_SetConfig+0x2e0>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d125      	bne.n	800960c <UART_SetConfig+0xf0>
 80095c0:	4b8f      	ldr	r3, [pc, #572]	@ (8009800 <UART_SetConfig+0x2e4>)
 80095c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	2b03      	cmp	r3, #3
 80095cc:	d81a      	bhi.n	8009604 <UART_SetConfig+0xe8>
 80095ce:	a201      	add	r2, pc, #4	@ (adr r2, 80095d4 <UART_SetConfig+0xb8>)
 80095d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d4:	080095e5 	.word	0x080095e5
 80095d8:	080095f5 	.word	0x080095f5
 80095dc:	080095ed 	.word	0x080095ed
 80095e0:	080095fd 	.word	0x080095fd
 80095e4:	2301      	movs	r3, #1
 80095e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ea:	e116      	b.n	800981a <UART_SetConfig+0x2fe>
 80095ec:	2302      	movs	r3, #2
 80095ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095f2:	e112      	b.n	800981a <UART_SetConfig+0x2fe>
 80095f4:	2304      	movs	r3, #4
 80095f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095fa:	e10e      	b.n	800981a <UART_SetConfig+0x2fe>
 80095fc:	2308      	movs	r3, #8
 80095fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009602:	e10a      	b.n	800981a <UART_SetConfig+0x2fe>
 8009604:	2310      	movs	r3, #16
 8009606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800960a:	e106      	b.n	800981a <UART_SetConfig+0x2fe>
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a7c      	ldr	r2, [pc, #496]	@ (8009804 <UART_SetConfig+0x2e8>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d138      	bne.n	8009688 <UART_SetConfig+0x16c>
 8009616:	4b7a      	ldr	r3, [pc, #488]	@ (8009800 <UART_SetConfig+0x2e4>)
 8009618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800961c:	f003 030c 	and.w	r3, r3, #12
 8009620:	2b0c      	cmp	r3, #12
 8009622:	d82d      	bhi.n	8009680 <UART_SetConfig+0x164>
 8009624:	a201      	add	r2, pc, #4	@ (adr r2, 800962c <UART_SetConfig+0x110>)
 8009626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800962a:	bf00      	nop
 800962c:	08009661 	.word	0x08009661
 8009630:	08009681 	.word	0x08009681
 8009634:	08009681 	.word	0x08009681
 8009638:	08009681 	.word	0x08009681
 800963c:	08009671 	.word	0x08009671
 8009640:	08009681 	.word	0x08009681
 8009644:	08009681 	.word	0x08009681
 8009648:	08009681 	.word	0x08009681
 800964c:	08009669 	.word	0x08009669
 8009650:	08009681 	.word	0x08009681
 8009654:	08009681 	.word	0x08009681
 8009658:	08009681 	.word	0x08009681
 800965c:	08009679 	.word	0x08009679
 8009660:	2300      	movs	r3, #0
 8009662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009666:	e0d8      	b.n	800981a <UART_SetConfig+0x2fe>
 8009668:	2302      	movs	r3, #2
 800966a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800966e:	e0d4      	b.n	800981a <UART_SetConfig+0x2fe>
 8009670:	2304      	movs	r3, #4
 8009672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009676:	e0d0      	b.n	800981a <UART_SetConfig+0x2fe>
 8009678:	2308      	movs	r3, #8
 800967a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800967e:	e0cc      	b.n	800981a <UART_SetConfig+0x2fe>
 8009680:	2310      	movs	r3, #16
 8009682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009686:	e0c8      	b.n	800981a <UART_SetConfig+0x2fe>
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a5e      	ldr	r2, [pc, #376]	@ (8009808 <UART_SetConfig+0x2ec>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d125      	bne.n	80096de <UART_SetConfig+0x1c2>
 8009692:	4b5b      	ldr	r3, [pc, #364]	@ (8009800 <UART_SetConfig+0x2e4>)
 8009694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009698:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800969c:	2b30      	cmp	r3, #48	@ 0x30
 800969e:	d016      	beq.n	80096ce <UART_SetConfig+0x1b2>
 80096a0:	2b30      	cmp	r3, #48	@ 0x30
 80096a2:	d818      	bhi.n	80096d6 <UART_SetConfig+0x1ba>
 80096a4:	2b20      	cmp	r3, #32
 80096a6:	d00a      	beq.n	80096be <UART_SetConfig+0x1a2>
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d814      	bhi.n	80096d6 <UART_SetConfig+0x1ba>
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d002      	beq.n	80096b6 <UART_SetConfig+0x19a>
 80096b0:	2b10      	cmp	r3, #16
 80096b2:	d008      	beq.n	80096c6 <UART_SetConfig+0x1aa>
 80096b4:	e00f      	b.n	80096d6 <UART_SetConfig+0x1ba>
 80096b6:	2300      	movs	r3, #0
 80096b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096bc:	e0ad      	b.n	800981a <UART_SetConfig+0x2fe>
 80096be:	2302      	movs	r3, #2
 80096c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096c4:	e0a9      	b.n	800981a <UART_SetConfig+0x2fe>
 80096c6:	2304      	movs	r3, #4
 80096c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096cc:	e0a5      	b.n	800981a <UART_SetConfig+0x2fe>
 80096ce:	2308      	movs	r3, #8
 80096d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096d4:	e0a1      	b.n	800981a <UART_SetConfig+0x2fe>
 80096d6:	2310      	movs	r3, #16
 80096d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096dc:	e09d      	b.n	800981a <UART_SetConfig+0x2fe>
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a4a      	ldr	r2, [pc, #296]	@ (800980c <UART_SetConfig+0x2f0>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d125      	bne.n	8009734 <UART_SetConfig+0x218>
 80096e8:	4b45      	ldr	r3, [pc, #276]	@ (8009800 <UART_SetConfig+0x2e4>)
 80096ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80096f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80096f4:	d016      	beq.n	8009724 <UART_SetConfig+0x208>
 80096f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80096f8:	d818      	bhi.n	800972c <UART_SetConfig+0x210>
 80096fa:	2b80      	cmp	r3, #128	@ 0x80
 80096fc:	d00a      	beq.n	8009714 <UART_SetConfig+0x1f8>
 80096fe:	2b80      	cmp	r3, #128	@ 0x80
 8009700:	d814      	bhi.n	800972c <UART_SetConfig+0x210>
 8009702:	2b00      	cmp	r3, #0
 8009704:	d002      	beq.n	800970c <UART_SetConfig+0x1f0>
 8009706:	2b40      	cmp	r3, #64	@ 0x40
 8009708:	d008      	beq.n	800971c <UART_SetConfig+0x200>
 800970a:	e00f      	b.n	800972c <UART_SetConfig+0x210>
 800970c:	2300      	movs	r3, #0
 800970e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009712:	e082      	b.n	800981a <UART_SetConfig+0x2fe>
 8009714:	2302      	movs	r3, #2
 8009716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800971a:	e07e      	b.n	800981a <UART_SetConfig+0x2fe>
 800971c:	2304      	movs	r3, #4
 800971e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009722:	e07a      	b.n	800981a <UART_SetConfig+0x2fe>
 8009724:	2308      	movs	r3, #8
 8009726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800972a:	e076      	b.n	800981a <UART_SetConfig+0x2fe>
 800972c:	2310      	movs	r3, #16
 800972e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009732:	e072      	b.n	800981a <UART_SetConfig+0x2fe>
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a35      	ldr	r2, [pc, #212]	@ (8009810 <UART_SetConfig+0x2f4>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d12a      	bne.n	8009794 <UART_SetConfig+0x278>
 800973e:	4b30      	ldr	r3, [pc, #192]	@ (8009800 <UART_SetConfig+0x2e4>)
 8009740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009744:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009748:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800974c:	d01a      	beq.n	8009784 <UART_SetConfig+0x268>
 800974e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009752:	d81b      	bhi.n	800978c <UART_SetConfig+0x270>
 8009754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009758:	d00c      	beq.n	8009774 <UART_SetConfig+0x258>
 800975a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800975e:	d815      	bhi.n	800978c <UART_SetConfig+0x270>
 8009760:	2b00      	cmp	r3, #0
 8009762:	d003      	beq.n	800976c <UART_SetConfig+0x250>
 8009764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009768:	d008      	beq.n	800977c <UART_SetConfig+0x260>
 800976a:	e00f      	b.n	800978c <UART_SetConfig+0x270>
 800976c:	2300      	movs	r3, #0
 800976e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009772:	e052      	b.n	800981a <UART_SetConfig+0x2fe>
 8009774:	2302      	movs	r3, #2
 8009776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800977a:	e04e      	b.n	800981a <UART_SetConfig+0x2fe>
 800977c:	2304      	movs	r3, #4
 800977e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009782:	e04a      	b.n	800981a <UART_SetConfig+0x2fe>
 8009784:	2308      	movs	r3, #8
 8009786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800978a:	e046      	b.n	800981a <UART_SetConfig+0x2fe>
 800978c:	2310      	movs	r3, #16
 800978e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009792:	e042      	b.n	800981a <UART_SetConfig+0x2fe>
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a17      	ldr	r2, [pc, #92]	@ (80097f8 <UART_SetConfig+0x2dc>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d13a      	bne.n	8009814 <UART_SetConfig+0x2f8>
 800979e:	4b18      	ldr	r3, [pc, #96]	@ (8009800 <UART_SetConfig+0x2e4>)
 80097a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80097a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097ac:	d01a      	beq.n	80097e4 <UART_SetConfig+0x2c8>
 80097ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097b2:	d81b      	bhi.n	80097ec <UART_SetConfig+0x2d0>
 80097b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097b8:	d00c      	beq.n	80097d4 <UART_SetConfig+0x2b8>
 80097ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097be:	d815      	bhi.n	80097ec <UART_SetConfig+0x2d0>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <UART_SetConfig+0x2b0>
 80097c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097c8:	d008      	beq.n	80097dc <UART_SetConfig+0x2c0>
 80097ca:	e00f      	b.n	80097ec <UART_SetConfig+0x2d0>
 80097cc:	2300      	movs	r3, #0
 80097ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097d2:	e022      	b.n	800981a <UART_SetConfig+0x2fe>
 80097d4:	2302      	movs	r3, #2
 80097d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097da:	e01e      	b.n	800981a <UART_SetConfig+0x2fe>
 80097dc:	2304      	movs	r3, #4
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097e2:	e01a      	b.n	800981a <UART_SetConfig+0x2fe>
 80097e4:	2308      	movs	r3, #8
 80097e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ea:	e016      	b.n	800981a <UART_SetConfig+0x2fe>
 80097ec:	2310      	movs	r3, #16
 80097ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f2:	e012      	b.n	800981a <UART_SetConfig+0x2fe>
 80097f4:	cfff69f3 	.word	0xcfff69f3
 80097f8:	40008000 	.word	0x40008000
 80097fc:	40013800 	.word	0x40013800
 8009800:	40021000 	.word	0x40021000
 8009804:	40004400 	.word	0x40004400
 8009808:	40004800 	.word	0x40004800
 800980c:	40004c00 	.word	0x40004c00
 8009810:	40005000 	.word	0x40005000
 8009814:	2310      	movs	r3, #16
 8009816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4aae      	ldr	r2, [pc, #696]	@ (8009ad8 <UART_SetConfig+0x5bc>)
 8009820:	4293      	cmp	r3, r2
 8009822:	f040 8097 	bne.w	8009954 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009826:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800982a:	2b08      	cmp	r3, #8
 800982c:	d823      	bhi.n	8009876 <UART_SetConfig+0x35a>
 800982e:	a201      	add	r2, pc, #4	@ (adr r2, 8009834 <UART_SetConfig+0x318>)
 8009830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009834:	08009859 	.word	0x08009859
 8009838:	08009877 	.word	0x08009877
 800983c:	08009861 	.word	0x08009861
 8009840:	08009877 	.word	0x08009877
 8009844:	08009867 	.word	0x08009867
 8009848:	08009877 	.word	0x08009877
 800984c:	08009877 	.word	0x08009877
 8009850:	08009877 	.word	0x08009877
 8009854:	0800986f 	.word	0x0800986f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009858:	f7fc fed6 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 800985c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800985e:	e010      	b.n	8009882 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009860:	4b9e      	ldr	r3, [pc, #632]	@ (8009adc <UART_SetConfig+0x5c0>)
 8009862:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009864:	e00d      	b.n	8009882 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009866:	f7fc fe61 	bl	800652c <HAL_RCC_GetSysClockFreq>
 800986a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800986c:	e009      	b.n	8009882 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800986e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009872:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009874:	e005      	b.n	8009882 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009876:	2300      	movs	r3, #0
 8009878:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009880:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009884:	2b00      	cmp	r3, #0
 8009886:	f000 8130 	beq.w	8009aea <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800988e:	4a94      	ldr	r2, [pc, #592]	@ (8009ae0 <UART_SetConfig+0x5c4>)
 8009890:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009894:	461a      	mov	r2, r3
 8009896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009898:	fbb3 f3f2 	udiv	r3, r3, r2
 800989c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	685a      	ldr	r2, [r3, #4]
 80098a2:	4613      	mov	r3, r2
 80098a4:	005b      	lsls	r3, r3, #1
 80098a6:	4413      	add	r3, r2
 80098a8:	69ba      	ldr	r2, [r7, #24]
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d305      	bcc.n	80098ba <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098b4:	69ba      	ldr	r2, [r7, #24]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d903      	bls.n	80098c2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80098c0:	e113      	b.n	8009aea <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c4:	2200      	movs	r2, #0
 80098c6:	60bb      	str	r3, [r7, #8]
 80098c8:	60fa      	str	r2, [r7, #12]
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ce:	4a84      	ldr	r2, [pc, #528]	@ (8009ae0 <UART_SetConfig+0x5c4>)
 80098d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2200      	movs	r2, #0
 80098d8:	603b      	str	r3, [r7, #0]
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098e4:	f7f7 f9d8 	bl	8000c98 <__aeabi_uldivmod>
 80098e8:	4602      	mov	r2, r0
 80098ea:	460b      	mov	r3, r1
 80098ec:	4610      	mov	r0, r2
 80098ee:	4619      	mov	r1, r3
 80098f0:	f04f 0200 	mov.w	r2, #0
 80098f4:	f04f 0300 	mov.w	r3, #0
 80098f8:	020b      	lsls	r3, r1, #8
 80098fa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80098fe:	0202      	lsls	r2, r0, #8
 8009900:	6979      	ldr	r1, [r7, #20]
 8009902:	6849      	ldr	r1, [r1, #4]
 8009904:	0849      	lsrs	r1, r1, #1
 8009906:	2000      	movs	r0, #0
 8009908:	460c      	mov	r4, r1
 800990a:	4605      	mov	r5, r0
 800990c:	eb12 0804 	adds.w	r8, r2, r4
 8009910:	eb43 0905 	adc.w	r9, r3, r5
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	469a      	mov	sl, r3
 800991c:	4693      	mov	fp, r2
 800991e:	4652      	mov	r2, sl
 8009920:	465b      	mov	r3, fp
 8009922:	4640      	mov	r0, r8
 8009924:	4649      	mov	r1, r9
 8009926:	f7f7 f9b7 	bl	8000c98 <__aeabi_uldivmod>
 800992a:	4602      	mov	r2, r0
 800992c:	460b      	mov	r3, r1
 800992e:	4613      	mov	r3, r2
 8009930:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009932:	6a3b      	ldr	r3, [r7, #32]
 8009934:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009938:	d308      	bcc.n	800994c <UART_SetConfig+0x430>
 800993a:	6a3b      	ldr	r3, [r7, #32]
 800993c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009940:	d204      	bcs.n	800994c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	6a3a      	ldr	r2, [r7, #32]
 8009948:	60da      	str	r2, [r3, #12]
 800994a:	e0ce      	b.n	8009aea <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800994c:	2301      	movs	r3, #1
 800994e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009952:	e0ca      	b.n	8009aea <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	69db      	ldr	r3, [r3, #28]
 8009958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800995c:	d166      	bne.n	8009a2c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800995e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009962:	2b08      	cmp	r3, #8
 8009964:	d827      	bhi.n	80099b6 <UART_SetConfig+0x49a>
 8009966:	a201      	add	r2, pc, #4	@ (adr r2, 800996c <UART_SetConfig+0x450>)
 8009968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800996c:	08009991 	.word	0x08009991
 8009970:	08009999 	.word	0x08009999
 8009974:	080099a1 	.word	0x080099a1
 8009978:	080099b7 	.word	0x080099b7
 800997c:	080099a7 	.word	0x080099a7
 8009980:	080099b7 	.word	0x080099b7
 8009984:	080099b7 	.word	0x080099b7
 8009988:	080099b7 	.word	0x080099b7
 800998c:	080099af 	.word	0x080099af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009990:	f7fc fe3a 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 8009994:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009996:	e014      	b.n	80099c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009998:	f7fc fe4c 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 800999c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800999e:	e010      	b.n	80099c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099a0:	4b4e      	ldr	r3, [pc, #312]	@ (8009adc <UART_SetConfig+0x5c0>)
 80099a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099a4:	e00d      	b.n	80099c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099a6:	f7fc fdc1 	bl	800652c <HAL_RCC_GetSysClockFreq>
 80099aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099ac:	e009      	b.n	80099c2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099b4:	e005      	b.n	80099c2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80099b6:	2300      	movs	r3, #0
 80099b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80099c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f000 8090 	beq.w	8009aea <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099ce:	4a44      	ldr	r2, [pc, #272]	@ (8009ae0 <UART_SetConfig+0x5c4>)
 80099d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099d4:	461a      	mov	r2, r3
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80099dc:	005a      	lsls	r2, r3, #1
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	085b      	lsrs	r3, r3, #1
 80099e4:	441a      	add	r2, r3
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	2b0f      	cmp	r3, #15
 80099f4:	d916      	bls.n	8009a24 <UART_SetConfig+0x508>
 80099f6:	6a3b      	ldr	r3, [r7, #32]
 80099f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099fc:	d212      	bcs.n	8009a24 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099fe:	6a3b      	ldr	r3, [r7, #32]
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	f023 030f 	bic.w	r3, r3, #15
 8009a06:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a08:	6a3b      	ldr	r3, [r7, #32]
 8009a0a:	085b      	lsrs	r3, r3, #1
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	f003 0307 	and.w	r3, r3, #7
 8009a12:	b29a      	uxth	r2, r3
 8009a14:	8bfb      	ldrh	r3, [r7, #30]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	8bfa      	ldrh	r2, [r7, #30]
 8009a20:	60da      	str	r2, [r3, #12]
 8009a22:	e062      	b.n	8009aea <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a2a:	e05e      	b.n	8009aea <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009a2c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a30:	2b08      	cmp	r3, #8
 8009a32:	d828      	bhi.n	8009a86 <UART_SetConfig+0x56a>
 8009a34:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <UART_SetConfig+0x520>)
 8009a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3a:	bf00      	nop
 8009a3c:	08009a61 	.word	0x08009a61
 8009a40:	08009a69 	.word	0x08009a69
 8009a44:	08009a71 	.word	0x08009a71
 8009a48:	08009a87 	.word	0x08009a87
 8009a4c:	08009a77 	.word	0x08009a77
 8009a50:	08009a87 	.word	0x08009a87
 8009a54:	08009a87 	.word	0x08009a87
 8009a58:	08009a87 	.word	0x08009a87
 8009a5c:	08009a7f 	.word	0x08009a7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a60:	f7fc fdd2 	bl	8006608 <HAL_RCC_GetPCLK1Freq>
 8009a64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a66:	e014      	b.n	8009a92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a68:	f7fc fde4 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 8009a6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a6e:	e010      	b.n	8009a92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a70:	4b1a      	ldr	r3, [pc, #104]	@ (8009adc <UART_SetConfig+0x5c0>)
 8009a72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a74:	e00d      	b.n	8009a92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a76:	f7fc fd59 	bl	800652c <HAL_RCC_GetSysClockFreq>
 8009a7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a7c:	e009      	b.n	8009a92 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a84:	e005      	b.n	8009a92 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009a86:	2300      	movs	r3, #0
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a90:	bf00      	nop
    }

    if (pclk != 0U)
 8009a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d028      	beq.n	8009aea <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a9c:	4a10      	ldr	r2, [pc, #64]	@ (8009ae0 <UART_SetConfig+0x5c4>)
 8009a9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa6:	fbb3 f2f2 	udiv	r2, r3, r2
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	085b      	lsrs	r3, r3, #1
 8009ab0:	441a      	add	r2, r3
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009aba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009abc:	6a3b      	ldr	r3, [r7, #32]
 8009abe:	2b0f      	cmp	r3, #15
 8009ac0:	d910      	bls.n	8009ae4 <UART_SetConfig+0x5c8>
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ac8:	d20c      	bcs.n	8009ae4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	b29a      	uxth	r2, r3
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	60da      	str	r2, [r3, #12]
 8009ad4:	e009      	b.n	8009aea <UART_SetConfig+0x5ce>
 8009ad6:	bf00      	nop
 8009ad8:	40008000 	.word	0x40008000
 8009adc:	00f42400 	.word	0x00f42400
 8009ae0:	0800e1ec 	.word	0x0800e1ec
      }
      else
      {
        ret = HAL_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	2200      	movs	r2, #0
 8009afe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	2200      	movs	r2, #0
 8009b04:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b06:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3730      	adds	r7, #48	@ 0x30
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009b14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b20:	f003 0308 	and.w	r3, r3, #8
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00a      	beq.n	8009b3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	430a      	orrs	r2, r1
 8009b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b42:	f003 0301 	and.w	r3, r3, #1
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00a      	beq.n	8009b60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	430a      	orrs	r2, r1
 8009b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b64:	f003 0302 	and.w	r3, r3, #2
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00a      	beq.n	8009b82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	430a      	orrs	r2, r1
 8009b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b86:	f003 0304 	and.w	r3, r3, #4
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00a      	beq.n	8009ba4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	430a      	orrs	r2, r1
 8009ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba8:	f003 0310 	and.w	r3, r3, #16
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d00a      	beq.n	8009bc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	430a      	orrs	r2, r1
 8009bc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bca:	f003 0320 	and.w	r3, r3, #32
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00a      	beq.n	8009be8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	689b      	ldr	r3, [r3, #8]
 8009bd8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	430a      	orrs	r2, r1
 8009be6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d01a      	beq.n	8009c2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	430a      	orrs	r2, r1
 8009c08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c12:	d10a      	bne.n	8009c2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	430a      	orrs	r2, r1
 8009c28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00a      	beq.n	8009c4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	430a      	orrs	r2, r1
 8009c4a:	605a      	str	r2, [r3, #4]
  }
}
 8009c4c:	bf00      	nop
 8009c4e:	370c      	adds	r7, #12
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b098      	sub	sp, #96	@ 0x60
 8009c5c:	af02      	add	r7, sp, #8
 8009c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c68:	f7f9 fbf2 	bl	8003450 <HAL_GetTick>
 8009c6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f003 0308 	and.w	r3, r3, #8
 8009c78:	2b08      	cmp	r3, #8
 8009c7a:	d12f      	bne.n	8009cdc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c80:	9300      	str	r3, [sp, #0]
 8009c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c84:	2200      	movs	r2, #0
 8009c86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f88e 	bl	8009dac <UART_WaitOnFlagUntilTimeout>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d022      	beq.n	8009cdc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c9e:	e853 3f00 	ldrex	r3, [r3]
 8009ca2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ca6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009caa:	653b      	str	r3, [r7, #80]	@ 0x50
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cb6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009cba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009cbc:	e841 2300 	strex	r3, r2, [r1]
 8009cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d1e6      	bne.n	8009c96 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2220      	movs	r2, #32
 8009ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	e063      	b.n	8009da4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f003 0304 	and.w	r3, r3, #4
 8009ce6:	2b04      	cmp	r3, #4
 8009ce8:	d149      	bne.n	8009d7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009cea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f857 	bl	8009dac <UART_WaitOnFlagUntilTimeout>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d03c      	beq.n	8009d7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0c:	e853 3f00 	ldrex	r3, [r3]
 8009d10:	623b      	str	r3, [r7, #32]
   return(result);
 8009d12:	6a3b      	ldr	r3, [r7, #32]
 8009d14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	461a      	mov	r2, r3
 8009d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d22:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d2a:	e841 2300 	strex	r3, r2, [r1]
 8009d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1e6      	bne.n	8009d04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	3308      	adds	r3, #8
 8009d3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	e853 3f00 	ldrex	r3, [r3]
 8009d44:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f023 0301 	bic.w	r3, r3, #1
 8009d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3308      	adds	r3, #8
 8009d54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d56:	61fa      	str	r2, [r7, #28]
 8009d58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5a:	69b9      	ldr	r1, [r7, #24]
 8009d5c:	69fa      	ldr	r2, [r7, #28]
 8009d5e:	e841 2300 	strex	r3, r2, [r1]
 8009d62:	617b      	str	r3, [r7, #20]
   return(result);
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1e5      	bne.n	8009d36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2220      	movs	r2, #32
 8009d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	e012      	b.n	8009da4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2220      	movs	r2, #32
 8009d82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2220      	movs	r2, #32
 8009d8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3758      	adds	r7, #88	@ 0x58
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	603b      	str	r3, [r7, #0]
 8009db8:	4613      	mov	r3, r2
 8009dba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dbc:	e04f      	b.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc4:	d04b      	beq.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dc6:	f7f9 fb43 	bl	8003450 <HAL_GetTick>
 8009dca:	4602      	mov	r2, r0
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	1ad3      	subs	r3, r2, r3
 8009dd0:	69ba      	ldr	r2, [r7, #24]
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d302      	bcc.n	8009ddc <UART_WaitOnFlagUntilTimeout+0x30>
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e04e      	b.n	8009e7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 0304 	and.w	r3, r3, #4
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d037      	beq.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	2b80      	cmp	r3, #128	@ 0x80
 8009df2:	d034      	beq.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	2b40      	cmp	r3, #64	@ 0x40
 8009df8:	d031      	beq.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	69db      	ldr	r3, [r3, #28]
 8009e00:	f003 0308 	and.w	r3, r3, #8
 8009e04:	2b08      	cmp	r3, #8
 8009e06:	d110      	bne.n	8009e2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2208      	movs	r2, #8
 8009e0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f000 f838 	bl	8009e86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2208      	movs	r2, #8
 8009e1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e029      	b.n	8009e7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	69db      	ldr	r3, [r3, #28]
 8009e30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e38:	d111      	bne.n	8009e5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f000 f81e 	bl	8009e86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2220      	movs	r2, #32
 8009e4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e00f      	b.n	8009e7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	69da      	ldr	r2, [r3, #28]
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	4013      	ands	r3, r2
 8009e68:	68ba      	ldr	r2, [r7, #8]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	bf0c      	ite	eq
 8009e6e:	2301      	moveq	r3, #1
 8009e70:	2300      	movne	r3, #0
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	461a      	mov	r2, r3
 8009e76:	79fb      	ldrb	r3, [r7, #7]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d0a0      	beq.n	8009dbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e7c:	2300      	movs	r3, #0
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3710      	adds	r7, #16
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e86:	b480      	push	{r7}
 8009e88:	b095      	sub	sp, #84	@ 0x54
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e96:	e853 3f00 	ldrex	r3, [r3]
 8009e9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eac:	643b      	str	r3, [r7, #64]	@ 0x40
 8009eae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009eb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009eb4:	e841 2300 	strex	r3, r2, [r1]
 8009eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d1e6      	bne.n	8009e8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3308      	adds	r3, #8
 8009ec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	e853 3f00 	ldrex	r3, [r3]
 8009ece:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ed6:	f023 0301 	bic.w	r3, r3, #1
 8009eda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3308      	adds	r3, #8
 8009ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ee4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009eec:	e841 2300 	strex	r3, r2, [r1]
 8009ef0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e3      	bne.n	8009ec0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d118      	bne.n	8009f32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	e853 3f00 	ldrex	r3, [r3]
 8009f0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	f023 0310 	bic.w	r3, r3, #16
 8009f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f1e:	61bb      	str	r3, [r7, #24]
 8009f20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f22:	6979      	ldr	r1, [r7, #20]
 8009f24:	69ba      	ldr	r2, [r7, #24]
 8009f26:	e841 2300 	strex	r3, r2, [r1]
 8009f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1e6      	bne.n	8009f00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2220      	movs	r2, #32
 8009f36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009f46:	bf00      	nop
 8009f48:	3754      	adds	r7, #84	@ 0x54
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr

08009f52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f52:	b480      	push	{r7}
 8009f54:	b085      	sub	sp, #20
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d101      	bne.n	8009f68 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f64:	2302      	movs	r3, #2
 8009f66:	e027      	b.n	8009fb8 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2224      	movs	r2, #36	@ 0x24
 8009f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	681a      	ldr	r2, [r3, #0]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f022 0201 	bic.w	r2, r2, #1
 8009f8e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2220      	movs	r2, #32
 8009faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3714      	adds	r7, #20
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d101      	bne.n	8009fdc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009fd8:	2302      	movs	r3, #2
 8009fda:	e02d      	b.n	800a038 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2224      	movs	r2, #36	@ 0x24
 8009fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f022 0201 	bic.w	r2, r2, #1
 800a002:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	683a      	ldr	r2, [r7, #0]
 800a014:	430a      	orrs	r2, r1
 800a016:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 f84f 	bl	800a0bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2220      	movs	r2, #32
 800a02a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a050:	2b01      	cmp	r3, #1
 800a052:	d101      	bne.n	800a058 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a054:	2302      	movs	r3, #2
 800a056:	e02d      	b.n	800a0b4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2224      	movs	r2, #36	@ 0x24
 800a064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f022 0201 	bic.w	r2, r2, #1
 800a07e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	683a      	ldr	r2, [r7, #0]
 800a090:	430a      	orrs	r2, r1
 800a092:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f811 	bl	800a0bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2220      	movs	r2, #32
 800a0a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b085      	sub	sp, #20
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d108      	bne.n	800a0de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a0dc:	e031      	b.n	800a142 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a0de:	2308      	movs	r3, #8
 800a0e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a0e2:	2308      	movs	r3, #8
 800a0e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	0e5b      	lsrs	r3, r3, #25
 800a0ee:	b2db      	uxtb	r3, r3
 800a0f0:	f003 0307 	and.w	r3, r3, #7
 800a0f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	0f5b      	lsrs	r3, r3, #29
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	f003 0307 	and.w	r3, r3, #7
 800a104:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a106:	7bbb      	ldrb	r3, [r7, #14]
 800a108:	7b3a      	ldrb	r2, [r7, #12]
 800a10a:	4911      	ldr	r1, [pc, #68]	@ (800a150 <UARTEx_SetNbDataToProcess+0x94>)
 800a10c:	5c8a      	ldrb	r2, [r1, r2]
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a112:	7b3a      	ldrb	r2, [r7, #12]
 800a114:	490f      	ldr	r1, [pc, #60]	@ (800a154 <UARTEx_SetNbDataToProcess+0x98>)
 800a116:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a118:	fb93 f3f2 	sdiv	r3, r3, r2
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a124:	7bfb      	ldrb	r3, [r7, #15]
 800a126:	7b7a      	ldrb	r2, [r7, #13]
 800a128:	4909      	ldr	r1, [pc, #36]	@ (800a150 <UARTEx_SetNbDataToProcess+0x94>)
 800a12a:	5c8a      	ldrb	r2, [r1, r2]
 800a12c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a130:	7b7a      	ldrb	r2, [r7, #13]
 800a132:	4908      	ldr	r1, [pc, #32]	@ (800a154 <UARTEx_SetNbDataToProcess+0x98>)
 800a134:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a136:	fb93 f3f2 	sdiv	r3, r3, r2
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a142:	bf00      	nop
 800a144:	3714      	adds	r7, #20
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
 800a14e:	bf00      	nop
 800a150:	0800e204 	.word	0x0800e204
 800a154:	0800e20c 	.word	0x0800e20c

0800a158 <malloc>:
 800a158:	4b02      	ldr	r3, [pc, #8]	@ (800a164 <malloc+0xc>)
 800a15a:	4601      	mov	r1, r0
 800a15c:	6818      	ldr	r0, [r3, #0]
 800a15e:	f000 b82d 	b.w	800a1bc <_malloc_r>
 800a162:	bf00      	nop
 800a164:	20000028 	.word	0x20000028

0800a168 <free>:
 800a168:	4b02      	ldr	r3, [pc, #8]	@ (800a174 <free+0xc>)
 800a16a:	4601      	mov	r1, r0
 800a16c:	6818      	ldr	r0, [r3, #0]
 800a16e:	f001 bd0b 	b.w	800bb88 <_free_r>
 800a172:	bf00      	nop
 800a174:	20000028 	.word	0x20000028

0800a178 <sbrk_aligned>:
 800a178:	b570      	push	{r4, r5, r6, lr}
 800a17a:	4e0f      	ldr	r6, [pc, #60]	@ (800a1b8 <sbrk_aligned+0x40>)
 800a17c:	460c      	mov	r4, r1
 800a17e:	6831      	ldr	r1, [r6, #0]
 800a180:	4605      	mov	r5, r0
 800a182:	b911      	cbnz	r1, 800a18a <sbrk_aligned+0x12>
 800a184:	f000 fe64 	bl	800ae50 <_sbrk_r>
 800a188:	6030      	str	r0, [r6, #0]
 800a18a:	4621      	mov	r1, r4
 800a18c:	4628      	mov	r0, r5
 800a18e:	f000 fe5f 	bl	800ae50 <_sbrk_r>
 800a192:	1c43      	adds	r3, r0, #1
 800a194:	d103      	bne.n	800a19e <sbrk_aligned+0x26>
 800a196:	f04f 34ff 	mov.w	r4, #4294967295
 800a19a:	4620      	mov	r0, r4
 800a19c:	bd70      	pop	{r4, r5, r6, pc}
 800a19e:	1cc4      	adds	r4, r0, #3
 800a1a0:	f024 0403 	bic.w	r4, r4, #3
 800a1a4:	42a0      	cmp	r0, r4
 800a1a6:	d0f8      	beq.n	800a19a <sbrk_aligned+0x22>
 800a1a8:	1a21      	subs	r1, r4, r0
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f000 fe50 	bl	800ae50 <_sbrk_r>
 800a1b0:	3001      	adds	r0, #1
 800a1b2:	d1f2      	bne.n	800a19a <sbrk_aligned+0x22>
 800a1b4:	e7ef      	b.n	800a196 <sbrk_aligned+0x1e>
 800a1b6:	bf00      	nop
 800a1b8:	200006e0 	.word	0x200006e0

0800a1bc <_malloc_r>:
 800a1bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c0:	1ccd      	adds	r5, r1, #3
 800a1c2:	f025 0503 	bic.w	r5, r5, #3
 800a1c6:	3508      	adds	r5, #8
 800a1c8:	2d0c      	cmp	r5, #12
 800a1ca:	bf38      	it	cc
 800a1cc:	250c      	movcc	r5, #12
 800a1ce:	2d00      	cmp	r5, #0
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	db01      	blt.n	800a1d8 <_malloc_r+0x1c>
 800a1d4:	42a9      	cmp	r1, r5
 800a1d6:	d904      	bls.n	800a1e2 <_malloc_r+0x26>
 800a1d8:	230c      	movs	r3, #12
 800a1da:	6033      	str	r3, [r6, #0]
 800a1dc:	2000      	movs	r0, #0
 800a1de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a2b8 <_malloc_r+0xfc>
 800a1e6:	f000 f869 	bl	800a2bc <__malloc_lock>
 800a1ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ee:	461c      	mov	r4, r3
 800a1f0:	bb44      	cbnz	r4, 800a244 <_malloc_r+0x88>
 800a1f2:	4629      	mov	r1, r5
 800a1f4:	4630      	mov	r0, r6
 800a1f6:	f7ff ffbf 	bl	800a178 <sbrk_aligned>
 800a1fa:	1c43      	adds	r3, r0, #1
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	d158      	bne.n	800a2b2 <_malloc_r+0xf6>
 800a200:	f8d8 4000 	ldr.w	r4, [r8]
 800a204:	4627      	mov	r7, r4
 800a206:	2f00      	cmp	r7, #0
 800a208:	d143      	bne.n	800a292 <_malloc_r+0xd6>
 800a20a:	2c00      	cmp	r4, #0
 800a20c:	d04b      	beq.n	800a2a6 <_malloc_r+0xea>
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	4639      	mov	r1, r7
 800a212:	4630      	mov	r0, r6
 800a214:	eb04 0903 	add.w	r9, r4, r3
 800a218:	f000 fe1a 	bl	800ae50 <_sbrk_r>
 800a21c:	4581      	cmp	r9, r0
 800a21e:	d142      	bne.n	800a2a6 <_malloc_r+0xea>
 800a220:	6821      	ldr	r1, [r4, #0]
 800a222:	1a6d      	subs	r5, r5, r1
 800a224:	4629      	mov	r1, r5
 800a226:	4630      	mov	r0, r6
 800a228:	f7ff ffa6 	bl	800a178 <sbrk_aligned>
 800a22c:	3001      	adds	r0, #1
 800a22e:	d03a      	beq.n	800a2a6 <_malloc_r+0xea>
 800a230:	6823      	ldr	r3, [r4, #0]
 800a232:	442b      	add	r3, r5
 800a234:	6023      	str	r3, [r4, #0]
 800a236:	f8d8 3000 	ldr.w	r3, [r8]
 800a23a:	685a      	ldr	r2, [r3, #4]
 800a23c:	bb62      	cbnz	r2, 800a298 <_malloc_r+0xdc>
 800a23e:	f8c8 7000 	str.w	r7, [r8]
 800a242:	e00f      	b.n	800a264 <_malloc_r+0xa8>
 800a244:	6822      	ldr	r2, [r4, #0]
 800a246:	1b52      	subs	r2, r2, r5
 800a248:	d420      	bmi.n	800a28c <_malloc_r+0xd0>
 800a24a:	2a0b      	cmp	r2, #11
 800a24c:	d917      	bls.n	800a27e <_malloc_r+0xc2>
 800a24e:	1961      	adds	r1, r4, r5
 800a250:	42a3      	cmp	r3, r4
 800a252:	6025      	str	r5, [r4, #0]
 800a254:	bf18      	it	ne
 800a256:	6059      	strne	r1, [r3, #4]
 800a258:	6863      	ldr	r3, [r4, #4]
 800a25a:	bf08      	it	eq
 800a25c:	f8c8 1000 	streq.w	r1, [r8]
 800a260:	5162      	str	r2, [r4, r5]
 800a262:	604b      	str	r3, [r1, #4]
 800a264:	4630      	mov	r0, r6
 800a266:	f000 f82f 	bl	800a2c8 <__malloc_unlock>
 800a26a:	f104 000b 	add.w	r0, r4, #11
 800a26e:	1d23      	adds	r3, r4, #4
 800a270:	f020 0007 	bic.w	r0, r0, #7
 800a274:	1ac2      	subs	r2, r0, r3
 800a276:	bf1c      	itt	ne
 800a278:	1a1b      	subne	r3, r3, r0
 800a27a:	50a3      	strne	r3, [r4, r2]
 800a27c:	e7af      	b.n	800a1de <_malloc_r+0x22>
 800a27e:	6862      	ldr	r2, [r4, #4]
 800a280:	42a3      	cmp	r3, r4
 800a282:	bf0c      	ite	eq
 800a284:	f8c8 2000 	streq.w	r2, [r8]
 800a288:	605a      	strne	r2, [r3, #4]
 800a28a:	e7eb      	b.n	800a264 <_malloc_r+0xa8>
 800a28c:	4623      	mov	r3, r4
 800a28e:	6864      	ldr	r4, [r4, #4]
 800a290:	e7ae      	b.n	800a1f0 <_malloc_r+0x34>
 800a292:	463c      	mov	r4, r7
 800a294:	687f      	ldr	r7, [r7, #4]
 800a296:	e7b6      	b.n	800a206 <_malloc_r+0x4a>
 800a298:	461a      	mov	r2, r3
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	42a3      	cmp	r3, r4
 800a29e:	d1fb      	bne.n	800a298 <_malloc_r+0xdc>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	6053      	str	r3, [r2, #4]
 800a2a4:	e7de      	b.n	800a264 <_malloc_r+0xa8>
 800a2a6:	230c      	movs	r3, #12
 800a2a8:	6033      	str	r3, [r6, #0]
 800a2aa:	4630      	mov	r0, r6
 800a2ac:	f000 f80c 	bl	800a2c8 <__malloc_unlock>
 800a2b0:	e794      	b.n	800a1dc <_malloc_r+0x20>
 800a2b2:	6005      	str	r5, [r0, #0]
 800a2b4:	e7d6      	b.n	800a264 <_malloc_r+0xa8>
 800a2b6:	bf00      	nop
 800a2b8:	200006e4 	.word	0x200006e4

0800a2bc <__malloc_lock>:
 800a2bc:	4801      	ldr	r0, [pc, #4]	@ (800a2c4 <__malloc_lock+0x8>)
 800a2be:	f000 be14 	b.w	800aeea <__retarget_lock_acquire_recursive>
 800a2c2:	bf00      	nop
 800a2c4:	20000828 	.word	0x20000828

0800a2c8 <__malloc_unlock>:
 800a2c8:	4801      	ldr	r0, [pc, #4]	@ (800a2d0 <__malloc_unlock+0x8>)
 800a2ca:	f000 be0f 	b.w	800aeec <__retarget_lock_release_recursive>
 800a2ce:	bf00      	nop
 800a2d0:	20000828 	.word	0x20000828

0800a2d4 <__cvt>:
 800a2d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2d8:	ec57 6b10 	vmov	r6, r7, d0
 800a2dc:	2f00      	cmp	r7, #0
 800a2de:	460c      	mov	r4, r1
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	463b      	mov	r3, r7
 800a2e4:	bfbb      	ittet	lt
 800a2e6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a2ea:	461f      	movlt	r7, r3
 800a2ec:	2300      	movge	r3, #0
 800a2ee:	232d      	movlt	r3, #45	@ 0x2d
 800a2f0:	700b      	strb	r3, [r1, #0]
 800a2f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2f4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a2f8:	4691      	mov	r9, r2
 800a2fa:	f023 0820 	bic.w	r8, r3, #32
 800a2fe:	bfbc      	itt	lt
 800a300:	4632      	movlt	r2, r6
 800a302:	4616      	movlt	r6, r2
 800a304:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a308:	d005      	beq.n	800a316 <__cvt+0x42>
 800a30a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a30e:	d100      	bne.n	800a312 <__cvt+0x3e>
 800a310:	3401      	adds	r4, #1
 800a312:	2102      	movs	r1, #2
 800a314:	e000      	b.n	800a318 <__cvt+0x44>
 800a316:	2103      	movs	r1, #3
 800a318:	ab03      	add	r3, sp, #12
 800a31a:	9301      	str	r3, [sp, #4]
 800a31c:	ab02      	add	r3, sp, #8
 800a31e:	9300      	str	r3, [sp, #0]
 800a320:	ec47 6b10 	vmov	d0, r6, r7
 800a324:	4653      	mov	r3, sl
 800a326:	4622      	mov	r2, r4
 800a328:	f000 fe6a 	bl	800b000 <_dtoa_r>
 800a32c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a330:	4605      	mov	r5, r0
 800a332:	d119      	bne.n	800a368 <__cvt+0x94>
 800a334:	f019 0f01 	tst.w	r9, #1
 800a338:	d00e      	beq.n	800a358 <__cvt+0x84>
 800a33a:	eb00 0904 	add.w	r9, r0, r4
 800a33e:	2200      	movs	r2, #0
 800a340:	2300      	movs	r3, #0
 800a342:	4630      	mov	r0, r6
 800a344:	4639      	mov	r1, r7
 800a346:	f7f6 fbe7 	bl	8000b18 <__aeabi_dcmpeq>
 800a34a:	b108      	cbz	r0, 800a350 <__cvt+0x7c>
 800a34c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a350:	2230      	movs	r2, #48	@ 0x30
 800a352:	9b03      	ldr	r3, [sp, #12]
 800a354:	454b      	cmp	r3, r9
 800a356:	d31e      	bcc.n	800a396 <__cvt+0xc2>
 800a358:	9b03      	ldr	r3, [sp, #12]
 800a35a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a35c:	1b5b      	subs	r3, r3, r5
 800a35e:	4628      	mov	r0, r5
 800a360:	6013      	str	r3, [r2, #0]
 800a362:	b004      	add	sp, #16
 800a364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a368:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a36c:	eb00 0904 	add.w	r9, r0, r4
 800a370:	d1e5      	bne.n	800a33e <__cvt+0x6a>
 800a372:	7803      	ldrb	r3, [r0, #0]
 800a374:	2b30      	cmp	r3, #48	@ 0x30
 800a376:	d10a      	bne.n	800a38e <__cvt+0xba>
 800a378:	2200      	movs	r2, #0
 800a37a:	2300      	movs	r3, #0
 800a37c:	4630      	mov	r0, r6
 800a37e:	4639      	mov	r1, r7
 800a380:	f7f6 fbca 	bl	8000b18 <__aeabi_dcmpeq>
 800a384:	b918      	cbnz	r0, 800a38e <__cvt+0xba>
 800a386:	f1c4 0401 	rsb	r4, r4, #1
 800a38a:	f8ca 4000 	str.w	r4, [sl]
 800a38e:	f8da 3000 	ldr.w	r3, [sl]
 800a392:	4499      	add	r9, r3
 800a394:	e7d3      	b.n	800a33e <__cvt+0x6a>
 800a396:	1c59      	adds	r1, r3, #1
 800a398:	9103      	str	r1, [sp, #12]
 800a39a:	701a      	strb	r2, [r3, #0]
 800a39c:	e7d9      	b.n	800a352 <__cvt+0x7e>

0800a39e <__exponent>:
 800a39e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3a0:	2900      	cmp	r1, #0
 800a3a2:	bfba      	itte	lt
 800a3a4:	4249      	neglt	r1, r1
 800a3a6:	232d      	movlt	r3, #45	@ 0x2d
 800a3a8:	232b      	movge	r3, #43	@ 0x2b
 800a3aa:	2909      	cmp	r1, #9
 800a3ac:	7002      	strb	r2, [r0, #0]
 800a3ae:	7043      	strb	r3, [r0, #1]
 800a3b0:	dd29      	ble.n	800a406 <__exponent+0x68>
 800a3b2:	f10d 0307 	add.w	r3, sp, #7
 800a3b6:	461d      	mov	r5, r3
 800a3b8:	270a      	movs	r7, #10
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3c0:	fb07 1416 	mls	r4, r7, r6, r1
 800a3c4:	3430      	adds	r4, #48	@ 0x30
 800a3c6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3ca:	460c      	mov	r4, r1
 800a3cc:	2c63      	cmp	r4, #99	@ 0x63
 800a3ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	dcf1      	bgt.n	800a3ba <__exponent+0x1c>
 800a3d6:	3130      	adds	r1, #48	@ 0x30
 800a3d8:	1e94      	subs	r4, r2, #2
 800a3da:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a3de:	1c41      	adds	r1, r0, #1
 800a3e0:	4623      	mov	r3, r4
 800a3e2:	42ab      	cmp	r3, r5
 800a3e4:	d30a      	bcc.n	800a3fc <__exponent+0x5e>
 800a3e6:	f10d 0309 	add.w	r3, sp, #9
 800a3ea:	1a9b      	subs	r3, r3, r2
 800a3ec:	42ac      	cmp	r4, r5
 800a3ee:	bf88      	it	hi
 800a3f0:	2300      	movhi	r3, #0
 800a3f2:	3302      	adds	r3, #2
 800a3f4:	4403      	add	r3, r0
 800a3f6:	1a18      	subs	r0, r3, r0
 800a3f8:	b003      	add	sp, #12
 800a3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3fc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a400:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a404:	e7ed      	b.n	800a3e2 <__exponent+0x44>
 800a406:	2330      	movs	r3, #48	@ 0x30
 800a408:	3130      	adds	r1, #48	@ 0x30
 800a40a:	7083      	strb	r3, [r0, #2]
 800a40c:	70c1      	strb	r1, [r0, #3]
 800a40e:	1d03      	adds	r3, r0, #4
 800a410:	e7f1      	b.n	800a3f6 <__exponent+0x58>
	...

0800a414 <_printf_float>:
 800a414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a418:	b08d      	sub	sp, #52	@ 0x34
 800a41a:	460c      	mov	r4, r1
 800a41c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a420:	4616      	mov	r6, r2
 800a422:	461f      	mov	r7, r3
 800a424:	4605      	mov	r5, r0
 800a426:	f000 fcdb 	bl	800ade0 <_localeconv_r>
 800a42a:	6803      	ldr	r3, [r0, #0]
 800a42c:	9304      	str	r3, [sp, #16]
 800a42e:	4618      	mov	r0, r3
 800a430:	f7f5 ff46 	bl	80002c0 <strlen>
 800a434:	2300      	movs	r3, #0
 800a436:	930a      	str	r3, [sp, #40]	@ 0x28
 800a438:	f8d8 3000 	ldr.w	r3, [r8]
 800a43c:	9005      	str	r0, [sp, #20]
 800a43e:	3307      	adds	r3, #7
 800a440:	f023 0307 	bic.w	r3, r3, #7
 800a444:	f103 0208 	add.w	r2, r3, #8
 800a448:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a44c:	f8d4 b000 	ldr.w	fp, [r4]
 800a450:	f8c8 2000 	str.w	r2, [r8]
 800a454:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a458:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a45c:	9307      	str	r3, [sp, #28]
 800a45e:	f8cd 8018 	str.w	r8, [sp, #24]
 800a462:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a466:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a46a:	4b9c      	ldr	r3, [pc, #624]	@ (800a6dc <_printf_float+0x2c8>)
 800a46c:	f04f 32ff 	mov.w	r2, #4294967295
 800a470:	f7f6 fb84 	bl	8000b7c <__aeabi_dcmpun>
 800a474:	bb70      	cbnz	r0, 800a4d4 <_printf_float+0xc0>
 800a476:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a47a:	4b98      	ldr	r3, [pc, #608]	@ (800a6dc <_printf_float+0x2c8>)
 800a47c:	f04f 32ff 	mov.w	r2, #4294967295
 800a480:	f7f6 fb5e 	bl	8000b40 <__aeabi_dcmple>
 800a484:	bb30      	cbnz	r0, 800a4d4 <_printf_float+0xc0>
 800a486:	2200      	movs	r2, #0
 800a488:	2300      	movs	r3, #0
 800a48a:	4640      	mov	r0, r8
 800a48c:	4649      	mov	r1, r9
 800a48e:	f7f6 fb4d 	bl	8000b2c <__aeabi_dcmplt>
 800a492:	b110      	cbz	r0, 800a49a <_printf_float+0x86>
 800a494:	232d      	movs	r3, #45	@ 0x2d
 800a496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a49a:	4a91      	ldr	r2, [pc, #580]	@ (800a6e0 <_printf_float+0x2cc>)
 800a49c:	4b91      	ldr	r3, [pc, #580]	@ (800a6e4 <_printf_float+0x2d0>)
 800a49e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4a2:	bf94      	ite	ls
 800a4a4:	4690      	movls	r8, r2
 800a4a6:	4698      	movhi	r8, r3
 800a4a8:	2303      	movs	r3, #3
 800a4aa:	6123      	str	r3, [r4, #16]
 800a4ac:	f02b 0304 	bic.w	r3, fp, #4
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	f04f 0900 	mov.w	r9, #0
 800a4b6:	9700      	str	r7, [sp, #0]
 800a4b8:	4633      	mov	r3, r6
 800a4ba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4bc:	4621      	mov	r1, r4
 800a4be:	4628      	mov	r0, r5
 800a4c0:	f000 f9d2 	bl	800a868 <_printf_common>
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	f040 808d 	bne.w	800a5e4 <_printf_float+0x1d0>
 800a4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ce:	b00d      	add	sp, #52	@ 0x34
 800a4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d4:	4642      	mov	r2, r8
 800a4d6:	464b      	mov	r3, r9
 800a4d8:	4640      	mov	r0, r8
 800a4da:	4649      	mov	r1, r9
 800a4dc:	f7f6 fb4e 	bl	8000b7c <__aeabi_dcmpun>
 800a4e0:	b140      	cbz	r0, 800a4f4 <_printf_float+0xe0>
 800a4e2:	464b      	mov	r3, r9
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	bfbc      	itt	lt
 800a4e8:	232d      	movlt	r3, #45	@ 0x2d
 800a4ea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a4ee:	4a7e      	ldr	r2, [pc, #504]	@ (800a6e8 <_printf_float+0x2d4>)
 800a4f0:	4b7e      	ldr	r3, [pc, #504]	@ (800a6ec <_printf_float+0x2d8>)
 800a4f2:	e7d4      	b.n	800a49e <_printf_float+0x8a>
 800a4f4:	6863      	ldr	r3, [r4, #4]
 800a4f6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a4fa:	9206      	str	r2, [sp, #24]
 800a4fc:	1c5a      	adds	r2, r3, #1
 800a4fe:	d13b      	bne.n	800a578 <_printf_float+0x164>
 800a500:	2306      	movs	r3, #6
 800a502:	6063      	str	r3, [r4, #4]
 800a504:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a508:	2300      	movs	r3, #0
 800a50a:	6022      	str	r2, [r4, #0]
 800a50c:	9303      	str	r3, [sp, #12]
 800a50e:	ab0a      	add	r3, sp, #40	@ 0x28
 800a510:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a514:	ab09      	add	r3, sp, #36	@ 0x24
 800a516:	9300      	str	r3, [sp, #0]
 800a518:	6861      	ldr	r1, [r4, #4]
 800a51a:	ec49 8b10 	vmov	d0, r8, r9
 800a51e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a522:	4628      	mov	r0, r5
 800a524:	f7ff fed6 	bl	800a2d4 <__cvt>
 800a528:	9b06      	ldr	r3, [sp, #24]
 800a52a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a52c:	2b47      	cmp	r3, #71	@ 0x47
 800a52e:	4680      	mov	r8, r0
 800a530:	d129      	bne.n	800a586 <_printf_float+0x172>
 800a532:	1cc8      	adds	r0, r1, #3
 800a534:	db02      	blt.n	800a53c <_printf_float+0x128>
 800a536:	6863      	ldr	r3, [r4, #4]
 800a538:	4299      	cmp	r1, r3
 800a53a:	dd41      	ble.n	800a5c0 <_printf_float+0x1ac>
 800a53c:	f1aa 0a02 	sub.w	sl, sl, #2
 800a540:	fa5f fa8a 	uxtb.w	sl, sl
 800a544:	3901      	subs	r1, #1
 800a546:	4652      	mov	r2, sl
 800a548:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a54c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a54e:	f7ff ff26 	bl	800a39e <__exponent>
 800a552:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a554:	1813      	adds	r3, r2, r0
 800a556:	2a01      	cmp	r2, #1
 800a558:	4681      	mov	r9, r0
 800a55a:	6123      	str	r3, [r4, #16]
 800a55c:	dc02      	bgt.n	800a564 <_printf_float+0x150>
 800a55e:	6822      	ldr	r2, [r4, #0]
 800a560:	07d2      	lsls	r2, r2, #31
 800a562:	d501      	bpl.n	800a568 <_printf_float+0x154>
 800a564:	3301      	adds	r3, #1
 800a566:	6123      	str	r3, [r4, #16]
 800a568:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d0a2      	beq.n	800a4b6 <_printf_float+0xa2>
 800a570:	232d      	movs	r3, #45	@ 0x2d
 800a572:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a576:	e79e      	b.n	800a4b6 <_printf_float+0xa2>
 800a578:	9a06      	ldr	r2, [sp, #24]
 800a57a:	2a47      	cmp	r2, #71	@ 0x47
 800a57c:	d1c2      	bne.n	800a504 <_printf_float+0xf0>
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d1c0      	bne.n	800a504 <_printf_float+0xf0>
 800a582:	2301      	movs	r3, #1
 800a584:	e7bd      	b.n	800a502 <_printf_float+0xee>
 800a586:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a58a:	d9db      	bls.n	800a544 <_printf_float+0x130>
 800a58c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a590:	d118      	bne.n	800a5c4 <_printf_float+0x1b0>
 800a592:	2900      	cmp	r1, #0
 800a594:	6863      	ldr	r3, [r4, #4]
 800a596:	dd0b      	ble.n	800a5b0 <_printf_float+0x19c>
 800a598:	6121      	str	r1, [r4, #16]
 800a59a:	b913      	cbnz	r3, 800a5a2 <_printf_float+0x18e>
 800a59c:	6822      	ldr	r2, [r4, #0]
 800a59e:	07d0      	lsls	r0, r2, #31
 800a5a0:	d502      	bpl.n	800a5a8 <_printf_float+0x194>
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	440b      	add	r3, r1
 800a5a6:	6123      	str	r3, [r4, #16]
 800a5a8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5aa:	f04f 0900 	mov.w	r9, #0
 800a5ae:	e7db      	b.n	800a568 <_printf_float+0x154>
 800a5b0:	b913      	cbnz	r3, 800a5b8 <_printf_float+0x1a4>
 800a5b2:	6822      	ldr	r2, [r4, #0]
 800a5b4:	07d2      	lsls	r2, r2, #31
 800a5b6:	d501      	bpl.n	800a5bc <_printf_float+0x1a8>
 800a5b8:	3302      	adds	r3, #2
 800a5ba:	e7f4      	b.n	800a5a6 <_printf_float+0x192>
 800a5bc:	2301      	movs	r3, #1
 800a5be:	e7f2      	b.n	800a5a6 <_printf_float+0x192>
 800a5c0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5c6:	4299      	cmp	r1, r3
 800a5c8:	db05      	blt.n	800a5d6 <_printf_float+0x1c2>
 800a5ca:	6823      	ldr	r3, [r4, #0]
 800a5cc:	6121      	str	r1, [r4, #16]
 800a5ce:	07d8      	lsls	r0, r3, #31
 800a5d0:	d5ea      	bpl.n	800a5a8 <_printf_float+0x194>
 800a5d2:	1c4b      	adds	r3, r1, #1
 800a5d4:	e7e7      	b.n	800a5a6 <_printf_float+0x192>
 800a5d6:	2900      	cmp	r1, #0
 800a5d8:	bfd4      	ite	le
 800a5da:	f1c1 0202 	rsble	r2, r1, #2
 800a5de:	2201      	movgt	r2, #1
 800a5e0:	4413      	add	r3, r2
 800a5e2:	e7e0      	b.n	800a5a6 <_printf_float+0x192>
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	055a      	lsls	r2, r3, #21
 800a5e8:	d407      	bmi.n	800a5fa <_printf_float+0x1e6>
 800a5ea:	6923      	ldr	r3, [r4, #16]
 800a5ec:	4642      	mov	r2, r8
 800a5ee:	4631      	mov	r1, r6
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	47b8      	blx	r7
 800a5f4:	3001      	adds	r0, #1
 800a5f6:	d12b      	bne.n	800a650 <_printf_float+0x23c>
 800a5f8:	e767      	b.n	800a4ca <_printf_float+0xb6>
 800a5fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5fe:	f240 80dd 	bls.w	800a7bc <_printf_float+0x3a8>
 800a602:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a606:	2200      	movs	r2, #0
 800a608:	2300      	movs	r3, #0
 800a60a:	f7f6 fa85 	bl	8000b18 <__aeabi_dcmpeq>
 800a60e:	2800      	cmp	r0, #0
 800a610:	d033      	beq.n	800a67a <_printf_float+0x266>
 800a612:	4a37      	ldr	r2, [pc, #220]	@ (800a6f0 <_printf_float+0x2dc>)
 800a614:	2301      	movs	r3, #1
 800a616:	4631      	mov	r1, r6
 800a618:	4628      	mov	r0, r5
 800a61a:	47b8      	blx	r7
 800a61c:	3001      	adds	r0, #1
 800a61e:	f43f af54 	beq.w	800a4ca <_printf_float+0xb6>
 800a622:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a626:	4543      	cmp	r3, r8
 800a628:	db02      	blt.n	800a630 <_printf_float+0x21c>
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	07d8      	lsls	r0, r3, #31
 800a62e:	d50f      	bpl.n	800a650 <_printf_float+0x23c>
 800a630:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a634:	4631      	mov	r1, r6
 800a636:	4628      	mov	r0, r5
 800a638:	47b8      	blx	r7
 800a63a:	3001      	adds	r0, #1
 800a63c:	f43f af45 	beq.w	800a4ca <_printf_float+0xb6>
 800a640:	f04f 0900 	mov.w	r9, #0
 800a644:	f108 38ff 	add.w	r8, r8, #4294967295
 800a648:	f104 0a1a 	add.w	sl, r4, #26
 800a64c:	45c8      	cmp	r8, r9
 800a64e:	dc09      	bgt.n	800a664 <_printf_float+0x250>
 800a650:	6823      	ldr	r3, [r4, #0]
 800a652:	079b      	lsls	r3, r3, #30
 800a654:	f100 8103 	bmi.w	800a85e <_printf_float+0x44a>
 800a658:	68e0      	ldr	r0, [r4, #12]
 800a65a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a65c:	4298      	cmp	r0, r3
 800a65e:	bfb8      	it	lt
 800a660:	4618      	movlt	r0, r3
 800a662:	e734      	b.n	800a4ce <_printf_float+0xba>
 800a664:	2301      	movs	r3, #1
 800a666:	4652      	mov	r2, sl
 800a668:	4631      	mov	r1, r6
 800a66a:	4628      	mov	r0, r5
 800a66c:	47b8      	blx	r7
 800a66e:	3001      	adds	r0, #1
 800a670:	f43f af2b 	beq.w	800a4ca <_printf_float+0xb6>
 800a674:	f109 0901 	add.w	r9, r9, #1
 800a678:	e7e8      	b.n	800a64c <_printf_float+0x238>
 800a67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	dc39      	bgt.n	800a6f4 <_printf_float+0x2e0>
 800a680:	4a1b      	ldr	r2, [pc, #108]	@ (800a6f0 <_printf_float+0x2dc>)
 800a682:	2301      	movs	r3, #1
 800a684:	4631      	mov	r1, r6
 800a686:	4628      	mov	r0, r5
 800a688:	47b8      	blx	r7
 800a68a:	3001      	adds	r0, #1
 800a68c:	f43f af1d 	beq.w	800a4ca <_printf_float+0xb6>
 800a690:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a694:	ea59 0303 	orrs.w	r3, r9, r3
 800a698:	d102      	bne.n	800a6a0 <_printf_float+0x28c>
 800a69a:	6823      	ldr	r3, [r4, #0]
 800a69c:	07d9      	lsls	r1, r3, #31
 800a69e:	d5d7      	bpl.n	800a650 <_printf_float+0x23c>
 800a6a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b8      	blx	r7
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f43f af0d 	beq.w	800a4ca <_printf_float+0xb6>
 800a6b0:	f04f 0a00 	mov.w	sl, #0
 800a6b4:	f104 0b1a 	add.w	fp, r4, #26
 800a6b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ba:	425b      	negs	r3, r3
 800a6bc:	4553      	cmp	r3, sl
 800a6be:	dc01      	bgt.n	800a6c4 <_printf_float+0x2b0>
 800a6c0:	464b      	mov	r3, r9
 800a6c2:	e793      	b.n	800a5ec <_printf_float+0x1d8>
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	465a      	mov	r2, fp
 800a6c8:	4631      	mov	r1, r6
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	47b8      	blx	r7
 800a6ce:	3001      	adds	r0, #1
 800a6d0:	f43f aefb 	beq.w	800a4ca <_printf_float+0xb6>
 800a6d4:	f10a 0a01 	add.w	sl, sl, #1
 800a6d8:	e7ee      	b.n	800a6b8 <_printf_float+0x2a4>
 800a6da:	bf00      	nop
 800a6dc:	7fefffff 	.word	0x7fefffff
 800a6e0:	0800e214 	.word	0x0800e214
 800a6e4:	0800e218 	.word	0x0800e218
 800a6e8:	0800e21c 	.word	0x0800e21c
 800a6ec:	0800e220 	.word	0x0800e220
 800a6f0:	0800e224 	.word	0x0800e224
 800a6f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a6f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a6fa:	4553      	cmp	r3, sl
 800a6fc:	bfa8      	it	ge
 800a6fe:	4653      	movge	r3, sl
 800a700:	2b00      	cmp	r3, #0
 800a702:	4699      	mov	r9, r3
 800a704:	dc36      	bgt.n	800a774 <_printf_float+0x360>
 800a706:	f04f 0b00 	mov.w	fp, #0
 800a70a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a70e:	f104 021a 	add.w	r2, r4, #26
 800a712:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a714:	9306      	str	r3, [sp, #24]
 800a716:	eba3 0309 	sub.w	r3, r3, r9
 800a71a:	455b      	cmp	r3, fp
 800a71c:	dc31      	bgt.n	800a782 <_printf_float+0x36e>
 800a71e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a720:	459a      	cmp	sl, r3
 800a722:	dc3a      	bgt.n	800a79a <_printf_float+0x386>
 800a724:	6823      	ldr	r3, [r4, #0]
 800a726:	07da      	lsls	r2, r3, #31
 800a728:	d437      	bmi.n	800a79a <_printf_float+0x386>
 800a72a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a72c:	ebaa 0903 	sub.w	r9, sl, r3
 800a730:	9b06      	ldr	r3, [sp, #24]
 800a732:	ebaa 0303 	sub.w	r3, sl, r3
 800a736:	4599      	cmp	r9, r3
 800a738:	bfa8      	it	ge
 800a73a:	4699      	movge	r9, r3
 800a73c:	f1b9 0f00 	cmp.w	r9, #0
 800a740:	dc33      	bgt.n	800a7aa <_printf_float+0x396>
 800a742:	f04f 0800 	mov.w	r8, #0
 800a746:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a74a:	f104 0b1a 	add.w	fp, r4, #26
 800a74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a750:	ebaa 0303 	sub.w	r3, sl, r3
 800a754:	eba3 0309 	sub.w	r3, r3, r9
 800a758:	4543      	cmp	r3, r8
 800a75a:	f77f af79 	ble.w	800a650 <_printf_float+0x23c>
 800a75e:	2301      	movs	r3, #1
 800a760:	465a      	mov	r2, fp
 800a762:	4631      	mov	r1, r6
 800a764:	4628      	mov	r0, r5
 800a766:	47b8      	blx	r7
 800a768:	3001      	adds	r0, #1
 800a76a:	f43f aeae 	beq.w	800a4ca <_printf_float+0xb6>
 800a76e:	f108 0801 	add.w	r8, r8, #1
 800a772:	e7ec      	b.n	800a74e <_printf_float+0x33a>
 800a774:	4642      	mov	r2, r8
 800a776:	4631      	mov	r1, r6
 800a778:	4628      	mov	r0, r5
 800a77a:	47b8      	blx	r7
 800a77c:	3001      	adds	r0, #1
 800a77e:	d1c2      	bne.n	800a706 <_printf_float+0x2f2>
 800a780:	e6a3      	b.n	800a4ca <_printf_float+0xb6>
 800a782:	2301      	movs	r3, #1
 800a784:	4631      	mov	r1, r6
 800a786:	4628      	mov	r0, r5
 800a788:	9206      	str	r2, [sp, #24]
 800a78a:	47b8      	blx	r7
 800a78c:	3001      	adds	r0, #1
 800a78e:	f43f ae9c 	beq.w	800a4ca <_printf_float+0xb6>
 800a792:	9a06      	ldr	r2, [sp, #24]
 800a794:	f10b 0b01 	add.w	fp, fp, #1
 800a798:	e7bb      	b.n	800a712 <_printf_float+0x2fe>
 800a79a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	47b8      	blx	r7
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	d1c0      	bne.n	800a72a <_printf_float+0x316>
 800a7a8:	e68f      	b.n	800a4ca <_printf_float+0xb6>
 800a7aa:	9a06      	ldr	r2, [sp, #24]
 800a7ac:	464b      	mov	r3, r9
 800a7ae:	4442      	add	r2, r8
 800a7b0:	4631      	mov	r1, r6
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	47b8      	blx	r7
 800a7b6:	3001      	adds	r0, #1
 800a7b8:	d1c3      	bne.n	800a742 <_printf_float+0x32e>
 800a7ba:	e686      	b.n	800a4ca <_printf_float+0xb6>
 800a7bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7c0:	f1ba 0f01 	cmp.w	sl, #1
 800a7c4:	dc01      	bgt.n	800a7ca <_printf_float+0x3b6>
 800a7c6:	07db      	lsls	r3, r3, #31
 800a7c8:	d536      	bpl.n	800a838 <_printf_float+0x424>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	4642      	mov	r2, r8
 800a7ce:	4631      	mov	r1, r6
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	47b8      	blx	r7
 800a7d4:	3001      	adds	r0, #1
 800a7d6:	f43f ae78 	beq.w	800a4ca <_printf_float+0xb6>
 800a7da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	47b8      	blx	r7
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	f43f ae70 	beq.w	800a4ca <_printf_float+0xb6>
 800a7ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7f6:	f7f6 f98f 	bl	8000b18 <__aeabi_dcmpeq>
 800a7fa:	b9c0      	cbnz	r0, 800a82e <_printf_float+0x41a>
 800a7fc:	4653      	mov	r3, sl
 800a7fe:	f108 0201 	add.w	r2, r8, #1
 800a802:	4631      	mov	r1, r6
 800a804:	4628      	mov	r0, r5
 800a806:	47b8      	blx	r7
 800a808:	3001      	adds	r0, #1
 800a80a:	d10c      	bne.n	800a826 <_printf_float+0x412>
 800a80c:	e65d      	b.n	800a4ca <_printf_float+0xb6>
 800a80e:	2301      	movs	r3, #1
 800a810:	465a      	mov	r2, fp
 800a812:	4631      	mov	r1, r6
 800a814:	4628      	mov	r0, r5
 800a816:	47b8      	blx	r7
 800a818:	3001      	adds	r0, #1
 800a81a:	f43f ae56 	beq.w	800a4ca <_printf_float+0xb6>
 800a81e:	f108 0801 	add.w	r8, r8, #1
 800a822:	45d0      	cmp	r8, sl
 800a824:	dbf3      	blt.n	800a80e <_printf_float+0x3fa>
 800a826:	464b      	mov	r3, r9
 800a828:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a82c:	e6df      	b.n	800a5ee <_printf_float+0x1da>
 800a82e:	f04f 0800 	mov.w	r8, #0
 800a832:	f104 0b1a 	add.w	fp, r4, #26
 800a836:	e7f4      	b.n	800a822 <_printf_float+0x40e>
 800a838:	2301      	movs	r3, #1
 800a83a:	4642      	mov	r2, r8
 800a83c:	e7e1      	b.n	800a802 <_printf_float+0x3ee>
 800a83e:	2301      	movs	r3, #1
 800a840:	464a      	mov	r2, r9
 800a842:	4631      	mov	r1, r6
 800a844:	4628      	mov	r0, r5
 800a846:	47b8      	blx	r7
 800a848:	3001      	adds	r0, #1
 800a84a:	f43f ae3e 	beq.w	800a4ca <_printf_float+0xb6>
 800a84e:	f108 0801 	add.w	r8, r8, #1
 800a852:	68e3      	ldr	r3, [r4, #12]
 800a854:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a856:	1a5b      	subs	r3, r3, r1
 800a858:	4543      	cmp	r3, r8
 800a85a:	dcf0      	bgt.n	800a83e <_printf_float+0x42a>
 800a85c:	e6fc      	b.n	800a658 <_printf_float+0x244>
 800a85e:	f04f 0800 	mov.w	r8, #0
 800a862:	f104 0919 	add.w	r9, r4, #25
 800a866:	e7f4      	b.n	800a852 <_printf_float+0x43e>

0800a868 <_printf_common>:
 800a868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a86c:	4616      	mov	r6, r2
 800a86e:	4698      	mov	r8, r3
 800a870:	688a      	ldr	r2, [r1, #8]
 800a872:	690b      	ldr	r3, [r1, #16]
 800a874:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a878:	4293      	cmp	r3, r2
 800a87a:	bfb8      	it	lt
 800a87c:	4613      	movlt	r3, r2
 800a87e:	6033      	str	r3, [r6, #0]
 800a880:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a884:	4607      	mov	r7, r0
 800a886:	460c      	mov	r4, r1
 800a888:	b10a      	cbz	r2, 800a88e <_printf_common+0x26>
 800a88a:	3301      	adds	r3, #1
 800a88c:	6033      	str	r3, [r6, #0]
 800a88e:	6823      	ldr	r3, [r4, #0]
 800a890:	0699      	lsls	r1, r3, #26
 800a892:	bf42      	ittt	mi
 800a894:	6833      	ldrmi	r3, [r6, #0]
 800a896:	3302      	addmi	r3, #2
 800a898:	6033      	strmi	r3, [r6, #0]
 800a89a:	6825      	ldr	r5, [r4, #0]
 800a89c:	f015 0506 	ands.w	r5, r5, #6
 800a8a0:	d106      	bne.n	800a8b0 <_printf_common+0x48>
 800a8a2:	f104 0a19 	add.w	sl, r4, #25
 800a8a6:	68e3      	ldr	r3, [r4, #12]
 800a8a8:	6832      	ldr	r2, [r6, #0]
 800a8aa:	1a9b      	subs	r3, r3, r2
 800a8ac:	42ab      	cmp	r3, r5
 800a8ae:	dc26      	bgt.n	800a8fe <_printf_common+0x96>
 800a8b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8b4:	6822      	ldr	r2, [r4, #0]
 800a8b6:	3b00      	subs	r3, #0
 800a8b8:	bf18      	it	ne
 800a8ba:	2301      	movne	r3, #1
 800a8bc:	0692      	lsls	r2, r2, #26
 800a8be:	d42b      	bmi.n	800a918 <_printf_common+0xb0>
 800a8c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8c4:	4641      	mov	r1, r8
 800a8c6:	4638      	mov	r0, r7
 800a8c8:	47c8      	blx	r9
 800a8ca:	3001      	adds	r0, #1
 800a8cc:	d01e      	beq.n	800a90c <_printf_common+0xa4>
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	6922      	ldr	r2, [r4, #16]
 800a8d2:	f003 0306 	and.w	r3, r3, #6
 800a8d6:	2b04      	cmp	r3, #4
 800a8d8:	bf02      	ittt	eq
 800a8da:	68e5      	ldreq	r5, [r4, #12]
 800a8dc:	6833      	ldreq	r3, [r6, #0]
 800a8de:	1aed      	subeq	r5, r5, r3
 800a8e0:	68a3      	ldr	r3, [r4, #8]
 800a8e2:	bf0c      	ite	eq
 800a8e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8e8:	2500      	movne	r5, #0
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	bfc4      	itt	gt
 800a8ee:	1a9b      	subgt	r3, r3, r2
 800a8f0:	18ed      	addgt	r5, r5, r3
 800a8f2:	2600      	movs	r6, #0
 800a8f4:	341a      	adds	r4, #26
 800a8f6:	42b5      	cmp	r5, r6
 800a8f8:	d11a      	bne.n	800a930 <_printf_common+0xc8>
 800a8fa:	2000      	movs	r0, #0
 800a8fc:	e008      	b.n	800a910 <_printf_common+0xa8>
 800a8fe:	2301      	movs	r3, #1
 800a900:	4652      	mov	r2, sl
 800a902:	4641      	mov	r1, r8
 800a904:	4638      	mov	r0, r7
 800a906:	47c8      	blx	r9
 800a908:	3001      	adds	r0, #1
 800a90a:	d103      	bne.n	800a914 <_printf_common+0xac>
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295
 800a910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a914:	3501      	adds	r5, #1
 800a916:	e7c6      	b.n	800a8a6 <_printf_common+0x3e>
 800a918:	18e1      	adds	r1, r4, r3
 800a91a:	1c5a      	adds	r2, r3, #1
 800a91c:	2030      	movs	r0, #48	@ 0x30
 800a91e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a922:	4422      	add	r2, r4
 800a924:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a928:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a92c:	3302      	adds	r3, #2
 800a92e:	e7c7      	b.n	800a8c0 <_printf_common+0x58>
 800a930:	2301      	movs	r3, #1
 800a932:	4622      	mov	r2, r4
 800a934:	4641      	mov	r1, r8
 800a936:	4638      	mov	r0, r7
 800a938:	47c8      	blx	r9
 800a93a:	3001      	adds	r0, #1
 800a93c:	d0e6      	beq.n	800a90c <_printf_common+0xa4>
 800a93e:	3601      	adds	r6, #1
 800a940:	e7d9      	b.n	800a8f6 <_printf_common+0x8e>
	...

0800a944 <_printf_i>:
 800a944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a948:	7e0f      	ldrb	r7, [r1, #24]
 800a94a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a94c:	2f78      	cmp	r7, #120	@ 0x78
 800a94e:	4691      	mov	r9, r2
 800a950:	4680      	mov	r8, r0
 800a952:	460c      	mov	r4, r1
 800a954:	469a      	mov	sl, r3
 800a956:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a95a:	d807      	bhi.n	800a96c <_printf_i+0x28>
 800a95c:	2f62      	cmp	r7, #98	@ 0x62
 800a95e:	d80a      	bhi.n	800a976 <_printf_i+0x32>
 800a960:	2f00      	cmp	r7, #0
 800a962:	f000 80d2 	beq.w	800ab0a <_printf_i+0x1c6>
 800a966:	2f58      	cmp	r7, #88	@ 0x58
 800a968:	f000 80b9 	beq.w	800aade <_printf_i+0x19a>
 800a96c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a970:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a974:	e03a      	b.n	800a9ec <_printf_i+0xa8>
 800a976:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a97a:	2b15      	cmp	r3, #21
 800a97c:	d8f6      	bhi.n	800a96c <_printf_i+0x28>
 800a97e:	a101      	add	r1, pc, #4	@ (adr r1, 800a984 <_printf_i+0x40>)
 800a980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a984:	0800a9dd 	.word	0x0800a9dd
 800a988:	0800a9f1 	.word	0x0800a9f1
 800a98c:	0800a96d 	.word	0x0800a96d
 800a990:	0800a96d 	.word	0x0800a96d
 800a994:	0800a96d 	.word	0x0800a96d
 800a998:	0800a96d 	.word	0x0800a96d
 800a99c:	0800a9f1 	.word	0x0800a9f1
 800a9a0:	0800a96d 	.word	0x0800a96d
 800a9a4:	0800a96d 	.word	0x0800a96d
 800a9a8:	0800a96d 	.word	0x0800a96d
 800a9ac:	0800a96d 	.word	0x0800a96d
 800a9b0:	0800aaf1 	.word	0x0800aaf1
 800a9b4:	0800aa1b 	.word	0x0800aa1b
 800a9b8:	0800aaab 	.word	0x0800aaab
 800a9bc:	0800a96d 	.word	0x0800a96d
 800a9c0:	0800a96d 	.word	0x0800a96d
 800a9c4:	0800ab13 	.word	0x0800ab13
 800a9c8:	0800a96d 	.word	0x0800a96d
 800a9cc:	0800aa1b 	.word	0x0800aa1b
 800a9d0:	0800a96d 	.word	0x0800a96d
 800a9d4:	0800a96d 	.word	0x0800a96d
 800a9d8:	0800aab3 	.word	0x0800aab3
 800a9dc:	6833      	ldr	r3, [r6, #0]
 800a9de:	1d1a      	adds	r2, r3, #4
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6032      	str	r2, [r6, #0]
 800a9e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e09d      	b.n	800ab2c <_printf_i+0x1e8>
 800a9f0:	6833      	ldr	r3, [r6, #0]
 800a9f2:	6820      	ldr	r0, [r4, #0]
 800a9f4:	1d19      	adds	r1, r3, #4
 800a9f6:	6031      	str	r1, [r6, #0]
 800a9f8:	0606      	lsls	r6, r0, #24
 800a9fa:	d501      	bpl.n	800aa00 <_printf_i+0xbc>
 800a9fc:	681d      	ldr	r5, [r3, #0]
 800a9fe:	e003      	b.n	800aa08 <_printf_i+0xc4>
 800aa00:	0645      	lsls	r5, r0, #25
 800aa02:	d5fb      	bpl.n	800a9fc <_printf_i+0xb8>
 800aa04:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa08:	2d00      	cmp	r5, #0
 800aa0a:	da03      	bge.n	800aa14 <_printf_i+0xd0>
 800aa0c:	232d      	movs	r3, #45	@ 0x2d
 800aa0e:	426d      	negs	r5, r5
 800aa10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa14:	4859      	ldr	r0, [pc, #356]	@ (800ab7c <_printf_i+0x238>)
 800aa16:	230a      	movs	r3, #10
 800aa18:	e011      	b.n	800aa3e <_printf_i+0xfa>
 800aa1a:	6821      	ldr	r1, [r4, #0]
 800aa1c:	6833      	ldr	r3, [r6, #0]
 800aa1e:	0608      	lsls	r0, r1, #24
 800aa20:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa24:	d402      	bmi.n	800aa2c <_printf_i+0xe8>
 800aa26:	0649      	lsls	r1, r1, #25
 800aa28:	bf48      	it	mi
 800aa2a:	b2ad      	uxthmi	r5, r5
 800aa2c:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa2e:	4853      	ldr	r0, [pc, #332]	@ (800ab7c <_printf_i+0x238>)
 800aa30:	6033      	str	r3, [r6, #0]
 800aa32:	bf14      	ite	ne
 800aa34:	230a      	movne	r3, #10
 800aa36:	2308      	moveq	r3, #8
 800aa38:	2100      	movs	r1, #0
 800aa3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa3e:	6866      	ldr	r6, [r4, #4]
 800aa40:	60a6      	str	r6, [r4, #8]
 800aa42:	2e00      	cmp	r6, #0
 800aa44:	bfa2      	ittt	ge
 800aa46:	6821      	ldrge	r1, [r4, #0]
 800aa48:	f021 0104 	bicge.w	r1, r1, #4
 800aa4c:	6021      	strge	r1, [r4, #0]
 800aa4e:	b90d      	cbnz	r5, 800aa54 <_printf_i+0x110>
 800aa50:	2e00      	cmp	r6, #0
 800aa52:	d04b      	beq.n	800aaec <_printf_i+0x1a8>
 800aa54:	4616      	mov	r6, r2
 800aa56:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa5a:	fb03 5711 	mls	r7, r3, r1, r5
 800aa5e:	5dc7      	ldrb	r7, [r0, r7]
 800aa60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa64:	462f      	mov	r7, r5
 800aa66:	42bb      	cmp	r3, r7
 800aa68:	460d      	mov	r5, r1
 800aa6a:	d9f4      	bls.n	800aa56 <_printf_i+0x112>
 800aa6c:	2b08      	cmp	r3, #8
 800aa6e:	d10b      	bne.n	800aa88 <_printf_i+0x144>
 800aa70:	6823      	ldr	r3, [r4, #0]
 800aa72:	07df      	lsls	r7, r3, #31
 800aa74:	d508      	bpl.n	800aa88 <_printf_i+0x144>
 800aa76:	6923      	ldr	r3, [r4, #16]
 800aa78:	6861      	ldr	r1, [r4, #4]
 800aa7a:	4299      	cmp	r1, r3
 800aa7c:	bfde      	ittt	le
 800aa7e:	2330      	movle	r3, #48	@ 0x30
 800aa80:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa84:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa88:	1b92      	subs	r2, r2, r6
 800aa8a:	6122      	str	r2, [r4, #16]
 800aa8c:	f8cd a000 	str.w	sl, [sp]
 800aa90:	464b      	mov	r3, r9
 800aa92:	aa03      	add	r2, sp, #12
 800aa94:	4621      	mov	r1, r4
 800aa96:	4640      	mov	r0, r8
 800aa98:	f7ff fee6 	bl	800a868 <_printf_common>
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	d14a      	bne.n	800ab36 <_printf_i+0x1f2>
 800aaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa4:	b004      	add	sp, #16
 800aaa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaaa:	6823      	ldr	r3, [r4, #0]
 800aaac:	f043 0320 	orr.w	r3, r3, #32
 800aab0:	6023      	str	r3, [r4, #0]
 800aab2:	4833      	ldr	r0, [pc, #204]	@ (800ab80 <_printf_i+0x23c>)
 800aab4:	2778      	movs	r7, #120	@ 0x78
 800aab6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	6831      	ldr	r1, [r6, #0]
 800aabe:	061f      	lsls	r7, r3, #24
 800aac0:	f851 5b04 	ldr.w	r5, [r1], #4
 800aac4:	d402      	bmi.n	800aacc <_printf_i+0x188>
 800aac6:	065f      	lsls	r7, r3, #25
 800aac8:	bf48      	it	mi
 800aaca:	b2ad      	uxthmi	r5, r5
 800aacc:	6031      	str	r1, [r6, #0]
 800aace:	07d9      	lsls	r1, r3, #31
 800aad0:	bf44      	itt	mi
 800aad2:	f043 0320 	orrmi.w	r3, r3, #32
 800aad6:	6023      	strmi	r3, [r4, #0]
 800aad8:	b11d      	cbz	r5, 800aae2 <_printf_i+0x19e>
 800aada:	2310      	movs	r3, #16
 800aadc:	e7ac      	b.n	800aa38 <_printf_i+0xf4>
 800aade:	4827      	ldr	r0, [pc, #156]	@ (800ab7c <_printf_i+0x238>)
 800aae0:	e7e9      	b.n	800aab6 <_printf_i+0x172>
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	f023 0320 	bic.w	r3, r3, #32
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	e7f6      	b.n	800aada <_printf_i+0x196>
 800aaec:	4616      	mov	r6, r2
 800aaee:	e7bd      	b.n	800aa6c <_printf_i+0x128>
 800aaf0:	6833      	ldr	r3, [r6, #0]
 800aaf2:	6825      	ldr	r5, [r4, #0]
 800aaf4:	6961      	ldr	r1, [r4, #20]
 800aaf6:	1d18      	adds	r0, r3, #4
 800aaf8:	6030      	str	r0, [r6, #0]
 800aafa:	062e      	lsls	r6, r5, #24
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	d501      	bpl.n	800ab04 <_printf_i+0x1c0>
 800ab00:	6019      	str	r1, [r3, #0]
 800ab02:	e002      	b.n	800ab0a <_printf_i+0x1c6>
 800ab04:	0668      	lsls	r0, r5, #25
 800ab06:	d5fb      	bpl.n	800ab00 <_printf_i+0x1bc>
 800ab08:	8019      	strh	r1, [r3, #0]
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	6123      	str	r3, [r4, #16]
 800ab0e:	4616      	mov	r6, r2
 800ab10:	e7bc      	b.n	800aa8c <_printf_i+0x148>
 800ab12:	6833      	ldr	r3, [r6, #0]
 800ab14:	1d1a      	adds	r2, r3, #4
 800ab16:	6032      	str	r2, [r6, #0]
 800ab18:	681e      	ldr	r6, [r3, #0]
 800ab1a:	6862      	ldr	r2, [r4, #4]
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	4630      	mov	r0, r6
 800ab20:	f7f5 fb7e 	bl	8000220 <memchr>
 800ab24:	b108      	cbz	r0, 800ab2a <_printf_i+0x1e6>
 800ab26:	1b80      	subs	r0, r0, r6
 800ab28:	6060      	str	r0, [r4, #4]
 800ab2a:	6863      	ldr	r3, [r4, #4]
 800ab2c:	6123      	str	r3, [r4, #16]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab34:	e7aa      	b.n	800aa8c <_printf_i+0x148>
 800ab36:	6923      	ldr	r3, [r4, #16]
 800ab38:	4632      	mov	r2, r6
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	4640      	mov	r0, r8
 800ab3e:	47d0      	blx	sl
 800ab40:	3001      	adds	r0, #1
 800ab42:	d0ad      	beq.n	800aaa0 <_printf_i+0x15c>
 800ab44:	6823      	ldr	r3, [r4, #0]
 800ab46:	079b      	lsls	r3, r3, #30
 800ab48:	d413      	bmi.n	800ab72 <_printf_i+0x22e>
 800ab4a:	68e0      	ldr	r0, [r4, #12]
 800ab4c:	9b03      	ldr	r3, [sp, #12]
 800ab4e:	4298      	cmp	r0, r3
 800ab50:	bfb8      	it	lt
 800ab52:	4618      	movlt	r0, r3
 800ab54:	e7a6      	b.n	800aaa4 <_printf_i+0x160>
 800ab56:	2301      	movs	r3, #1
 800ab58:	4632      	mov	r2, r6
 800ab5a:	4649      	mov	r1, r9
 800ab5c:	4640      	mov	r0, r8
 800ab5e:	47d0      	blx	sl
 800ab60:	3001      	adds	r0, #1
 800ab62:	d09d      	beq.n	800aaa0 <_printf_i+0x15c>
 800ab64:	3501      	adds	r5, #1
 800ab66:	68e3      	ldr	r3, [r4, #12]
 800ab68:	9903      	ldr	r1, [sp, #12]
 800ab6a:	1a5b      	subs	r3, r3, r1
 800ab6c:	42ab      	cmp	r3, r5
 800ab6e:	dcf2      	bgt.n	800ab56 <_printf_i+0x212>
 800ab70:	e7eb      	b.n	800ab4a <_printf_i+0x206>
 800ab72:	2500      	movs	r5, #0
 800ab74:	f104 0619 	add.w	r6, r4, #25
 800ab78:	e7f5      	b.n	800ab66 <_printf_i+0x222>
 800ab7a:	bf00      	nop
 800ab7c:	0800e226 	.word	0x0800e226
 800ab80:	0800e237 	.word	0x0800e237

0800ab84 <std>:
 800ab84:	2300      	movs	r3, #0
 800ab86:	b510      	push	{r4, lr}
 800ab88:	4604      	mov	r4, r0
 800ab8a:	e9c0 3300 	strd	r3, r3, [r0]
 800ab8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab92:	6083      	str	r3, [r0, #8]
 800ab94:	8181      	strh	r1, [r0, #12]
 800ab96:	6643      	str	r3, [r0, #100]	@ 0x64
 800ab98:	81c2      	strh	r2, [r0, #14]
 800ab9a:	6183      	str	r3, [r0, #24]
 800ab9c:	4619      	mov	r1, r3
 800ab9e:	2208      	movs	r2, #8
 800aba0:	305c      	adds	r0, #92	@ 0x5c
 800aba2:	f000 f914 	bl	800adce <memset>
 800aba6:	4b0d      	ldr	r3, [pc, #52]	@ (800abdc <std+0x58>)
 800aba8:	6263      	str	r3, [r4, #36]	@ 0x24
 800abaa:	4b0d      	ldr	r3, [pc, #52]	@ (800abe0 <std+0x5c>)
 800abac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abae:	4b0d      	ldr	r3, [pc, #52]	@ (800abe4 <std+0x60>)
 800abb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abb2:	4b0d      	ldr	r3, [pc, #52]	@ (800abe8 <std+0x64>)
 800abb4:	6323      	str	r3, [r4, #48]	@ 0x30
 800abb6:	4b0d      	ldr	r3, [pc, #52]	@ (800abec <std+0x68>)
 800abb8:	6224      	str	r4, [r4, #32]
 800abba:	429c      	cmp	r4, r3
 800abbc:	d006      	beq.n	800abcc <std+0x48>
 800abbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abc2:	4294      	cmp	r4, r2
 800abc4:	d002      	beq.n	800abcc <std+0x48>
 800abc6:	33d0      	adds	r3, #208	@ 0xd0
 800abc8:	429c      	cmp	r4, r3
 800abca:	d105      	bne.n	800abd8 <std+0x54>
 800abcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abd4:	f000 b988 	b.w	800aee8 <__retarget_lock_init_recursive>
 800abd8:	bd10      	pop	{r4, pc}
 800abda:	bf00      	nop
 800abdc:	0800ad49 	.word	0x0800ad49
 800abe0:	0800ad6b 	.word	0x0800ad6b
 800abe4:	0800ada3 	.word	0x0800ada3
 800abe8:	0800adc7 	.word	0x0800adc7
 800abec:	200006e8 	.word	0x200006e8

0800abf0 <stdio_exit_handler>:
 800abf0:	4a02      	ldr	r2, [pc, #8]	@ (800abfc <stdio_exit_handler+0xc>)
 800abf2:	4903      	ldr	r1, [pc, #12]	@ (800ac00 <stdio_exit_handler+0x10>)
 800abf4:	4803      	ldr	r0, [pc, #12]	@ (800ac04 <stdio_exit_handler+0x14>)
 800abf6:	f000 b869 	b.w	800accc <_fwalk_sglue>
 800abfa:	bf00      	nop
 800abfc:	2000001c 	.word	0x2000001c
 800ac00:	0800c6d9 	.word	0x0800c6d9
 800ac04:	2000002c 	.word	0x2000002c

0800ac08 <cleanup_stdio>:
 800ac08:	6841      	ldr	r1, [r0, #4]
 800ac0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ac3c <cleanup_stdio+0x34>)
 800ac0c:	4299      	cmp	r1, r3
 800ac0e:	b510      	push	{r4, lr}
 800ac10:	4604      	mov	r4, r0
 800ac12:	d001      	beq.n	800ac18 <cleanup_stdio+0x10>
 800ac14:	f001 fd60 	bl	800c6d8 <_fflush_r>
 800ac18:	68a1      	ldr	r1, [r4, #8]
 800ac1a:	4b09      	ldr	r3, [pc, #36]	@ (800ac40 <cleanup_stdio+0x38>)
 800ac1c:	4299      	cmp	r1, r3
 800ac1e:	d002      	beq.n	800ac26 <cleanup_stdio+0x1e>
 800ac20:	4620      	mov	r0, r4
 800ac22:	f001 fd59 	bl	800c6d8 <_fflush_r>
 800ac26:	68e1      	ldr	r1, [r4, #12]
 800ac28:	4b06      	ldr	r3, [pc, #24]	@ (800ac44 <cleanup_stdio+0x3c>)
 800ac2a:	4299      	cmp	r1, r3
 800ac2c:	d004      	beq.n	800ac38 <cleanup_stdio+0x30>
 800ac2e:	4620      	mov	r0, r4
 800ac30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac34:	f001 bd50 	b.w	800c6d8 <_fflush_r>
 800ac38:	bd10      	pop	{r4, pc}
 800ac3a:	bf00      	nop
 800ac3c:	200006e8 	.word	0x200006e8
 800ac40:	20000750 	.word	0x20000750
 800ac44:	200007b8 	.word	0x200007b8

0800ac48 <global_stdio_init.part.0>:
 800ac48:	b510      	push	{r4, lr}
 800ac4a:	4b0b      	ldr	r3, [pc, #44]	@ (800ac78 <global_stdio_init.part.0+0x30>)
 800ac4c:	4c0b      	ldr	r4, [pc, #44]	@ (800ac7c <global_stdio_init.part.0+0x34>)
 800ac4e:	4a0c      	ldr	r2, [pc, #48]	@ (800ac80 <global_stdio_init.part.0+0x38>)
 800ac50:	601a      	str	r2, [r3, #0]
 800ac52:	4620      	mov	r0, r4
 800ac54:	2200      	movs	r2, #0
 800ac56:	2104      	movs	r1, #4
 800ac58:	f7ff ff94 	bl	800ab84 <std>
 800ac5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac60:	2201      	movs	r2, #1
 800ac62:	2109      	movs	r1, #9
 800ac64:	f7ff ff8e 	bl	800ab84 <std>
 800ac68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac6c:	2202      	movs	r2, #2
 800ac6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac72:	2112      	movs	r1, #18
 800ac74:	f7ff bf86 	b.w	800ab84 <std>
 800ac78:	20000820 	.word	0x20000820
 800ac7c:	200006e8 	.word	0x200006e8
 800ac80:	0800abf1 	.word	0x0800abf1

0800ac84 <__sfp_lock_acquire>:
 800ac84:	4801      	ldr	r0, [pc, #4]	@ (800ac8c <__sfp_lock_acquire+0x8>)
 800ac86:	f000 b930 	b.w	800aeea <__retarget_lock_acquire_recursive>
 800ac8a:	bf00      	nop
 800ac8c:	20000829 	.word	0x20000829

0800ac90 <__sfp_lock_release>:
 800ac90:	4801      	ldr	r0, [pc, #4]	@ (800ac98 <__sfp_lock_release+0x8>)
 800ac92:	f000 b92b 	b.w	800aeec <__retarget_lock_release_recursive>
 800ac96:	bf00      	nop
 800ac98:	20000829 	.word	0x20000829

0800ac9c <__sinit>:
 800ac9c:	b510      	push	{r4, lr}
 800ac9e:	4604      	mov	r4, r0
 800aca0:	f7ff fff0 	bl	800ac84 <__sfp_lock_acquire>
 800aca4:	6a23      	ldr	r3, [r4, #32]
 800aca6:	b11b      	cbz	r3, 800acb0 <__sinit+0x14>
 800aca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acac:	f7ff bff0 	b.w	800ac90 <__sfp_lock_release>
 800acb0:	4b04      	ldr	r3, [pc, #16]	@ (800acc4 <__sinit+0x28>)
 800acb2:	6223      	str	r3, [r4, #32]
 800acb4:	4b04      	ldr	r3, [pc, #16]	@ (800acc8 <__sinit+0x2c>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1f5      	bne.n	800aca8 <__sinit+0xc>
 800acbc:	f7ff ffc4 	bl	800ac48 <global_stdio_init.part.0>
 800acc0:	e7f2      	b.n	800aca8 <__sinit+0xc>
 800acc2:	bf00      	nop
 800acc4:	0800ac09 	.word	0x0800ac09
 800acc8:	20000820 	.word	0x20000820

0800accc <_fwalk_sglue>:
 800accc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acd0:	4607      	mov	r7, r0
 800acd2:	4688      	mov	r8, r1
 800acd4:	4614      	mov	r4, r2
 800acd6:	2600      	movs	r6, #0
 800acd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acdc:	f1b9 0901 	subs.w	r9, r9, #1
 800ace0:	d505      	bpl.n	800acee <_fwalk_sglue+0x22>
 800ace2:	6824      	ldr	r4, [r4, #0]
 800ace4:	2c00      	cmp	r4, #0
 800ace6:	d1f7      	bne.n	800acd8 <_fwalk_sglue+0xc>
 800ace8:	4630      	mov	r0, r6
 800acea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acee:	89ab      	ldrh	r3, [r5, #12]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d907      	bls.n	800ad04 <_fwalk_sglue+0x38>
 800acf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800acf8:	3301      	adds	r3, #1
 800acfa:	d003      	beq.n	800ad04 <_fwalk_sglue+0x38>
 800acfc:	4629      	mov	r1, r5
 800acfe:	4638      	mov	r0, r7
 800ad00:	47c0      	blx	r8
 800ad02:	4306      	orrs	r6, r0
 800ad04:	3568      	adds	r5, #104	@ 0x68
 800ad06:	e7e9      	b.n	800acdc <_fwalk_sglue+0x10>

0800ad08 <siprintf>:
 800ad08:	b40e      	push	{r1, r2, r3}
 800ad0a:	b500      	push	{lr}
 800ad0c:	b09c      	sub	sp, #112	@ 0x70
 800ad0e:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad10:	9002      	str	r0, [sp, #8]
 800ad12:	9006      	str	r0, [sp, #24]
 800ad14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad18:	4809      	ldr	r0, [pc, #36]	@ (800ad40 <siprintf+0x38>)
 800ad1a:	9107      	str	r1, [sp, #28]
 800ad1c:	9104      	str	r1, [sp, #16]
 800ad1e:	4909      	ldr	r1, [pc, #36]	@ (800ad44 <siprintf+0x3c>)
 800ad20:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad24:	9105      	str	r1, [sp, #20]
 800ad26:	6800      	ldr	r0, [r0, #0]
 800ad28:	9301      	str	r3, [sp, #4]
 800ad2a:	a902      	add	r1, sp, #8
 800ad2c:	f001 fb54 	bl	800c3d8 <_svfiprintf_r>
 800ad30:	9b02      	ldr	r3, [sp, #8]
 800ad32:	2200      	movs	r2, #0
 800ad34:	701a      	strb	r2, [r3, #0]
 800ad36:	b01c      	add	sp, #112	@ 0x70
 800ad38:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad3c:	b003      	add	sp, #12
 800ad3e:	4770      	bx	lr
 800ad40:	20000028 	.word	0x20000028
 800ad44:	ffff0208 	.word	0xffff0208

0800ad48 <__sread>:
 800ad48:	b510      	push	{r4, lr}
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad50:	f000 f86c 	bl	800ae2c <_read_r>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	bfab      	itete	ge
 800ad58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ad5a:	89a3      	ldrhlt	r3, [r4, #12]
 800ad5c:	181b      	addge	r3, r3, r0
 800ad5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ad62:	bfac      	ite	ge
 800ad64:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ad66:	81a3      	strhlt	r3, [r4, #12]
 800ad68:	bd10      	pop	{r4, pc}

0800ad6a <__swrite>:
 800ad6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad6e:	461f      	mov	r7, r3
 800ad70:	898b      	ldrh	r3, [r1, #12]
 800ad72:	05db      	lsls	r3, r3, #23
 800ad74:	4605      	mov	r5, r0
 800ad76:	460c      	mov	r4, r1
 800ad78:	4616      	mov	r6, r2
 800ad7a:	d505      	bpl.n	800ad88 <__swrite+0x1e>
 800ad7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad80:	2302      	movs	r3, #2
 800ad82:	2200      	movs	r2, #0
 800ad84:	f000 f840 	bl	800ae08 <_lseek_r>
 800ad88:	89a3      	ldrh	r3, [r4, #12]
 800ad8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad92:	81a3      	strh	r3, [r4, #12]
 800ad94:	4632      	mov	r2, r6
 800ad96:	463b      	mov	r3, r7
 800ad98:	4628      	mov	r0, r5
 800ad9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad9e:	f000 b867 	b.w	800ae70 <_write_r>

0800ada2 <__sseek>:
 800ada2:	b510      	push	{r4, lr}
 800ada4:	460c      	mov	r4, r1
 800ada6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adaa:	f000 f82d 	bl	800ae08 <_lseek_r>
 800adae:	1c43      	adds	r3, r0, #1
 800adb0:	89a3      	ldrh	r3, [r4, #12]
 800adb2:	bf15      	itete	ne
 800adb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800adb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800adba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800adbe:	81a3      	strheq	r3, [r4, #12]
 800adc0:	bf18      	it	ne
 800adc2:	81a3      	strhne	r3, [r4, #12]
 800adc4:	bd10      	pop	{r4, pc}

0800adc6 <__sclose>:
 800adc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adca:	f000 b80d 	b.w	800ade8 <_close_r>

0800adce <memset>:
 800adce:	4402      	add	r2, r0
 800add0:	4603      	mov	r3, r0
 800add2:	4293      	cmp	r3, r2
 800add4:	d100      	bne.n	800add8 <memset+0xa>
 800add6:	4770      	bx	lr
 800add8:	f803 1b01 	strb.w	r1, [r3], #1
 800addc:	e7f9      	b.n	800add2 <memset+0x4>
	...

0800ade0 <_localeconv_r>:
 800ade0:	4800      	ldr	r0, [pc, #0]	@ (800ade4 <_localeconv_r+0x4>)
 800ade2:	4770      	bx	lr
 800ade4:	20000168 	.word	0x20000168

0800ade8 <_close_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4d06      	ldr	r5, [pc, #24]	@ (800ae04 <_close_r+0x1c>)
 800adec:	2300      	movs	r3, #0
 800adee:	4604      	mov	r4, r0
 800adf0:	4608      	mov	r0, r1
 800adf2:	602b      	str	r3, [r5, #0]
 800adf4:	f7f7 ff50 	bl	8002c98 <_close>
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d102      	bne.n	800ae02 <_close_r+0x1a>
 800adfc:	682b      	ldr	r3, [r5, #0]
 800adfe:	b103      	cbz	r3, 800ae02 <_close_r+0x1a>
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	bd38      	pop	{r3, r4, r5, pc}
 800ae04:	20000824 	.word	0x20000824

0800ae08 <_lseek_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d07      	ldr	r5, [pc, #28]	@ (800ae28 <_lseek_r+0x20>)
 800ae0c:	4604      	mov	r4, r0
 800ae0e:	4608      	mov	r0, r1
 800ae10:	4611      	mov	r1, r2
 800ae12:	2200      	movs	r2, #0
 800ae14:	602a      	str	r2, [r5, #0]
 800ae16:	461a      	mov	r2, r3
 800ae18:	f7f7 ff65 	bl	8002ce6 <_lseek>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_lseek_r+0x1e>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_lseek_r+0x1e>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	20000824 	.word	0x20000824

0800ae2c <_read_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	@ (800ae4c <_read_r+0x20>)
 800ae30:	4604      	mov	r4, r0
 800ae32:	4608      	mov	r0, r1
 800ae34:	4611      	mov	r1, r2
 800ae36:	2200      	movs	r2, #0
 800ae38:	602a      	str	r2, [r5, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f7f7 fef3 	bl	8002c26 <_read>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_read_r+0x1e>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_read_r+0x1e>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20000824 	.word	0x20000824

0800ae50 <_sbrk_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d06      	ldr	r5, [pc, #24]	@ (800ae6c <_sbrk_r+0x1c>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4604      	mov	r4, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	602b      	str	r3, [r5, #0]
 800ae5c:	f7f7 ff50 	bl	8002d00 <_sbrk>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_sbrk_r+0x1a>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_sbrk_r+0x1a>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	20000824 	.word	0x20000824

0800ae70 <_write_r>:
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4d07      	ldr	r5, [pc, #28]	@ (800ae90 <_write_r+0x20>)
 800ae74:	4604      	mov	r4, r0
 800ae76:	4608      	mov	r0, r1
 800ae78:	4611      	mov	r1, r2
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	602a      	str	r2, [r5, #0]
 800ae7e:	461a      	mov	r2, r3
 800ae80:	f7f7 feee 	bl	8002c60 <_write>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_write_r+0x1e>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_write_r+0x1e>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	20000824 	.word	0x20000824

0800ae94 <__errno>:
 800ae94:	4b01      	ldr	r3, [pc, #4]	@ (800ae9c <__errno+0x8>)
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000028 	.word	0x20000028

0800aea0 <__libc_init_array>:
 800aea0:	b570      	push	{r4, r5, r6, lr}
 800aea2:	4d0d      	ldr	r5, [pc, #52]	@ (800aed8 <__libc_init_array+0x38>)
 800aea4:	4c0d      	ldr	r4, [pc, #52]	@ (800aedc <__libc_init_array+0x3c>)
 800aea6:	1b64      	subs	r4, r4, r5
 800aea8:	10a4      	asrs	r4, r4, #2
 800aeaa:	2600      	movs	r6, #0
 800aeac:	42a6      	cmp	r6, r4
 800aeae:	d109      	bne.n	800aec4 <__libc_init_array+0x24>
 800aeb0:	4d0b      	ldr	r5, [pc, #44]	@ (800aee0 <__libc_init_array+0x40>)
 800aeb2:	4c0c      	ldr	r4, [pc, #48]	@ (800aee4 <__libc_init_array+0x44>)
 800aeb4:	f002 fcd8 	bl	800d868 <_init>
 800aeb8:	1b64      	subs	r4, r4, r5
 800aeba:	10a4      	asrs	r4, r4, #2
 800aebc:	2600      	movs	r6, #0
 800aebe:	42a6      	cmp	r6, r4
 800aec0:	d105      	bne.n	800aece <__libc_init_array+0x2e>
 800aec2:	bd70      	pop	{r4, r5, r6, pc}
 800aec4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec8:	4798      	blx	r3
 800aeca:	3601      	adds	r6, #1
 800aecc:	e7ee      	b.n	800aeac <__libc_init_array+0xc>
 800aece:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed2:	4798      	blx	r3
 800aed4:	3601      	adds	r6, #1
 800aed6:	e7f2      	b.n	800aebe <__libc_init_array+0x1e>
 800aed8:	0800e960 	.word	0x0800e960
 800aedc:	0800e960 	.word	0x0800e960
 800aee0:	0800e960 	.word	0x0800e960
 800aee4:	0800e964 	.word	0x0800e964

0800aee8 <__retarget_lock_init_recursive>:
 800aee8:	4770      	bx	lr

0800aeea <__retarget_lock_acquire_recursive>:
 800aeea:	4770      	bx	lr

0800aeec <__retarget_lock_release_recursive>:
 800aeec:	4770      	bx	lr

0800aeee <quorem>:
 800aeee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef2:	6903      	ldr	r3, [r0, #16]
 800aef4:	690c      	ldr	r4, [r1, #16]
 800aef6:	42a3      	cmp	r3, r4
 800aef8:	4607      	mov	r7, r0
 800aefa:	db7e      	blt.n	800affa <quorem+0x10c>
 800aefc:	3c01      	subs	r4, #1
 800aefe:	f101 0814 	add.w	r8, r1, #20
 800af02:	00a3      	lsls	r3, r4, #2
 800af04:	f100 0514 	add.w	r5, r0, #20
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af18:	3301      	adds	r3, #1
 800af1a:	429a      	cmp	r2, r3
 800af1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af20:	fbb2 f6f3 	udiv	r6, r2, r3
 800af24:	d32e      	bcc.n	800af84 <quorem+0x96>
 800af26:	f04f 0a00 	mov.w	sl, #0
 800af2a:	46c4      	mov	ip, r8
 800af2c:	46ae      	mov	lr, r5
 800af2e:	46d3      	mov	fp, sl
 800af30:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af34:	b298      	uxth	r0, r3
 800af36:	fb06 a000 	mla	r0, r6, r0, sl
 800af3a:	0c02      	lsrs	r2, r0, #16
 800af3c:	0c1b      	lsrs	r3, r3, #16
 800af3e:	fb06 2303 	mla	r3, r6, r3, r2
 800af42:	f8de 2000 	ldr.w	r2, [lr]
 800af46:	b280      	uxth	r0, r0
 800af48:	b292      	uxth	r2, r2
 800af4a:	1a12      	subs	r2, r2, r0
 800af4c:	445a      	add	r2, fp
 800af4e:	f8de 0000 	ldr.w	r0, [lr]
 800af52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af56:	b29b      	uxth	r3, r3
 800af58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af60:	b292      	uxth	r2, r2
 800af62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af66:	45e1      	cmp	r9, ip
 800af68:	f84e 2b04 	str.w	r2, [lr], #4
 800af6c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af70:	d2de      	bcs.n	800af30 <quorem+0x42>
 800af72:	9b00      	ldr	r3, [sp, #0]
 800af74:	58eb      	ldr	r3, [r5, r3]
 800af76:	b92b      	cbnz	r3, 800af84 <quorem+0x96>
 800af78:	9b01      	ldr	r3, [sp, #4]
 800af7a:	3b04      	subs	r3, #4
 800af7c:	429d      	cmp	r5, r3
 800af7e:	461a      	mov	r2, r3
 800af80:	d32f      	bcc.n	800afe2 <quorem+0xf4>
 800af82:	613c      	str	r4, [r7, #16]
 800af84:	4638      	mov	r0, r7
 800af86:	f001 f8c3 	bl	800c110 <__mcmp>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	db25      	blt.n	800afda <quorem+0xec>
 800af8e:	4629      	mov	r1, r5
 800af90:	2000      	movs	r0, #0
 800af92:	f858 2b04 	ldr.w	r2, [r8], #4
 800af96:	f8d1 c000 	ldr.w	ip, [r1]
 800af9a:	fa1f fe82 	uxth.w	lr, r2
 800af9e:	fa1f f38c 	uxth.w	r3, ip
 800afa2:	eba3 030e 	sub.w	r3, r3, lr
 800afa6:	4403      	add	r3, r0
 800afa8:	0c12      	lsrs	r2, r2, #16
 800afaa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afb8:	45c1      	cmp	r9, r8
 800afba:	f841 3b04 	str.w	r3, [r1], #4
 800afbe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afc2:	d2e6      	bcs.n	800af92 <quorem+0xa4>
 800afc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afcc:	b922      	cbnz	r2, 800afd8 <quorem+0xea>
 800afce:	3b04      	subs	r3, #4
 800afd0:	429d      	cmp	r5, r3
 800afd2:	461a      	mov	r2, r3
 800afd4:	d30b      	bcc.n	800afee <quorem+0x100>
 800afd6:	613c      	str	r4, [r7, #16]
 800afd8:	3601      	adds	r6, #1
 800afda:	4630      	mov	r0, r6
 800afdc:	b003      	add	sp, #12
 800afde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe2:	6812      	ldr	r2, [r2, #0]
 800afe4:	3b04      	subs	r3, #4
 800afe6:	2a00      	cmp	r2, #0
 800afe8:	d1cb      	bne.n	800af82 <quorem+0x94>
 800afea:	3c01      	subs	r4, #1
 800afec:	e7c6      	b.n	800af7c <quorem+0x8e>
 800afee:	6812      	ldr	r2, [r2, #0]
 800aff0:	3b04      	subs	r3, #4
 800aff2:	2a00      	cmp	r2, #0
 800aff4:	d1ef      	bne.n	800afd6 <quorem+0xe8>
 800aff6:	3c01      	subs	r4, #1
 800aff8:	e7ea      	b.n	800afd0 <quorem+0xe2>
 800affa:	2000      	movs	r0, #0
 800affc:	e7ee      	b.n	800afdc <quorem+0xee>
	...

0800b000 <_dtoa_r>:
 800b000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b004:	69c7      	ldr	r7, [r0, #28]
 800b006:	b099      	sub	sp, #100	@ 0x64
 800b008:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b00c:	ec55 4b10 	vmov	r4, r5, d0
 800b010:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b012:	9109      	str	r1, [sp, #36]	@ 0x24
 800b014:	4683      	mov	fp, r0
 800b016:	920e      	str	r2, [sp, #56]	@ 0x38
 800b018:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b01a:	b97f      	cbnz	r7, 800b03c <_dtoa_r+0x3c>
 800b01c:	2010      	movs	r0, #16
 800b01e:	f7ff f89b 	bl	800a158 <malloc>
 800b022:	4602      	mov	r2, r0
 800b024:	f8cb 001c 	str.w	r0, [fp, #28]
 800b028:	b920      	cbnz	r0, 800b034 <_dtoa_r+0x34>
 800b02a:	4ba7      	ldr	r3, [pc, #668]	@ (800b2c8 <_dtoa_r+0x2c8>)
 800b02c:	21ef      	movs	r1, #239	@ 0xef
 800b02e:	48a7      	ldr	r0, [pc, #668]	@ (800b2cc <_dtoa_r+0x2cc>)
 800b030:	f001 fba2 	bl	800c778 <__assert_func>
 800b034:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b038:	6007      	str	r7, [r0, #0]
 800b03a:	60c7      	str	r7, [r0, #12]
 800b03c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b040:	6819      	ldr	r1, [r3, #0]
 800b042:	b159      	cbz	r1, 800b05c <_dtoa_r+0x5c>
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	604a      	str	r2, [r1, #4]
 800b048:	2301      	movs	r3, #1
 800b04a:	4093      	lsls	r3, r2
 800b04c:	608b      	str	r3, [r1, #8]
 800b04e:	4658      	mov	r0, fp
 800b050:	f000 fe24 	bl	800bc9c <_Bfree>
 800b054:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b058:	2200      	movs	r2, #0
 800b05a:	601a      	str	r2, [r3, #0]
 800b05c:	1e2b      	subs	r3, r5, #0
 800b05e:	bfb9      	ittee	lt
 800b060:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b064:	9303      	strlt	r3, [sp, #12]
 800b066:	2300      	movge	r3, #0
 800b068:	6033      	strge	r3, [r6, #0]
 800b06a:	9f03      	ldr	r7, [sp, #12]
 800b06c:	4b98      	ldr	r3, [pc, #608]	@ (800b2d0 <_dtoa_r+0x2d0>)
 800b06e:	bfbc      	itt	lt
 800b070:	2201      	movlt	r2, #1
 800b072:	6032      	strlt	r2, [r6, #0]
 800b074:	43bb      	bics	r3, r7
 800b076:	d112      	bne.n	800b09e <_dtoa_r+0x9e>
 800b078:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b07a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b07e:	6013      	str	r3, [r2, #0]
 800b080:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b084:	4323      	orrs	r3, r4
 800b086:	f000 854d 	beq.w	800bb24 <_dtoa_r+0xb24>
 800b08a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b08c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b2e4 <_dtoa_r+0x2e4>
 800b090:	2b00      	cmp	r3, #0
 800b092:	f000 854f 	beq.w	800bb34 <_dtoa_r+0xb34>
 800b096:	f10a 0303 	add.w	r3, sl, #3
 800b09a:	f000 bd49 	b.w	800bb30 <_dtoa_r+0xb30>
 800b09e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	ec51 0b17 	vmov	r0, r1, d7
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b0ae:	f7f5 fd33 	bl	8000b18 <__aeabi_dcmpeq>
 800b0b2:	4680      	mov	r8, r0
 800b0b4:	b158      	cbz	r0, 800b0ce <_dtoa_r+0xce>
 800b0b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	6013      	str	r3, [r2, #0]
 800b0bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0be:	b113      	cbz	r3, 800b0c6 <_dtoa_r+0xc6>
 800b0c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b0c2:	4b84      	ldr	r3, [pc, #528]	@ (800b2d4 <_dtoa_r+0x2d4>)
 800b0c4:	6013      	str	r3, [r2, #0]
 800b0c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b2e8 <_dtoa_r+0x2e8>
 800b0ca:	f000 bd33 	b.w	800bb34 <_dtoa_r+0xb34>
 800b0ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b0d2:	aa16      	add	r2, sp, #88	@ 0x58
 800b0d4:	a917      	add	r1, sp, #92	@ 0x5c
 800b0d6:	4658      	mov	r0, fp
 800b0d8:	f001 f8ca 	bl	800c270 <__d2b>
 800b0dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0e0:	4681      	mov	r9, r0
 800b0e2:	2e00      	cmp	r6, #0
 800b0e4:	d077      	beq.n	800b1d6 <_dtoa_r+0x1d6>
 800b0e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b0ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b0f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b0fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b100:	4619      	mov	r1, r3
 800b102:	2200      	movs	r2, #0
 800b104:	4b74      	ldr	r3, [pc, #464]	@ (800b2d8 <_dtoa_r+0x2d8>)
 800b106:	f7f5 f8e7 	bl	80002d8 <__aeabi_dsub>
 800b10a:	a369      	add	r3, pc, #420	@ (adr r3, 800b2b0 <_dtoa_r+0x2b0>)
 800b10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b110:	f7f5 fa9a 	bl	8000648 <__aeabi_dmul>
 800b114:	a368      	add	r3, pc, #416	@ (adr r3, 800b2b8 <_dtoa_r+0x2b8>)
 800b116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11a:	f7f5 f8df 	bl	80002dc <__adddf3>
 800b11e:	4604      	mov	r4, r0
 800b120:	4630      	mov	r0, r6
 800b122:	460d      	mov	r5, r1
 800b124:	f7f5 fa26 	bl	8000574 <__aeabi_i2d>
 800b128:	a365      	add	r3, pc, #404	@ (adr r3, 800b2c0 <_dtoa_r+0x2c0>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fa8b 	bl	8000648 <__aeabi_dmul>
 800b132:	4602      	mov	r2, r0
 800b134:	460b      	mov	r3, r1
 800b136:	4620      	mov	r0, r4
 800b138:	4629      	mov	r1, r5
 800b13a:	f7f5 f8cf 	bl	80002dc <__adddf3>
 800b13e:	4604      	mov	r4, r0
 800b140:	460d      	mov	r5, r1
 800b142:	f7f5 fd31 	bl	8000ba8 <__aeabi_d2iz>
 800b146:	2200      	movs	r2, #0
 800b148:	4607      	mov	r7, r0
 800b14a:	2300      	movs	r3, #0
 800b14c:	4620      	mov	r0, r4
 800b14e:	4629      	mov	r1, r5
 800b150:	f7f5 fcec 	bl	8000b2c <__aeabi_dcmplt>
 800b154:	b140      	cbz	r0, 800b168 <_dtoa_r+0x168>
 800b156:	4638      	mov	r0, r7
 800b158:	f7f5 fa0c 	bl	8000574 <__aeabi_i2d>
 800b15c:	4622      	mov	r2, r4
 800b15e:	462b      	mov	r3, r5
 800b160:	f7f5 fcda 	bl	8000b18 <__aeabi_dcmpeq>
 800b164:	b900      	cbnz	r0, 800b168 <_dtoa_r+0x168>
 800b166:	3f01      	subs	r7, #1
 800b168:	2f16      	cmp	r7, #22
 800b16a:	d851      	bhi.n	800b210 <_dtoa_r+0x210>
 800b16c:	4b5b      	ldr	r3, [pc, #364]	@ (800b2dc <_dtoa_r+0x2dc>)
 800b16e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b17a:	f7f5 fcd7 	bl	8000b2c <__aeabi_dcmplt>
 800b17e:	2800      	cmp	r0, #0
 800b180:	d048      	beq.n	800b214 <_dtoa_r+0x214>
 800b182:	3f01      	subs	r7, #1
 800b184:	2300      	movs	r3, #0
 800b186:	9312      	str	r3, [sp, #72]	@ 0x48
 800b188:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b18a:	1b9b      	subs	r3, r3, r6
 800b18c:	1e5a      	subs	r2, r3, #1
 800b18e:	bf44      	itt	mi
 800b190:	f1c3 0801 	rsbmi	r8, r3, #1
 800b194:	2300      	movmi	r3, #0
 800b196:	9208      	str	r2, [sp, #32]
 800b198:	bf54      	ite	pl
 800b19a:	f04f 0800 	movpl.w	r8, #0
 800b19e:	9308      	strmi	r3, [sp, #32]
 800b1a0:	2f00      	cmp	r7, #0
 800b1a2:	db39      	blt.n	800b218 <_dtoa_r+0x218>
 800b1a4:	9b08      	ldr	r3, [sp, #32]
 800b1a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b1a8:	443b      	add	r3, r7
 800b1aa:	9308      	str	r3, [sp, #32]
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1b2:	2b09      	cmp	r3, #9
 800b1b4:	d864      	bhi.n	800b280 <_dtoa_r+0x280>
 800b1b6:	2b05      	cmp	r3, #5
 800b1b8:	bfc4      	itt	gt
 800b1ba:	3b04      	subgt	r3, #4
 800b1bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b1be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1c0:	f1a3 0302 	sub.w	r3, r3, #2
 800b1c4:	bfcc      	ite	gt
 800b1c6:	2400      	movgt	r4, #0
 800b1c8:	2401      	movle	r4, #1
 800b1ca:	2b03      	cmp	r3, #3
 800b1cc:	d863      	bhi.n	800b296 <_dtoa_r+0x296>
 800b1ce:	e8df f003 	tbb	[pc, r3]
 800b1d2:	372a      	.short	0x372a
 800b1d4:	5535      	.short	0x5535
 800b1d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b1da:	441e      	add	r6, r3
 800b1dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1e0:	2b20      	cmp	r3, #32
 800b1e2:	bfc1      	itttt	gt
 800b1e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1e8:	409f      	lslgt	r7, r3
 800b1ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1f2:	bfd6      	itet	le
 800b1f4:	f1c3 0320 	rsble	r3, r3, #32
 800b1f8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b1fc:	fa04 f003 	lslle.w	r0, r4, r3
 800b200:	f7f5 f9a8 	bl	8000554 <__aeabi_ui2d>
 800b204:	2201      	movs	r2, #1
 800b206:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b20a:	3e01      	subs	r6, #1
 800b20c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b20e:	e777      	b.n	800b100 <_dtoa_r+0x100>
 800b210:	2301      	movs	r3, #1
 800b212:	e7b8      	b.n	800b186 <_dtoa_r+0x186>
 800b214:	9012      	str	r0, [sp, #72]	@ 0x48
 800b216:	e7b7      	b.n	800b188 <_dtoa_r+0x188>
 800b218:	427b      	negs	r3, r7
 800b21a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b21c:	2300      	movs	r3, #0
 800b21e:	eba8 0807 	sub.w	r8, r8, r7
 800b222:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b224:	e7c4      	b.n	800b1b0 <_dtoa_r+0x1b0>
 800b226:	2300      	movs	r3, #0
 800b228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b22a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	dc35      	bgt.n	800b29c <_dtoa_r+0x29c>
 800b230:	2301      	movs	r3, #1
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	9307      	str	r3, [sp, #28]
 800b236:	461a      	mov	r2, r3
 800b238:	920e      	str	r2, [sp, #56]	@ 0x38
 800b23a:	e00b      	b.n	800b254 <_dtoa_r+0x254>
 800b23c:	2301      	movs	r3, #1
 800b23e:	e7f3      	b.n	800b228 <_dtoa_r+0x228>
 800b240:	2300      	movs	r3, #0
 800b242:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b246:	18fb      	adds	r3, r7, r3
 800b248:	9300      	str	r3, [sp, #0]
 800b24a:	3301      	adds	r3, #1
 800b24c:	2b01      	cmp	r3, #1
 800b24e:	9307      	str	r3, [sp, #28]
 800b250:	bfb8      	it	lt
 800b252:	2301      	movlt	r3, #1
 800b254:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b258:	2100      	movs	r1, #0
 800b25a:	2204      	movs	r2, #4
 800b25c:	f102 0514 	add.w	r5, r2, #20
 800b260:	429d      	cmp	r5, r3
 800b262:	d91f      	bls.n	800b2a4 <_dtoa_r+0x2a4>
 800b264:	6041      	str	r1, [r0, #4]
 800b266:	4658      	mov	r0, fp
 800b268:	f000 fcd8 	bl	800bc1c <_Balloc>
 800b26c:	4682      	mov	sl, r0
 800b26e:	2800      	cmp	r0, #0
 800b270:	d13c      	bne.n	800b2ec <_dtoa_r+0x2ec>
 800b272:	4b1b      	ldr	r3, [pc, #108]	@ (800b2e0 <_dtoa_r+0x2e0>)
 800b274:	4602      	mov	r2, r0
 800b276:	f240 11af 	movw	r1, #431	@ 0x1af
 800b27a:	e6d8      	b.n	800b02e <_dtoa_r+0x2e>
 800b27c:	2301      	movs	r3, #1
 800b27e:	e7e0      	b.n	800b242 <_dtoa_r+0x242>
 800b280:	2401      	movs	r4, #1
 800b282:	2300      	movs	r3, #0
 800b284:	9309      	str	r3, [sp, #36]	@ 0x24
 800b286:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b288:	f04f 33ff 	mov.w	r3, #4294967295
 800b28c:	9300      	str	r3, [sp, #0]
 800b28e:	9307      	str	r3, [sp, #28]
 800b290:	2200      	movs	r2, #0
 800b292:	2312      	movs	r3, #18
 800b294:	e7d0      	b.n	800b238 <_dtoa_r+0x238>
 800b296:	2301      	movs	r3, #1
 800b298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b29a:	e7f5      	b.n	800b288 <_dtoa_r+0x288>
 800b29c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b29e:	9300      	str	r3, [sp, #0]
 800b2a0:	9307      	str	r3, [sp, #28]
 800b2a2:	e7d7      	b.n	800b254 <_dtoa_r+0x254>
 800b2a4:	3101      	adds	r1, #1
 800b2a6:	0052      	lsls	r2, r2, #1
 800b2a8:	e7d8      	b.n	800b25c <_dtoa_r+0x25c>
 800b2aa:	bf00      	nop
 800b2ac:	f3af 8000 	nop.w
 800b2b0:	636f4361 	.word	0x636f4361
 800b2b4:	3fd287a7 	.word	0x3fd287a7
 800b2b8:	8b60c8b3 	.word	0x8b60c8b3
 800b2bc:	3fc68a28 	.word	0x3fc68a28
 800b2c0:	509f79fb 	.word	0x509f79fb
 800b2c4:	3fd34413 	.word	0x3fd34413
 800b2c8:	0800e255 	.word	0x0800e255
 800b2cc:	0800e26c 	.word	0x0800e26c
 800b2d0:	7ff00000 	.word	0x7ff00000
 800b2d4:	0800e225 	.word	0x0800e225
 800b2d8:	3ff80000 	.word	0x3ff80000
 800b2dc:	0800e368 	.word	0x0800e368
 800b2e0:	0800e2c4 	.word	0x0800e2c4
 800b2e4:	0800e251 	.word	0x0800e251
 800b2e8:	0800e224 	.word	0x0800e224
 800b2ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b2f0:	6018      	str	r0, [r3, #0]
 800b2f2:	9b07      	ldr	r3, [sp, #28]
 800b2f4:	2b0e      	cmp	r3, #14
 800b2f6:	f200 80a4 	bhi.w	800b442 <_dtoa_r+0x442>
 800b2fa:	2c00      	cmp	r4, #0
 800b2fc:	f000 80a1 	beq.w	800b442 <_dtoa_r+0x442>
 800b300:	2f00      	cmp	r7, #0
 800b302:	dd33      	ble.n	800b36c <_dtoa_r+0x36c>
 800b304:	4bad      	ldr	r3, [pc, #692]	@ (800b5bc <_dtoa_r+0x5bc>)
 800b306:	f007 020f 	and.w	r2, r7, #15
 800b30a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b30e:	ed93 7b00 	vldr	d7, [r3]
 800b312:	05f8      	lsls	r0, r7, #23
 800b314:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b318:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b31c:	d516      	bpl.n	800b34c <_dtoa_r+0x34c>
 800b31e:	4ba8      	ldr	r3, [pc, #672]	@ (800b5c0 <_dtoa_r+0x5c0>)
 800b320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b324:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b328:	f7f5 fab8 	bl	800089c <__aeabi_ddiv>
 800b32c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b330:	f004 040f 	and.w	r4, r4, #15
 800b334:	2603      	movs	r6, #3
 800b336:	4da2      	ldr	r5, [pc, #648]	@ (800b5c0 <_dtoa_r+0x5c0>)
 800b338:	b954      	cbnz	r4, 800b350 <_dtoa_r+0x350>
 800b33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b33e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b342:	f7f5 faab 	bl	800089c <__aeabi_ddiv>
 800b346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b34a:	e028      	b.n	800b39e <_dtoa_r+0x39e>
 800b34c:	2602      	movs	r6, #2
 800b34e:	e7f2      	b.n	800b336 <_dtoa_r+0x336>
 800b350:	07e1      	lsls	r1, r4, #31
 800b352:	d508      	bpl.n	800b366 <_dtoa_r+0x366>
 800b354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b358:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b35c:	f7f5 f974 	bl	8000648 <__aeabi_dmul>
 800b360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b364:	3601      	adds	r6, #1
 800b366:	1064      	asrs	r4, r4, #1
 800b368:	3508      	adds	r5, #8
 800b36a:	e7e5      	b.n	800b338 <_dtoa_r+0x338>
 800b36c:	f000 80d2 	beq.w	800b514 <_dtoa_r+0x514>
 800b370:	427c      	negs	r4, r7
 800b372:	4b92      	ldr	r3, [pc, #584]	@ (800b5bc <_dtoa_r+0x5bc>)
 800b374:	4d92      	ldr	r5, [pc, #584]	@ (800b5c0 <_dtoa_r+0x5c0>)
 800b376:	f004 020f 	and.w	r2, r4, #15
 800b37a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b382:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b386:	f7f5 f95f 	bl	8000648 <__aeabi_dmul>
 800b38a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b38e:	1124      	asrs	r4, r4, #4
 800b390:	2300      	movs	r3, #0
 800b392:	2602      	movs	r6, #2
 800b394:	2c00      	cmp	r4, #0
 800b396:	f040 80b2 	bne.w	800b4fe <_dtoa_r+0x4fe>
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d1d3      	bne.n	800b346 <_dtoa_r+0x346>
 800b39e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b3a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f000 80b7 	beq.w	800b518 <_dtoa_r+0x518>
 800b3aa:	4b86      	ldr	r3, [pc, #536]	@ (800b5c4 <_dtoa_r+0x5c4>)
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	4629      	mov	r1, r5
 800b3b2:	f7f5 fbbb 	bl	8000b2c <__aeabi_dcmplt>
 800b3b6:	2800      	cmp	r0, #0
 800b3b8:	f000 80ae 	beq.w	800b518 <_dtoa_r+0x518>
 800b3bc:	9b07      	ldr	r3, [sp, #28]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f000 80aa 	beq.w	800b518 <_dtoa_r+0x518>
 800b3c4:	9b00      	ldr	r3, [sp, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	dd37      	ble.n	800b43a <_dtoa_r+0x43a>
 800b3ca:	1e7b      	subs	r3, r7, #1
 800b3cc:	9304      	str	r3, [sp, #16]
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4b7d      	ldr	r3, [pc, #500]	@ (800b5c8 <_dtoa_r+0x5c8>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	4629      	mov	r1, r5
 800b3d6:	f7f5 f937 	bl	8000648 <__aeabi_dmul>
 800b3da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3de:	9c00      	ldr	r4, [sp, #0]
 800b3e0:	3601      	adds	r6, #1
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	f7f5 f8c6 	bl	8000574 <__aeabi_i2d>
 800b3e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3ec:	f7f5 f92c 	bl	8000648 <__aeabi_dmul>
 800b3f0:	4b76      	ldr	r3, [pc, #472]	@ (800b5cc <_dtoa_r+0x5cc>)
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f7f4 ff72 	bl	80002dc <__adddf3>
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b3fe:	2c00      	cmp	r4, #0
 800b400:	f040 808d 	bne.w	800b51e <_dtoa_r+0x51e>
 800b404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b408:	4b71      	ldr	r3, [pc, #452]	@ (800b5d0 <_dtoa_r+0x5d0>)
 800b40a:	2200      	movs	r2, #0
 800b40c:	f7f4 ff64 	bl	80002d8 <__aeabi_dsub>
 800b410:	4602      	mov	r2, r0
 800b412:	460b      	mov	r3, r1
 800b414:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b418:	462a      	mov	r2, r5
 800b41a:	4633      	mov	r3, r6
 800b41c:	f7f5 fba4 	bl	8000b68 <__aeabi_dcmpgt>
 800b420:	2800      	cmp	r0, #0
 800b422:	f040 828b 	bne.w	800b93c <_dtoa_r+0x93c>
 800b426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b42a:	462a      	mov	r2, r5
 800b42c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b430:	f7f5 fb7c 	bl	8000b2c <__aeabi_dcmplt>
 800b434:	2800      	cmp	r0, #0
 800b436:	f040 8128 	bne.w	800b68a <_dtoa_r+0x68a>
 800b43a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b43e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b442:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b444:	2b00      	cmp	r3, #0
 800b446:	f2c0 815a 	blt.w	800b6fe <_dtoa_r+0x6fe>
 800b44a:	2f0e      	cmp	r7, #14
 800b44c:	f300 8157 	bgt.w	800b6fe <_dtoa_r+0x6fe>
 800b450:	4b5a      	ldr	r3, [pc, #360]	@ (800b5bc <_dtoa_r+0x5bc>)
 800b452:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b456:	ed93 7b00 	vldr	d7, [r3]
 800b45a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	ed8d 7b00 	vstr	d7, [sp]
 800b462:	da03      	bge.n	800b46c <_dtoa_r+0x46c>
 800b464:	9b07      	ldr	r3, [sp, #28]
 800b466:	2b00      	cmp	r3, #0
 800b468:	f340 8101 	ble.w	800b66e <_dtoa_r+0x66e>
 800b46c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b470:	4656      	mov	r6, sl
 800b472:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b476:	4620      	mov	r0, r4
 800b478:	4629      	mov	r1, r5
 800b47a:	f7f5 fa0f 	bl	800089c <__aeabi_ddiv>
 800b47e:	f7f5 fb93 	bl	8000ba8 <__aeabi_d2iz>
 800b482:	4680      	mov	r8, r0
 800b484:	f7f5 f876 	bl	8000574 <__aeabi_i2d>
 800b488:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b48c:	f7f5 f8dc 	bl	8000648 <__aeabi_dmul>
 800b490:	4602      	mov	r2, r0
 800b492:	460b      	mov	r3, r1
 800b494:	4620      	mov	r0, r4
 800b496:	4629      	mov	r1, r5
 800b498:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b49c:	f7f4 ff1c 	bl	80002d8 <__aeabi_dsub>
 800b4a0:	f806 4b01 	strb.w	r4, [r6], #1
 800b4a4:	9d07      	ldr	r5, [sp, #28]
 800b4a6:	eba6 040a 	sub.w	r4, r6, sl
 800b4aa:	42a5      	cmp	r5, r4
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	f040 8117 	bne.w	800b6e2 <_dtoa_r+0x6e2>
 800b4b4:	f7f4 ff12 	bl	80002dc <__adddf3>
 800b4b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4bc:	4604      	mov	r4, r0
 800b4be:	460d      	mov	r5, r1
 800b4c0:	f7f5 fb52 	bl	8000b68 <__aeabi_dcmpgt>
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	f040 80f9 	bne.w	800b6bc <_dtoa_r+0x6bc>
 800b4ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	f7f5 fb21 	bl	8000b18 <__aeabi_dcmpeq>
 800b4d6:	b118      	cbz	r0, 800b4e0 <_dtoa_r+0x4e0>
 800b4d8:	f018 0f01 	tst.w	r8, #1
 800b4dc:	f040 80ee 	bne.w	800b6bc <_dtoa_r+0x6bc>
 800b4e0:	4649      	mov	r1, r9
 800b4e2:	4658      	mov	r0, fp
 800b4e4:	f000 fbda 	bl	800bc9c <_Bfree>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	7033      	strb	r3, [r6, #0]
 800b4ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b4ee:	3701      	adds	r7, #1
 800b4f0:	601f      	str	r7, [r3, #0]
 800b4f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f000 831d 	beq.w	800bb34 <_dtoa_r+0xb34>
 800b4fa:	601e      	str	r6, [r3, #0]
 800b4fc:	e31a      	b.n	800bb34 <_dtoa_r+0xb34>
 800b4fe:	07e2      	lsls	r2, r4, #31
 800b500:	d505      	bpl.n	800b50e <_dtoa_r+0x50e>
 800b502:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b506:	f7f5 f89f 	bl	8000648 <__aeabi_dmul>
 800b50a:	3601      	adds	r6, #1
 800b50c:	2301      	movs	r3, #1
 800b50e:	1064      	asrs	r4, r4, #1
 800b510:	3508      	adds	r5, #8
 800b512:	e73f      	b.n	800b394 <_dtoa_r+0x394>
 800b514:	2602      	movs	r6, #2
 800b516:	e742      	b.n	800b39e <_dtoa_r+0x39e>
 800b518:	9c07      	ldr	r4, [sp, #28]
 800b51a:	9704      	str	r7, [sp, #16]
 800b51c:	e761      	b.n	800b3e2 <_dtoa_r+0x3e2>
 800b51e:	4b27      	ldr	r3, [pc, #156]	@ (800b5bc <_dtoa_r+0x5bc>)
 800b520:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b522:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b526:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b52a:	4454      	add	r4, sl
 800b52c:	2900      	cmp	r1, #0
 800b52e:	d053      	beq.n	800b5d8 <_dtoa_r+0x5d8>
 800b530:	4928      	ldr	r1, [pc, #160]	@ (800b5d4 <_dtoa_r+0x5d4>)
 800b532:	2000      	movs	r0, #0
 800b534:	f7f5 f9b2 	bl	800089c <__aeabi_ddiv>
 800b538:	4633      	mov	r3, r6
 800b53a:	462a      	mov	r2, r5
 800b53c:	f7f4 fecc 	bl	80002d8 <__aeabi_dsub>
 800b540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b544:	4656      	mov	r6, sl
 800b546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b54a:	f7f5 fb2d 	bl	8000ba8 <__aeabi_d2iz>
 800b54e:	4605      	mov	r5, r0
 800b550:	f7f5 f810 	bl	8000574 <__aeabi_i2d>
 800b554:	4602      	mov	r2, r0
 800b556:	460b      	mov	r3, r1
 800b558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b55c:	f7f4 febc 	bl	80002d8 <__aeabi_dsub>
 800b560:	3530      	adds	r5, #48	@ 0x30
 800b562:	4602      	mov	r2, r0
 800b564:	460b      	mov	r3, r1
 800b566:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b56a:	f806 5b01 	strb.w	r5, [r6], #1
 800b56e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b572:	f7f5 fadb 	bl	8000b2c <__aeabi_dcmplt>
 800b576:	2800      	cmp	r0, #0
 800b578:	d171      	bne.n	800b65e <_dtoa_r+0x65e>
 800b57a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b57e:	4911      	ldr	r1, [pc, #68]	@ (800b5c4 <_dtoa_r+0x5c4>)
 800b580:	2000      	movs	r0, #0
 800b582:	f7f4 fea9 	bl	80002d8 <__aeabi_dsub>
 800b586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b58a:	f7f5 facf 	bl	8000b2c <__aeabi_dcmplt>
 800b58e:	2800      	cmp	r0, #0
 800b590:	f040 8095 	bne.w	800b6be <_dtoa_r+0x6be>
 800b594:	42a6      	cmp	r6, r4
 800b596:	f43f af50 	beq.w	800b43a <_dtoa_r+0x43a>
 800b59a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b59e:	4b0a      	ldr	r3, [pc, #40]	@ (800b5c8 <_dtoa_r+0x5c8>)
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f7f5 f851 	bl	8000648 <__aeabi_dmul>
 800b5a6:	4b08      	ldr	r3, [pc, #32]	@ (800b5c8 <_dtoa_r+0x5c8>)
 800b5a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5b2:	f7f5 f849 	bl	8000648 <__aeabi_dmul>
 800b5b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5ba:	e7c4      	b.n	800b546 <_dtoa_r+0x546>
 800b5bc:	0800e368 	.word	0x0800e368
 800b5c0:	0800e340 	.word	0x0800e340
 800b5c4:	3ff00000 	.word	0x3ff00000
 800b5c8:	40240000 	.word	0x40240000
 800b5cc:	401c0000 	.word	0x401c0000
 800b5d0:	40140000 	.word	0x40140000
 800b5d4:	3fe00000 	.word	0x3fe00000
 800b5d8:	4631      	mov	r1, r6
 800b5da:	4628      	mov	r0, r5
 800b5dc:	f7f5 f834 	bl	8000648 <__aeabi_dmul>
 800b5e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b5e4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b5e6:	4656      	mov	r6, sl
 800b5e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5ec:	f7f5 fadc 	bl	8000ba8 <__aeabi_d2iz>
 800b5f0:	4605      	mov	r5, r0
 800b5f2:	f7f4 ffbf 	bl	8000574 <__aeabi_i2d>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	460b      	mov	r3, r1
 800b5fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5fe:	f7f4 fe6b 	bl	80002d8 <__aeabi_dsub>
 800b602:	3530      	adds	r5, #48	@ 0x30
 800b604:	f806 5b01 	strb.w	r5, [r6], #1
 800b608:	4602      	mov	r2, r0
 800b60a:	460b      	mov	r3, r1
 800b60c:	42a6      	cmp	r6, r4
 800b60e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b612:	f04f 0200 	mov.w	r2, #0
 800b616:	d124      	bne.n	800b662 <_dtoa_r+0x662>
 800b618:	4bac      	ldr	r3, [pc, #688]	@ (800b8cc <_dtoa_r+0x8cc>)
 800b61a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b61e:	f7f4 fe5d 	bl	80002dc <__adddf3>
 800b622:	4602      	mov	r2, r0
 800b624:	460b      	mov	r3, r1
 800b626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b62a:	f7f5 fa9d 	bl	8000b68 <__aeabi_dcmpgt>
 800b62e:	2800      	cmp	r0, #0
 800b630:	d145      	bne.n	800b6be <_dtoa_r+0x6be>
 800b632:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b636:	49a5      	ldr	r1, [pc, #660]	@ (800b8cc <_dtoa_r+0x8cc>)
 800b638:	2000      	movs	r0, #0
 800b63a:	f7f4 fe4d 	bl	80002d8 <__aeabi_dsub>
 800b63e:	4602      	mov	r2, r0
 800b640:	460b      	mov	r3, r1
 800b642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b646:	f7f5 fa71 	bl	8000b2c <__aeabi_dcmplt>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	f43f aef5 	beq.w	800b43a <_dtoa_r+0x43a>
 800b650:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b652:	1e73      	subs	r3, r6, #1
 800b654:	9315      	str	r3, [sp, #84]	@ 0x54
 800b656:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b65a:	2b30      	cmp	r3, #48	@ 0x30
 800b65c:	d0f8      	beq.n	800b650 <_dtoa_r+0x650>
 800b65e:	9f04      	ldr	r7, [sp, #16]
 800b660:	e73e      	b.n	800b4e0 <_dtoa_r+0x4e0>
 800b662:	4b9b      	ldr	r3, [pc, #620]	@ (800b8d0 <_dtoa_r+0x8d0>)
 800b664:	f7f4 fff0 	bl	8000648 <__aeabi_dmul>
 800b668:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b66c:	e7bc      	b.n	800b5e8 <_dtoa_r+0x5e8>
 800b66e:	d10c      	bne.n	800b68a <_dtoa_r+0x68a>
 800b670:	4b98      	ldr	r3, [pc, #608]	@ (800b8d4 <_dtoa_r+0x8d4>)
 800b672:	2200      	movs	r2, #0
 800b674:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b678:	f7f4 ffe6 	bl	8000648 <__aeabi_dmul>
 800b67c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b680:	f7f5 fa68 	bl	8000b54 <__aeabi_dcmpge>
 800b684:	2800      	cmp	r0, #0
 800b686:	f000 8157 	beq.w	800b938 <_dtoa_r+0x938>
 800b68a:	2400      	movs	r4, #0
 800b68c:	4625      	mov	r5, r4
 800b68e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b690:	43db      	mvns	r3, r3
 800b692:	9304      	str	r3, [sp, #16]
 800b694:	4656      	mov	r6, sl
 800b696:	2700      	movs	r7, #0
 800b698:	4621      	mov	r1, r4
 800b69a:	4658      	mov	r0, fp
 800b69c:	f000 fafe 	bl	800bc9c <_Bfree>
 800b6a0:	2d00      	cmp	r5, #0
 800b6a2:	d0dc      	beq.n	800b65e <_dtoa_r+0x65e>
 800b6a4:	b12f      	cbz	r7, 800b6b2 <_dtoa_r+0x6b2>
 800b6a6:	42af      	cmp	r7, r5
 800b6a8:	d003      	beq.n	800b6b2 <_dtoa_r+0x6b2>
 800b6aa:	4639      	mov	r1, r7
 800b6ac:	4658      	mov	r0, fp
 800b6ae:	f000 faf5 	bl	800bc9c <_Bfree>
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	4658      	mov	r0, fp
 800b6b6:	f000 faf1 	bl	800bc9c <_Bfree>
 800b6ba:	e7d0      	b.n	800b65e <_dtoa_r+0x65e>
 800b6bc:	9704      	str	r7, [sp, #16]
 800b6be:	4633      	mov	r3, r6
 800b6c0:	461e      	mov	r6, r3
 800b6c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6c6:	2a39      	cmp	r2, #57	@ 0x39
 800b6c8:	d107      	bne.n	800b6da <_dtoa_r+0x6da>
 800b6ca:	459a      	cmp	sl, r3
 800b6cc:	d1f8      	bne.n	800b6c0 <_dtoa_r+0x6c0>
 800b6ce:	9a04      	ldr	r2, [sp, #16]
 800b6d0:	3201      	adds	r2, #1
 800b6d2:	9204      	str	r2, [sp, #16]
 800b6d4:	2230      	movs	r2, #48	@ 0x30
 800b6d6:	f88a 2000 	strb.w	r2, [sl]
 800b6da:	781a      	ldrb	r2, [r3, #0]
 800b6dc:	3201      	adds	r2, #1
 800b6de:	701a      	strb	r2, [r3, #0]
 800b6e0:	e7bd      	b.n	800b65e <_dtoa_r+0x65e>
 800b6e2:	4b7b      	ldr	r3, [pc, #492]	@ (800b8d0 <_dtoa_r+0x8d0>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f7f4 ffaf 	bl	8000648 <__aeabi_dmul>
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4604      	mov	r4, r0
 800b6f0:	460d      	mov	r5, r1
 800b6f2:	f7f5 fa11 	bl	8000b18 <__aeabi_dcmpeq>
 800b6f6:	2800      	cmp	r0, #0
 800b6f8:	f43f aebb 	beq.w	800b472 <_dtoa_r+0x472>
 800b6fc:	e6f0      	b.n	800b4e0 <_dtoa_r+0x4e0>
 800b6fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b700:	2a00      	cmp	r2, #0
 800b702:	f000 80db 	beq.w	800b8bc <_dtoa_r+0x8bc>
 800b706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b708:	2a01      	cmp	r2, #1
 800b70a:	f300 80bf 	bgt.w	800b88c <_dtoa_r+0x88c>
 800b70e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b710:	2a00      	cmp	r2, #0
 800b712:	f000 80b7 	beq.w	800b884 <_dtoa_r+0x884>
 800b716:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b71a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b71c:	4646      	mov	r6, r8
 800b71e:	9a08      	ldr	r2, [sp, #32]
 800b720:	2101      	movs	r1, #1
 800b722:	441a      	add	r2, r3
 800b724:	4658      	mov	r0, fp
 800b726:	4498      	add	r8, r3
 800b728:	9208      	str	r2, [sp, #32]
 800b72a:	f000 fb6b 	bl	800be04 <__i2b>
 800b72e:	4605      	mov	r5, r0
 800b730:	b15e      	cbz	r6, 800b74a <_dtoa_r+0x74a>
 800b732:	9b08      	ldr	r3, [sp, #32]
 800b734:	2b00      	cmp	r3, #0
 800b736:	dd08      	ble.n	800b74a <_dtoa_r+0x74a>
 800b738:	42b3      	cmp	r3, r6
 800b73a:	9a08      	ldr	r2, [sp, #32]
 800b73c:	bfa8      	it	ge
 800b73e:	4633      	movge	r3, r6
 800b740:	eba8 0803 	sub.w	r8, r8, r3
 800b744:	1af6      	subs	r6, r6, r3
 800b746:	1ad3      	subs	r3, r2, r3
 800b748:	9308      	str	r3, [sp, #32]
 800b74a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b74c:	b1f3      	cbz	r3, 800b78c <_dtoa_r+0x78c>
 800b74e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b750:	2b00      	cmp	r3, #0
 800b752:	f000 80b7 	beq.w	800b8c4 <_dtoa_r+0x8c4>
 800b756:	b18c      	cbz	r4, 800b77c <_dtoa_r+0x77c>
 800b758:	4629      	mov	r1, r5
 800b75a:	4622      	mov	r2, r4
 800b75c:	4658      	mov	r0, fp
 800b75e:	f000 fc11 	bl	800bf84 <__pow5mult>
 800b762:	464a      	mov	r2, r9
 800b764:	4601      	mov	r1, r0
 800b766:	4605      	mov	r5, r0
 800b768:	4658      	mov	r0, fp
 800b76a:	f000 fb61 	bl	800be30 <__multiply>
 800b76e:	4649      	mov	r1, r9
 800b770:	9004      	str	r0, [sp, #16]
 800b772:	4658      	mov	r0, fp
 800b774:	f000 fa92 	bl	800bc9c <_Bfree>
 800b778:	9b04      	ldr	r3, [sp, #16]
 800b77a:	4699      	mov	r9, r3
 800b77c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b77e:	1b1a      	subs	r2, r3, r4
 800b780:	d004      	beq.n	800b78c <_dtoa_r+0x78c>
 800b782:	4649      	mov	r1, r9
 800b784:	4658      	mov	r0, fp
 800b786:	f000 fbfd 	bl	800bf84 <__pow5mult>
 800b78a:	4681      	mov	r9, r0
 800b78c:	2101      	movs	r1, #1
 800b78e:	4658      	mov	r0, fp
 800b790:	f000 fb38 	bl	800be04 <__i2b>
 800b794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b796:	4604      	mov	r4, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	f000 81cf 	beq.w	800bb3c <_dtoa_r+0xb3c>
 800b79e:	461a      	mov	r2, r3
 800b7a0:	4601      	mov	r1, r0
 800b7a2:	4658      	mov	r0, fp
 800b7a4:	f000 fbee 	bl	800bf84 <__pow5mult>
 800b7a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	4604      	mov	r4, r0
 800b7ae:	f300 8095 	bgt.w	800b8dc <_dtoa_r+0x8dc>
 800b7b2:	9b02      	ldr	r3, [sp, #8]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	f040 8087 	bne.w	800b8c8 <_dtoa_r+0x8c8>
 800b7ba:	9b03      	ldr	r3, [sp, #12]
 800b7bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	f040 8089 	bne.w	800b8d8 <_dtoa_r+0x8d8>
 800b7c6:	9b03      	ldr	r3, [sp, #12]
 800b7c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7cc:	0d1b      	lsrs	r3, r3, #20
 800b7ce:	051b      	lsls	r3, r3, #20
 800b7d0:	b12b      	cbz	r3, 800b7de <_dtoa_r+0x7de>
 800b7d2:	9b08      	ldr	r3, [sp, #32]
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	9308      	str	r3, [sp, #32]
 800b7d8:	f108 0801 	add.w	r8, r8, #1
 800b7dc:	2301      	movs	r3, #1
 800b7de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	f000 81b0 	beq.w	800bb48 <_dtoa_r+0xb48>
 800b7e8:	6923      	ldr	r3, [r4, #16]
 800b7ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b7ee:	6918      	ldr	r0, [r3, #16]
 800b7f0:	f000 fabc 	bl	800bd6c <__hi0bits>
 800b7f4:	f1c0 0020 	rsb	r0, r0, #32
 800b7f8:	9b08      	ldr	r3, [sp, #32]
 800b7fa:	4418      	add	r0, r3
 800b7fc:	f010 001f 	ands.w	r0, r0, #31
 800b800:	d077      	beq.n	800b8f2 <_dtoa_r+0x8f2>
 800b802:	f1c0 0320 	rsb	r3, r0, #32
 800b806:	2b04      	cmp	r3, #4
 800b808:	dd6b      	ble.n	800b8e2 <_dtoa_r+0x8e2>
 800b80a:	9b08      	ldr	r3, [sp, #32]
 800b80c:	f1c0 001c 	rsb	r0, r0, #28
 800b810:	4403      	add	r3, r0
 800b812:	4480      	add	r8, r0
 800b814:	4406      	add	r6, r0
 800b816:	9308      	str	r3, [sp, #32]
 800b818:	f1b8 0f00 	cmp.w	r8, #0
 800b81c:	dd05      	ble.n	800b82a <_dtoa_r+0x82a>
 800b81e:	4649      	mov	r1, r9
 800b820:	4642      	mov	r2, r8
 800b822:	4658      	mov	r0, fp
 800b824:	f000 fc08 	bl	800c038 <__lshift>
 800b828:	4681      	mov	r9, r0
 800b82a:	9b08      	ldr	r3, [sp, #32]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	dd05      	ble.n	800b83c <_dtoa_r+0x83c>
 800b830:	4621      	mov	r1, r4
 800b832:	461a      	mov	r2, r3
 800b834:	4658      	mov	r0, fp
 800b836:	f000 fbff 	bl	800c038 <__lshift>
 800b83a:	4604      	mov	r4, r0
 800b83c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d059      	beq.n	800b8f6 <_dtoa_r+0x8f6>
 800b842:	4621      	mov	r1, r4
 800b844:	4648      	mov	r0, r9
 800b846:	f000 fc63 	bl	800c110 <__mcmp>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	da53      	bge.n	800b8f6 <_dtoa_r+0x8f6>
 800b84e:	1e7b      	subs	r3, r7, #1
 800b850:	9304      	str	r3, [sp, #16]
 800b852:	4649      	mov	r1, r9
 800b854:	2300      	movs	r3, #0
 800b856:	220a      	movs	r2, #10
 800b858:	4658      	mov	r0, fp
 800b85a:	f000 fa41 	bl	800bce0 <__multadd>
 800b85e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b860:	4681      	mov	r9, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	f000 8172 	beq.w	800bb4c <_dtoa_r+0xb4c>
 800b868:	2300      	movs	r3, #0
 800b86a:	4629      	mov	r1, r5
 800b86c:	220a      	movs	r2, #10
 800b86e:	4658      	mov	r0, fp
 800b870:	f000 fa36 	bl	800bce0 <__multadd>
 800b874:	9b00      	ldr	r3, [sp, #0]
 800b876:	2b00      	cmp	r3, #0
 800b878:	4605      	mov	r5, r0
 800b87a:	dc67      	bgt.n	800b94c <_dtoa_r+0x94c>
 800b87c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b87e:	2b02      	cmp	r3, #2
 800b880:	dc41      	bgt.n	800b906 <_dtoa_r+0x906>
 800b882:	e063      	b.n	800b94c <_dtoa_r+0x94c>
 800b884:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b886:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b88a:	e746      	b.n	800b71a <_dtoa_r+0x71a>
 800b88c:	9b07      	ldr	r3, [sp, #28]
 800b88e:	1e5c      	subs	r4, r3, #1
 800b890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b892:	42a3      	cmp	r3, r4
 800b894:	bfbf      	itttt	lt
 800b896:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b898:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b89a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b89c:	1ae3      	sublt	r3, r4, r3
 800b89e:	bfb4      	ite	lt
 800b8a0:	18d2      	addlt	r2, r2, r3
 800b8a2:	1b1c      	subge	r4, r3, r4
 800b8a4:	9b07      	ldr	r3, [sp, #28]
 800b8a6:	bfbc      	itt	lt
 800b8a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b8aa:	2400      	movlt	r4, #0
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	bfb5      	itete	lt
 800b8b0:	eba8 0603 	sublt.w	r6, r8, r3
 800b8b4:	9b07      	ldrge	r3, [sp, #28]
 800b8b6:	2300      	movlt	r3, #0
 800b8b8:	4646      	movge	r6, r8
 800b8ba:	e730      	b.n	800b71e <_dtoa_r+0x71e>
 800b8bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b8be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b8c0:	4646      	mov	r6, r8
 800b8c2:	e735      	b.n	800b730 <_dtoa_r+0x730>
 800b8c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8c6:	e75c      	b.n	800b782 <_dtoa_r+0x782>
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	e788      	b.n	800b7de <_dtoa_r+0x7de>
 800b8cc:	3fe00000 	.word	0x3fe00000
 800b8d0:	40240000 	.word	0x40240000
 800b8d4:	40140000 	.word	0x40140000
 800b8d8:	9b02      	ldr	r3, [sp, #8]
 800b8da:	e780      	b.n	800b7de <_dtoa_r+0x7de>
 800b8dc:	2300      	movs	r3, #0
 800b8de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8e0:	e782      	b.n	800b7e8 <_dtoa_r+0x7e8>
 800b8e2:	d099      	beq.n	800b818 <_dtoa_r+0x818>
 800b8e4:	9a08      	ldr	r2, [sp, #32]
 800b8e6:	331c      	adds	r3, #28
 800b8e8:	441a      	add	r2, r3
 800b8ea:	4498      	add	r8, r3
 800b8ec:	441e      	add	r6, r3
 800b8ee:	9208      	str	r2, [sp, #32]
 800b8f0:	e792      	b.n	800b818 <_dtoa_r+0x818>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	e7f6      	b.n	800b8e4 <_dtoa_r+0x8e4>
 800b8f6:	9b07      	ldr	r3, [sp, #28]
 800b8f8:	9704      	str	r7, [sp, #16]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	dc20      	bgt.n	800b940 <_dtoa_r+0x940>
 800b8fe:	9300      	str	r3, [sp, #0]
 800b900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b902:	2b02      	cmp	r3, #2
 800b904:	dd1e      	ble.n	800b944 <_dtoa_r+0x944>
 800b906:	9b00      	ldr	r3, [sp, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f47f aec0 	bne.w	800b68e <_dtoa_r+0x68e>
 800b90e:	4621      	mov	r1, r4
 800b910:	2205      	movs	r2, #5
 800b912:	4658      	mov	r0, fp
 800b914:	f000 f9e4 	bl	800bce0 <__multadd>
 800b918:	4601      	mov	r1, r0
 800b91a:	4604      	mov	r4, r0
 800b91c:	4648      	mov	r0, r9
 800b91e:	f000 fbf7 	bl	800c110 <__mcmp>
 800b922:	2800      	cmp	r0, #0
 800b924:	f77f aeb3 	ble.w	800b68e <_dtoa_r+0x68e>
 800b928:	4656      	mov	r6, sl
 800b92a:	2331      	movs	r3, #49	@ 0x31
 800b92c:	f806 3b01 	strb.w	r3, [r6], #1
 800b930:	9b04      	ldr	r3, [sp, #16]
 800b932:	3301      	adds	r3, #1
 800b934:	9304      	str	r3, [sp, #16]
 800b936:	e6ae      	b.n	800b696 <_dtoa_r+0x696>
 800b938:	9c07      	ldr	r4, [sp, #28]
 800b93a:	9704      	str	r7, [sp, #16]
 800b93c:	4625      	mov	r5, r4
 800b93e:	e7f3      	b.n	800b928 <_dtoa_r+0x928>
 800b940:	9b07      	ldr	r3, [sp, #28]
 800b942:	9300      	str	r3, [sp, #0]
 800b944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b946:	2b00      	cmp	r3, #0
 800b948:	f000 8104 	beq.w	800bb54 <_dtoa_r+0xb54>
 800b94c:	2e00      	cmp	r6, #0
 800b94e:	dd05      	ble.n	800b95c <_dtoa_r+0x95c>
 800b950:	4629      	mov	r1, r5
 800b952:	4632      	mov	r2, r6
 800b954:	4658      	mov	r0, fp
 800b956:	f000 fb6f 	bl	800c038 <__lshift>
 800b95a:	4605      	mov	r5, r0
 800b95c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d05a      	beq.n	800ba18 <_dtoa_r+0xa18>
 800b962:	6869      	ldr	r1, [r5, #4]
 800b964:	4658      	mov	r0, fp
 800b966:	f000 f959 	bl	800bc1c <_Balloc>
 800b96a:	4606      	mov	r6, r0
 800b96c:	b928      	cbnz	r0, 800b97a <_dtoa_r+0x97a>
 800b96e:	4b84      	ldr	r3, [pc, #528]	@ (800bb80 <_dtoa_r+0xb80>)
 800b970:	4602      	mov	r2, r0
 800b972:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b976:	f7ff bb5a 	b.w	800b02e <_dtoa_r+0x2e>
 800b97a:	692a      	ldr	r2, [r5, #16]
 800b97c:	3202      	adds	r2, #2
 800b97e:	0092      	lsls	r2, r2, #2
 800b980:	f105 010c 	add.w	r1, r5, #12
 800b984:	300c      	adds	r0, #12
 800b986:	f000 fee9 	bl	800c75c <memcpy>
 800b98a:	2201      	movs	r2, #1
 800b98c:	4631      	mov	r1, r6
 800b98e:	4658      	mov	r0, fp
 800b990:	f000 fb52 	bl	800c038 <__lshift>
 800b994:	f10a 0301 	add.w	r3, sl, #1
 800b998:	9307      	str	r3, [sp, #28]
 800b99a:	9b00      	ldr	r3, [sp, #0]
 800b99c:	4453      	add	r3, sl
 800b99e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9a0:	9b02      	ldr	r3, [sp, #8]
 800b9a2:	f003 0301 	and.w	r3, r3, #1
 800b9a6:	462f      	mov	r7, r5
 800b9a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9aa:	4605      	mov	r5, r0
 800b9ac:	9b07      	ldr	r3, [sp, #28]
 800b9ae:	4621      	mov	r1, r4
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	4648      	mov	r0, r9
 800b9b4:	9300      	str	r3, [sp, #0]
 800b9b6:	f7ff fa9a 	bl	800aeee <quorem>
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	9002      	str	r0, [sp, #8]
 800b9be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b9c2:	4648      	mov	r0, r9
 800b9c4:	f000 fba4 	bl	800c110 <__mcmp>
 800b9c8:	462a      	mov	r2, r5
 800b9ca:	9008      	str	r0, [sp, #32]
 800b9cc:	4621      	mov	r1, r4
 800b9ce:	4658      	mov	r0, fp
 800b9d0:	f000 fbba 	bl	800c148 <__mdiff>
 800b9d4:	68c2      	ldr	r2, [r0, #12]
 800b9d6:	4606      	mov	r6, r0
 800b9d8:	bb02      	cbnz	r2, 800ba1c <_dtoa_r+0xa1c>
 800b9da:	4601      	mov	r1, r0
 800b9dc:	4648      	mov	r0, r9
 800b9de:	f000 fb97 	bl	800c110 <__mcmp>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4658      	mov	r0, fp
 800b9e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b9ea:	f000 f957 	bl	800bc9c <_Bfree>
 800b9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f2:	9e07      	ldr	r6, [sp, #28]
 800b9f4:	ea43 0102 	orr.w	r1, r3, r2
 800b9f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9fa:	4319      	orrs	r1, r3
 800b9fc:	d110      	bne.n	800ba20 <_dtoa_r+0xa20>
 800b9fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba02:	d029      	beq.n	800ba58 <_dtoa_r+0xa58>
 800ba04:	9b08      	ldr	r3, [sp, #32]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	dd02      	ble.n	800ba10 <_dtoa_r+0xa10>
 800ba0a:	9b02      	ldr	r3, [sp, #8]
 800ba0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ba10:	9b00      	ldr	r3, [sp, #0]
 800ba12:	f883 8000 	strb.w	r8, [r3]
 800ba16:	e63f      	b.n	800b698 <_dtoa_r+0x698>
 800ba18:	4628      	mov	r0, r5
 800ba1a:	e7bb      	b.n	800b994 <_dtoa_r+0x994>
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	e7e1      	b.n	800b9e4 <_dtoa_r+0x9e4>
 800ba20:	9b08      	ldr	r3, [sp, #32]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	db04      	blt.n	800ba30 <_dtoa_r+0xa30>
 800ba26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba28:	430b      	orrs	r3, r1
 800ba2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba2c:	430b      	orrs	r3, r1
 800ba2e:	d120      	bne.n	800ba72 <_dtoa_r+0xa72>
 800ba30:	2a00      	cmp	r2, #0
 800ba32:	dded      	ble.n	800ba10 <_dtoa_r+0xa10>
 800ba34:	4649      	mov	r1, r9
 800ba36:	2201      	movs	r2, #1
 800ba38:	4658      	mov	r0, fp
 800ba3a:	f000 fafd 	bl	800c038 <__lshift>
 800ba3e:	4621      	mov	r1, r4
 800ba40:	4681      	mov	r9, r0
 800ba42:	f000 fb65 	bl	800c110 <__mcmp>
 800ba46:	2800      	cmp	r0, #0
 800ba48:	dc03      	bgt.n	800ba52 <_dtoa_r+0xa52>
 800ba4a:	d1e1      	bne.n	800ba10 <_dtoa_r+0xa10>
 800ba4c:	f018 0f01 	tst.w	r8, #1
 800ba50:	d0de      	beq.n	800ba10 <_dtoa_r+0xa10>
 800ba52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba56:	d1d8      	bne.n	800ba0a <_dtoa_r+0xa0a>
 800ba58:	9a00      	ldr	r2, [sp, #0]
 800ba5a:	2339      	movs	r3, #57	@ 0x39
 800ba5c:	7013      	strb	r3, [r2, #0]
 800ba5e:	4633      	mov	r3, r6
 800ba60:	461e      	mov	r6, r3
 800ba62:	3b01      	subs	r3, #1
 800ba64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba68:	2a39      	cmp	r2, #57	@ 0x39
 800ba6a:	d052      	beq.n	800bb12 <_dtoa_r+0xb12>
 800ba6c:	3201      	adds	r2, #1
 800ba6e:	701a      	strb	r2, [r3, #0]
 800ba70:	e612      	b.n	800b698 <_dtoa_r+0x698>
 800ba72:	2a00      	cmp	r2, #0
 800ba74:	dd07      	ble.n	800ba86 <_dtoa_r+0xa86>
 800ba76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ba7a:	d0ed      	beq.n	800ba58 <_dtoa_r+0xa58>
 800ba7c:	9a00      	ldr	r2, [sp, #0]
 800ba7e:	f108 0301 	add.w	r3, r8, #1
 800ba82:	7013      	strb	r3, [r2, #0]
 800ba84:	e608      	b.n	800b698 <_dtoa_r+0x698>
 800ba86:	9b07      	ldr	r3, [sp, #28]
 800ba88:	9a07      	ldr	r2, [sp, #28]
 800ba8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ba8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d028      	beq.n	800bae6 <_dtoa_r+0xae6>
 800ba94:	4649      	mov	r1, r9
 800ba96:	2300      	movs	r3, #0
 800ba98:	220a      	movs	r2, #10
 800ba9a:	4658      	mov	r0, fp
 800ba9c:	f000 f920 	bl	800bce0 <__multadd>
 800baa0:	42af      	cmp	r7, r5
 800baa2:	4681      	mov	r9, r0
 800baa4:	f04f 0300 	mov.w	r3, #0
 800baa8:	f04f 020a 	mov.w	r2, #10
 800baac:	4639      	mov	r1, r7
 800baae:	4658      	mov	r0, fp
 800bab0:	d107      	bne.n	800bac2 <_dtoa_r+0xac2>
 800bab2:	f000 f915 	bl	800bce0 <__multadd>
 800bab6:	4607      	mov	r7, r0
 800bab8:	4605      	mov	r5, r0
 800baba:	9b07      	ldr	r3, [sp, #28]
 800babc:	3301      	adds	r3, #1
 800babe:	9307      	str	r3, [sp, #28]
 800bac0:	e774      	b.n	800b9ac <_dtoa_r+0x9ac>
 800bac2:	f000 f90d 	bl	800bce0 <__multadd>
 800bac6:	4629      	mov	r1, r5
 800bac8:	4607      	mov	r7, r0
 800baca:	2300      	movs	r3, #0
 800bacc:	220a      	movs	r2, #10
 800bace:	4658      	mov	r0, fp
 800bad0:	f000 f906 	bl	800bce0 <__multadd>
 800bad4:	4605      	mov	r5, r0
 800bad6:	e7f0      	b.n	800baba <_dtoa_r+0xaba>
 800bad8:	9b00      	ldr	r3, [sp, #0]
 800bada:	2b00      	cmp	r3, #0
 800badc:	bfcc      	ite	gt
 800bade:	461e      	movgt	r6, r3
 800bae0:	2601      	movle	r6, #1
 800bae2:	4456      	add	r6, sl
 800bae4:	2700      	movs	r7, #0
 800bae6:	4649      	mov	r1, r9
 800bae8:	2201      	movs	r2, #1
 800baea:	4658      	mov	r0, fp
 800baec:	f000 faa4 	bl	800c038 <__lshift>
 800baf0:	4621      	mov	r1, r4
 800baf2:	4681      	mov	r9, r0
 800baf4:	f000 fb0c 	bl	800c110 <__mcmp>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	dcb0      	bgt.n	800ba5e <_dtoa_r+0xa5e>
 800bafc:	d102      	bne.n	800bb04 <_dtoa_r+0xb04>
 800bafe:	f018 0f01 	tst.w	r8, #1
 800bb02:	d1ac      	bne.n	800ba5e <_dtoa_r+0xa5e>
 800bb04:	4633      	mov	r3, r6
 800bb06:	461e      	mov	r6, r3
 800bb08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb0c:	2a30      	cmp	r2, #48	@ 0x30
 800bb0e:	d0fa      	beq.n	800bb06 <_dtoa_r+0xb06>
 800bb10:	e5c2      	b.n	800b698 <_dtoa_r+0x698>
 800bb12:	459a      	cmp	sl, r3
 800bb14:	d1a4      	bne.n	800ba60 <_dtoa_r+0xa60>
 800bb16:	9b04      	ldr	r3, [sp, #16]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	9304      	str	r3, [sp, #16]
 800bb1c:	2331      	movs	r3, #49	@ 0x31
 800bb1e:	f88a 3000 	strb.w	r3, [sl]
 800bb22:	e5b9      	b.n	800b698 <_dtoa_r+0x698>
 800bb24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bb26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bb84 <_dtoa_r+0xb84>
 800bb2a:	b11b      	cbz	r3, 800bb34 <_dtoa_r+0xb34>
 800bb2c:	f10a 0308 	add.w	r3, sl, #8
 800bb30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bb32:	6013      	str	r3, [r2, #0]
 800bb34:	4650      	mov	r0, sl
 800bb36:	b019      	add	sp, #100	@ 0x64
 800bb38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	f77f ae37 	ble.w	800b7b2 <_dtoa_r+0x7b2>
 800bb44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb46:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb48:	2001      	movs	r0, #1
 800bb4a:	e655      	b.n	800b7f8 <_dtoa_r+0x7f8>
 800bb4c:	9b00      	ldr	r3, [sp, #0]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	f77f aed6 	ble.w	800b900 <_dtoa_r+0x900>
 800bb54:	4656      	mov	r6, sl
 800bb56:	4621      	mov	r1, r4
 800bb58:	4648      	mov	r0, r9
 800bb5a:	f7ff f9c8 	bl	800aeee <quorem>
 800bb5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bb62:	f806 8b01 	strb.w	r8, [r6], #1
 800bb66:	9b00      	ldr	r3, [sp, #0]
 800bb68:	eba6 020a 	sub.w	r2, r6, sl
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	ddb3      	ble.n	800bad8 <_dtoa_r+0xad8>
 800bb70:	4649      	mov	r1, r9
 800bb72:	2300      	movs	r3, #0
 800bb74:	220a      	movs	r2, #10
 800bb76:	4658      	mov	r0, fp
 800bb78:	f000 f8b2 	bl	800bce0 <__multadd>
 800bb7c:	4681      	mov	r9, r0
 800bb7e:	e7ea      	b.n	800bb56 <_dtoa_r+0xb56>
 800bb80:	0800e2c4 	.word	0x0800e2c4
 800bb84:	0800e248 	.word	0x0800e248

0800bb88 <_free_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4605      	mov	r5, r0
 800bb8c:	2900      	cmp	r1, #0
 800bb8e:	d041      	beq.n	800bc14 <_free_r+0x8c>
 800bb90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb94:	1f0c      	subs	r4, r1, #4
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	18e4      	addlt	r4, r4, r3
 800bb9c:	f7fe fb8e 	bl	800a2bc <__malloc_lock>
 800bba0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc18 <_free_r+0x90>)
 800bba2:	6813      	ldr	r3, [r2, #0]
 800bba4:	b933      	cbnz	r3, 800bbb4 <_free_r+0x2c>
 800bba6:	6063      	str	r3, [r4, #4]
 800bba8:	6014      	str	r4, [r2, #0]
 800bbaa:	4628      	mov	r0, r5
 800bbac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbb0:	f7fe bb8a 	b.w	800a2c8 <__malloc_unlock>
 800bbb4:	42a3      	cmp	r3, r4
 800bbb6:	d908      	bls.n	800bbca <_free_r+0x42>
 800bbb8:	6820      	ldr	r0, [r4, #0]
 800bbba:	1821      	adds	r1, r4, r0
 800bbbc:	428b      	cmp	r3, r1
 800bbbe:	bf01      	itttt	eq
 800bbc0:	6819      	ldreq	r1, [r3, #0]
 800bbc2:	685b      	ldreq	r3, [r3, #4]
 800bbc4:	1809      	addeq	r1, r1, r0
 800bbc6:	6021      	streq	r1, [r4, #0]
 800bbc8:	e7ed      	b.n	800bba6 <_free_r+0x1e>
 800bbca:	461a      	mov	r2, r3
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	b10b      	cbz	r3, 800bbd4 <_free_r+0x4c>
 800bbd0:	42a3      	cmp	r3, r4
 800bbd2:	d9fa      	bls.n	800bbca <_free_r+0x42>
 800bbd4:	6811      	ldr	r1, [r2, #0]
 800bbd6:	1850      	adds	r0, r2, r1
 800bbd8:	42a0      	cmp	r0, r4
 800bbda:	d10b      	bne.n	800bbf4 <_free_r+0x6c>
 800bbdc:	6820      	ldr	r0, [r4, #0]
 800bbde:	4401      	add	r1, r0
 800bbe0:	1850      	adds	r0, r2, r1
 800bbe2:	4283      	cmp	r3, r0
 800bbe4:	6011      	str	r1, [r2, #0]
 800bbe6:	d1e0      	bne.n	800bbaa <_free_r+0x22>
 800bbe8:	6818      	ldr	r0, [r3, #0]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	6053      	str	r3, [r2, #4]
 800bbee:	4408      	add	r0, r1
 800bbf0:	6010      	str	r0, [r2, #0]
 800bbf2:	e7da      	b.n	800bbaa <_free_r+0x22>
 800bbf4:	d902      	bls.n	800bbfc <_free_r+0x74>
 800bbf6:	230c      	movs	r3, #12
 800bbf8:	602b      	str	r3, [r5, #0]
 800bbfa:	e7d6      	b.n	800bbaa <_free_r+0x22>
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	1821      	adds	r1, r4, r0
 800bc00:	428b      	cmp	r3, r1
 800bc02:	bf04      	itt	eq
 800bc04:	6819      	ldreq	r1, [r3, #0]
 800bc06:	685b      	ldreq	r3, [r3, #4]
 800bc08:	6063      	str	r3, [r4, #4]
 800bc0a:	bf04      	itt	eq
 800bc0c:	1809      	addeq	r1, r1, r0
 800bc0e:	6021      	streq	r1, [r4, #0]
 800bc10:	6054      	str	r4, [r2, #4]
 800bc12:	e7ca      	b.n	800bbaa <_free_r+0x22>
 800bc14:	bd38      	pop	{r3, r4, r5, pc}
 800bc16:	bf00      	nop
 800bc18:	200006e4 	.word	0x200006e4

0800bc1c <_Balloc>:
 800bc1c:	b570      	push	{r4, r5, r6, lr}
 800bc1e:	69c6      	ldr	r6, [r0, #28]
 800bc20:	4604      	mov	r4, r0
 800bc22:	460d      	mov	r5, r1
 800bc24:	b976      	cbnz	r6, 800bc44 <_Balloc+0x28>
 800bc26:	2010      	movs	r0, #16
 800bc28:	f7fe fa96 	bl	800a158 <malloc>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	61e0      	str	r0, [r4, #28]
 800bc30:	b920      	cbnz	r0, 800bc3c <_Balloc+0x20>
 800bc32:	4b18      	ldr	r3, [pc, #96]	@ (800bc94 <_Balloc+0x78>)
 800bc34:	4818      	ldr	r0, [pc, #96]	@ (800bc98 <_Balloc+0x7c>)
 800bc36:	216b      	movs	r1, #107	@ 0x6b
 800bc38:	f000 fd9e 	bl	800c778 <__assert_func>
 800bc3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc40:	6006      	str	r6, [r0, #0]
 800bc42:	60c6      	str	r6, [r0, #12]
 800bc44:	69e6      	ldr	r6, [r4, #28]
 800bc46:	68f3      	ldr	r3, [r6, #12]
 800bc48:	b183      	cbz	r3, 800bc6c <_Balloc+0x50>
 800bc4a:	69e3      	ldr	r3, [r4, #28]
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc52:	b9b8      	cbnz	r0, 800bc84 <_Balloc+0x68>
 800bc54:	2101      	movs	r1, #1
 800bc56:	fa01 f605 	lsl.w	r6, r1, r5
 800bc5a:	1d72      	adds	r2, r6, #5
 800bc5c:	0092      	lsls	r2, r2, #2
 800bc5e:	4620      	mov	r0, r4
 800bc60:	f000 fda8 	bl	800c7b4 <_calloc_r>
 800bc64:	b160      	cbz	r0, 800bc80 <_Balloc+0x64>
 800bc66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc6a:	e00e      	b.n	800bc8a <_Balloc+0x6e>
 800bc6c:	2221      	movs	r2, #33	@ 0x21
 800bc6e:	2104      	movs	r1, #4
 800bc70:	4620      	mov	r0, r4
 800bc72:	f000 fd9f 	bl	800c7b4 <_calloc_r>
 800bc76:	69e3      	ldr	r3, [r4, #28]
 800bc78:	60f0      	str	r0, [r6, #12]
 800bc7a:	68db      	ldr	r3, [r3, #12]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d1e4      	bne.n	800bc4a <_Balloc+0x2e>
 800bc80:	2000      	movs	r0, #0
 800bc82:	bd70      	pop	{r4, r5, r6, pc}
 800bc84:	6802      	ldr	r2, [r0, #0]
 800bc86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc90:	e7f7      	b.n	800bc82 <_Balloc+0x66>
 800bc92:	bf00      	nop
 800bc94:	0800e255 	.word	0x0800e255
 800bc98:	0800e2d5 	.word	0x0800e2d5

0800bc9c <_Bfree>:
 800bc9c:	b570      	push	{r4, r5, r6, lr}
 800bc9e:	69c6      	ldr	r6, [r0, #28]
 800bca0:	4605      	mov	r5, r0
 800bca2:	460c      	mov	r4, r1
 800bca4:	b976      	cbnz	r6, 800bcc4 <_Bfree+0x28>
 800bca6:	2010      	movs	r0, #16
 800bca8:	f7fe fa56 	bl	800a158 <malloc>
 800bcac:	4602      	mov	r2, r0
 800bcae:	61e8      	str	r0, [r5, #28]
 800bcb0:	b920      	cbnz	r0, 800bcbc <_Bfree+0x20>
 800bcb2:	4b09      	ldr	r3, [pc, #36]	@ (800bcd8 <_Bfree+0x3c>)
 800bcb4:	4809      	ldr	r0, [pc, #36]	@ (800bcdc <_Bfree+0x40>)
 800bcb6:	218f      	movs	r1, #143	@ 0x8f
 800bcb8:	f000 fd5e 	bl	800c778 <__assert_func>
 800bcbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcc0:	6006      	str	r6, [r0, #0]
 800bcc2:	60c6      	str	r6, [r0, #12]
 800bcc4:	b13c      	cbz	r4, 800bcd6 <_Bfree+0x3a>
 800bcc6:	69eb      	ldr	r3, [r5, #28]
 800bcc8:	6862      	ldr	r2, [r4, #4]
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bcd0:	6021      	str	r1, [r4, #0]
 800bcd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bcd6:	bd70      	pop	{r4, r5, r6, pc}
 800bcd8:	0800e255 	.word	0x0800e255
 800bcdc:	0800e2d5 	.word	0x0800e2d5

0800bce0 <__multadd>:
 800bce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bce4:	690d      	ldr	r5, [r1, #16]
 800bce6:	4607      	mov	r7, r0
 800bce8:	460c      	mov	r4, r1
 800bcea:	461e      	mov	r6, r3
 800bcec:	f101 0c14 	add.w	ip, r1, #20
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	f8dc 3000 	ldr.w	r3, [ip]
 800bcf6:	b299      	uxth	r1, r3
 800bcf8:	fb02 6101 	mla	r1, r2, r1, r6
 800bcfc:	0c1e      	lsrs	r6, r3, #16
 800bcfe:	0c0b      	lsrs	r3, r1, #16
 800bd00:	fb02 3306 	mla	r3, r2, r6, r3
 800bd04:	b289      	uxth	r1, r1
 800bd06:	3001      	adds	r0, #1
 800bd08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd0c:	4285      	cmp	r5, r0
 800bd0e:	f84c 1b04 	str.w	r1, [ip], #4
 800bd12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd16:	dcec      	bgt.n	800bcf2 <__multadd+0x12>
 800bd18:	b30e      	cbz	r6, 800bd5e <__multadd+0x7e>
 800bd1a:	68a3      	ldr	r3, [r4, #8]
 800bd1c:	42ab      	cmp	r3, r5
 800bd1e:	dc19      	bgt.n	800bd54 <__multadd+0x74>
 800bd20:	6861      	ldr	r1, [r4, #4]
 800bd22:	4638      	mov	r0, r7
 800bd24:	3101      	adds	r1, #1
 800bd26:	f7ff ff79 	bl	800bc1c <_Balloc>
 800bd2a:	4680      	mov	r8, r0
 800bd2c:	b928      	cbnz	r0, 800bd3a <__multadd+0x5a>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	4b0c      	ldr	r3, [pc, #48]	@ (800bd64 <__multadd+0x84>)
 800bd32:	480d      	ldr	r0, [pc, #52]	@ (800bd68 <__multadd+0x88>)
 800bd34:	21ba      	movs	r1, #186	@ 0xba
 800bd36:	f000 fd1f 	bl	800c778 <__assert_func>
 800bd3a:	6922      	ldr	r2, [r4, #16]
 800bd3c:	3202      	adds	r2, #2
 800bd3e:	f104 010c 	add.w	r1, r4, #12
 800bd42:	0092      	lsls	r2, r2, #2
 800bd44:	300c      	adds	r0, #12
 800bd46:	f000 fd09 	bl	800c75c <memcpy>
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	4638      	mov	r0, r7
 800bd4e:	f7ff ffa5 	bl	800bc9c <_Bfree>
 800bd52:	4644      	mov	r4, r8
 800bd54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd58:	3501      	adds	r5, #1
 800bd5a:	615e      	str	r6, [r3, #20]
 800bd5c:	6125      	str	r5, [r4, #16]
 800bd5e:	4620      	mov	r0, r4
 800bd60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd64:	0800e2c4 	.word	0x0800e2c4
 800bd68:	0800e2d5 	.word	0x0800e2d5

0800bd6c <__hi0bits>:
 800bd6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bd70:	4603      	mov	r3, r0
 800bd72:	bf36      	itet	cc
 800bd74:	0403      	lslcc	r3, r0, #16
 800bd76:	2000      	movcs	r0, #0
 800bd78:	2010      	movcc	r0, #16
 800bd7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bd7e:	bf3c      	itt	cc
 800bd80:	021b      	lslcc	r3, r3, #8
 800bd82:	3008      	addcc	r0, #8
 800bd84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd88:	bf3c      	itt	cc
 800bd8a:	011b      	lslcc	r3, r3, #4
 800bd8c:	3004      	addcc	r0, #4
 800bd8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd92:	bf3c      	itt	cc
 800bd94:	009b      	lslcc	r3, r3, #2
 800bd96:	3002      	addcc	r0, #2
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	db05      	blt.n	800bda8 <__hi0bits+0x3c>
 800bd9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bda0:	f100 0001 	add.w	r0, r0, #1
 800bda4:	bf08      	it	eq
 800bda6:	2020      	moveq	r0, #32
 800bda8:	4770      	bx	lr

0800bdaa <__lo0bits>:
 800bdaa:	6803      	ldr	r3, [r0, #0]
 800bdac:	4602      	mov	r2, r0
 800bdae:	f013 0007 	ands.w	r0, r3, #7
 800bdb2:	d00b      	beq.n	800bdcc <__lo0bits+0x22>
 800bdb4:	07d9      	lsls	r1, r3, #31
 800bdb6:	d421      	bmi.n	800bdfc <__lo0bits+0x52>
 800bdb8:	0798      	lsls	r0, r3, #30
 800bdba:	bf49      	itett	mi
 800bdbc:	085b      	lsrmi	r3, r3, #1
 800bdbe:	089b      	lsrpl	r3, r3, #2
 800bdc0:	2001      	movmi	r0, #1
 800bdc2:	6013      	strmi	r3, [r2, #0]
 800bdc4:	bf5c      	itt	pl
 800bdc6:	6013      	strpl	r3, [r2, #0]
 800bdc8:	2002      	movpl	r0, #2
 800bdca:	4770      	bx	lr
 800bdcc:	b299      	uxth	r1, r3
 800bdce:	b909      	cbnz	r1, 800bdd4 <__lo0bits+0x2a>
 800bdd0:	0c1b      	lsrs	r3, r3, #16
 800bdd2:	2010      	movs	r0, #16
 800bdd4:	b2d9      	uxtb	r1, r3
 800bdd6:	b909      	cbnz	r1, 800bddc <__lo0bits+0x32>
 800bdd8:	3008      	adds	r0, #8
 800bdda:	0a1b      	lsrs	r3, r3, #8
 800bddc:	0719      	lsls	r1, r3, #28
 800bdde:	bf04      	itt	eq
 800bde0:	091b      	lsreq	r3, r3, #4
 800bde2:	3004      	addeq	r0, #4
 800bde4:	0799      	lsls	r1, r3, #30
 800bde6:	bf04      	itt	eq
 800bde8:	089b      	lsreq	r3, r3, #2
 800bdea:	3002      	addeq	r0, #2
 800bdec:	07d9      	lsls	r1, r3, #31
 800bdee:	d403      	bmi.n	800bdf8 <__lo0bits+0x4e>
 800bdf0:	085b      	lsrs	r3, r3, #1
 800bdf2:	f100 0001 	add.w	r0, r0, #1
 800bdf6:	d003      	beq.n	800be00 <__lo0bits+0x56>
 800bdf8:	6013      	str	r3, [r2, #0]
 800bdfa:	4770      	bx	lr
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	4770      	bx	lr
 800be00:	2020      	movs	r0, #32
 800be02:	4770      	bx	lr

0800be04 <__i2b>:
 800be04:	b510      	push	{r4, lr}
 800be06:	460c      	mov	r4, r1
 800be08:	2101      	movs	r1, #1
 800be0a:	f7ff ff07 	bl	800bc1c <_Balloc>
 800be0e:	4602      	mov	r2, r0
 800be10:	b928      	cbnz	r0, 800be1e <__i2b+0x1a>
 800be12:	4b05      	ldr	r3, [pc, #20]	@ (800be28 <__i2b+0x24>)
 800be14:	4805      	ldr	r0, [pc, #20]	@ (800be2c <__i2b+0x28>)
 800be16:	f240 1145 	movw	r1, #325	@ 0x145
 800be1a:	f000 fcad 	bl	800c778 <__assert_func>
 800be1e:	2301      	movs	r3, #1
 800be20:	6144      	str	r4, [r0, #20]
 800be22:	6103      	str	r3, [r0, #16]
 800be24:	bd10      	pop	{r4, pc}
 800be26:	bf00      	nop
 800be28:	0800e2c4 	.word	0x0800e2c4
 800be2c:	0800e2d5 	.word	0x0800e2d5

0800be30 <__multiply>:
 800be30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be34:	4614      	mov	r4, r2
 800be36:	690a      	ldr	r2, [r1, #16]
 800be38:	6923      	ldr	r3, [r4, #16]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	bfa8      	it	ge
 800be3e:	4623      	movge	r3, r4
 800be40:	460f      	mov	r7, r1
 800be42:	bfa4      	itt	ge
 800be44:	460c      	movge	r4, r1
 800be46:	461f      	movge	r7, r3
 800be48:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800be4c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800be50:	68a3      	ldr	r3, [r4, #8]
 800be52:	6861      	ldr	r1, [r4, #4]
 800be54:	eb0a 0609 	add.w	r6, sl, r9
 800be58:	42b3      	cmp	r3, r6
 800be5a:	b085      	sub	sp, #20
 800be5c:	bfb8      	it	lt
 800be5e:	3101      	addlt	r1, #1
 800be60:	f7ff fedc 	bl	800bc1c <_Balloc>
 800be64:	b930      	cbnz	r0, 800be74 <__multiply+0x44>
 800be66:	4602      	mov	r2, r0
 800be68:	4b44      	ldr	r3, [pc, #272]	@ (800bf7c <__multiply+0x14c>)
 800be6a:	4845      	ldr	r0, [pc, #276]	@ (800bf80 <__multiply+0x150>)
 800be6c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800be70:	f000 fc82 	bl	800c778 <__assert_func>
 800be74:	f100 0514 	add.w	r5, r0, #20
 800be78:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800be7c:	462b      	mov	r3, r5
 800be7e:	2200      	movs	r2, #0
 800be80:	4543      	cmp	r3, r8
 800be82:	d321      	bcc.n	800bec8 <__multiply+0x98>
 800be84:	f107 0114 	add.w	r1, r7, #20
 800be88:	f104 0214 	add.w	r2, r4, #20
 800be8c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800be90:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800be94:	9302      	str	r3, [sp, #8]
 800be96:	1b13      	subs	r3, r2, r4
 800be98:	3b15      	subs	r3, #21
 800be9a:	f023 0303 	bic.w	r3, r3, #3
 800be9e:	3304      	adds	r3, #4
 800bea0:	f104 0715 	add.w	r7, r4, #21
 800bea4:	42ba      	cmp	r2, r7
 800bea6:	bf38      	it	cc
 800bea8:	2304      	movcc	r3, #4
 800beaa:	9301      	str	r3, [sp, #4]
 800beac:	9b02      	ldr	r3, [sp, #8]
 800beae:	9103      	str	r1, [sp, #12]
 800beb0:	428b      	cmp	r3, r1
 800beb2:	d80c      	bhi.n	800bece <__multiply+0x9e>
 800beb4:	2e00      	cmp	r6, #0
 800beb6:	dd03      	ble.n	800bec0 <__multiply+0x90>
 800beb8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d05b      	beq.n	800bf78 <__multiply+0x148>
 800bec0:	6106      	str	r6, [r0, #16]
 800bec2:	b005      	add	sp, #20
 800bec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec8:	f843 2b04 	str.w	r2, [r3], #4
 800becc:	e7d8      	b.n	800be80 <__multiply+0x50>
 800bece:	f8b1 a000 	ldrh.w	sl, [r1]
 800bed2:	f1ba 0f00 	cmp.w	sl, #0
 800bed6:	d024      	beq.n	800bf22 <__multiply+0xf2>
 800bed8:	f104 0e14 	add.w	lr, r4, #20
 800bedc:	46a9      	mov	r9, r5
 800bede:	f04f 0c00 	mov.w	ip, #0
 800bee2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bee6:	f8d9 3000 	ldr.w	r3, [r9]
 800beea:	fa1f fb87 	uxth.w	fp, r7
 800beee:	b29b      	uxth	r3, r3
 800bef0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bef4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bef8:	f8d9 7000 	ldr.w	r7, [r9]
 800befc:	4463      	add	r3, ip
 800befe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bf02:	fb0a c70b 	mla	r7, sl, fp, ip
 800bf06:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bf0a:	b29b      	uxth	r3, r3
 800bf0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bf10:	4572      	cmp	r2, lr
 800bf12:	f849 3b04 	str.w	r3, [r9], #4
 800bf16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bf1a:	d8e2      	bhi.n	800bee2 <__multiply+0xb2>
 800bf1c:	9b01      	ldr	r3, [sp, #4]
 800bf1e:	f845 c003 	str.w	ip, [r5, r3]
 800bf22:	9b03      	ldr	r3, [sp, #12]
 800bf24:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf28:	3104      	adds	r1, #4
 800bf2a:	f1b9 0f00 	cmp.w	r9, #0
 800bf2e:	d021      	beq.n	800bf74 <__multiply+0x144>
 800bf30:	682b      	ldr	r3, [r5, #0]
 800bf32:	f104 0c14 	add.w	ip, r4, #20
 800bf36:	46ae      	mov	lr, r5
 800bf38:	f04f 0a00 	mov.w	sl, #0
 800bf3c:	f8bc b000 	ldrh.w	fp, [ip]
 800bf40:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bf44:	fb09 770b 	mla	r7, r9, fp, r7
 800bf48:	4457      	add	r7, sl
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bf50:	f84e 3b04 	str.w	r3, [lr], #4
 800bf54:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf5c:	f8be 3000 	ldrh.w	r3, [lr]
 800bf60:	fb09 330a 	mla	r3, r9, sl, r3
 800bf64:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bf68:	4562      	cmp	r2, ip
 800bf6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf6e:	d8e5      	bhi.n	800bf3c <__multiply+0x10c>
 800bf70:	9f01      	ldr	r7, [sp, #4]
 800bf72:	51eb      	str	r3, [r5, r7]
 800bf74:	3504      	adds	r5, #4
 800bf76:	e799      	b.n	800beac <__multiply+0x7c>
 800bf78:	3e01      	subs	r6, #1
 800bf7a:	e79b      	b.n	800beb4 <__multiply+0x84>
 800bf7c:	0800e2c4 	.word	0x0800e2c4
 800bf80:	0800e2d5 	.word	0x0800e2d5

0800bf84 <__pow5mult>:
 800bf84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf88:	4615      	mov	r5, r2
 800bf8a:	f012 0203 	ands.w	r2, r2, #3
 800bf8e:	4607      	mov	r7, r0
 800bf90:	460e      	mov	r6, r1
 800bf92:	d007      	beq.n	800bfa4 <__pow5mult+0x20>
 800bf94:	4c25      	ldr	r4, [pc, #148]	@ (800c02c <__pow5mult+0xa8>)
 800bf96:	3a01      	subs	r2, #1
 800bf98:	2300      	movs	r3, #0
 800bf9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bf9e:	f7ff fe9f 	bl	800bce0 <__multadd>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	10ad      	asrs	r5, r5, #2
 800bfa6:	d03d      	beq.n	800c024 <__pow5mult+0xa0>
 800bfa8:	69fc      	ldr	r4, [r7, #28]
 800bfaa:	b97c      	cbnz	r4, 800bfcc <__pow5mult+0x48>
 800bfac:	2010      	movs	r0, #16
 800bfae:	f7fe f8d3 	bl	800a158 <malloc>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	61f8      	str	r0, [r7, #28]
 800bfb6:	b928      	cbnz	r0, 800bfc4 <__pow5mult+0x40>
 800bfb8:	4b1d      	ldr	r3, [pc, #116]	@ (800c030 <__pow5mult+0xac>)
 800bfba:	481e      	ldr	r0, [pc, #120]	@ (800c034 <__pow5mult+0xb0>)
 800bfbc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bfc0:	f000 fbda 	bl	800c778 <__assert_func>
 800bfc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bfc8:	6004      	str	r4, [r0, #0]
 800bfca:	60c4      	str	r4, [r0, #12]
 800bfcc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bfd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bfd4:	b94c      	cbnz	r4, 800bfea <__pow5mult+0x66>
 800bfd6:	f240 2171 	movw	r1, #625	@ 0x271
 800bfda:	4638      	mov	r0, r7
 800bfdc:	f7ff ff12 	bl	800be04 <__i2b>
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bfe6:	4604      	mov	r4, r0
 800bfe8:	6003      	str	r3, [r0, #0]
 800bfea:	f04f 0900 	mov.w	r9, #0
 800bfee:	07eb      	lsls	r3, r5, #31
 800bff0:	d50a      	bpl.n	800c008 <__pow5mult+0x84>
 800bff2:	4631      	mov	r1, r6
 800bff4:	4622      	mov	r2, r4
 800bff6:	4638      	mov	r0, r7
 800bff8:	f7ff ff1a 	bl	800be30 <__multiply>
 800bffc:	4631      	mov	r1, r6
 800bffe:	4680      	mov	r8, r0
 800c000:	4638      	mov	r0, r7
 800c002:	f7ff fe4b 	bl	800bc9c <_Bfree>
 800c006:	4646      	mov	r6, r8
 800c008:	106d      	asrs	r5, r5, #1
 800c00a:	d00b      	beq.n	800c024 <__pow5mult+0xa0>
 800c00c:	6820      	ldr	r0, [r4, #0]
 800c00e:	b938      	cbnz	r0, 800c020 <__pow5mult+0x9c>
 800c010:	4622      	mov	r2, r4
 800c012:	4621      	mov	r1, r4
 800c014:	4638      	mov	r0, r7
 800c016:	f7ff ff0b 	bl	800be30 <__multiply>
 800c01a:	6020      	str	r0, [r4, #0]
 800c01c:	f8c0 9000 	str.w	r9, [r0]
 800c020:	4604      	mov	r4, r0
 800c022:	e7e4      	b.n	800bfee <__pow5mult+0x6a>
 800c024:	4630      	mov	r0, r6
 800c026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c02a:	bf00      	nop
 800c02c:	0800e330 	.word	0x0800e330
 800c030:	0800e255 	.word	0x0800e255
 800c034:	0800e2d5 	.word	0x0800e2d5

0800c038 <__lshift>:
 800c038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c03c:	460c      	mov	r4, r1
 800c03e:	6849      	ldr	r1, [r1, #4]
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c046:	68a3      	ldr	r3, [r4, #8]
 800c048:	4607      	mov	r7, r0
 800c04a:	4691      	mov	r9, r2
 800c04c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c050:	f108 0601 	add.w	r6, r8, #1
 800c054:	42b3      	cmp	r3, r6
 800c056:	db0b      	blt.n	800c070 <__lshift+0x38>
 800c058:	4638      	mov	r0, r7
 800c05a:	f7ff fddf 	bl	800bc1c <_Balloc>
 800c05e:	4605      	mov	r5, r0
 800c060:	b948      	cbnz	r0, 800c076 <__lshift+0x3e>
 800c062:	4602      	mov	r2, r0
 800c064:	4b28      	ldr	r3, [pc, #160]	@ (800c108 <__lshift+0xd0>)
 800c066:	4829      	ldr	r0, [pc, #164]	@ (800c10c <__lshift+0xd4>)
 800c068:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c06c:	f000 fb84 	bl	800c778 <__assert_func>
 800c070:	3101      	adds	r1, #1
 800c072:	005b      	lsls	r3, r3, #1
 800c074:	e7ee      	b.n	800c054 <__lshift+0x1c>
 800c076:	2300      	movs	r3, #0
 800c078:	f100 0114 	add.w	r1, r0, #20
 800c07c:	f100 0210 	add.w	r2, r0, #16
 800c080:	4618      	mov	r0, r3
 800c082:	4553      	cmp	r3, sl
 800c084:	db33      	blt.n	800c0ee <__lshift+0xb6>
 800c086:	6920      	ldr	r0, [r4, #16]
 800c088:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c08c:	f104 0314 	add.w	r3, r4, #20
 800c090:	f019 091f 	ands.w	r9, r9, #31
 800c094:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c098:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c09c:	d02b      	beq.n	800c0f6 <__lshift+0xbe>
 800c09e:	f1c9 0e20 	rsb	lr, r9, #32
 800c0a2:	468a      	mov	sl, r1
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	6818      	ldr	r0, [r3, #0]
 800c0a8:	fa00 f009 	lsl.w	r0, r0, r9
 800c0ac:	4310      	orrs	r0, r2
 800c0ae:	f84a 0b04 	str.w	r0, [sl], #4
 800c0b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0b6:	459c      	cmp	ip, r3
 800c0b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c0bc:	d8f3      	bhi.n	800c0a6 <__lshift+0x6e>
 800c0be:	ebac 0304 	sub.w	r3, ip, r4
 800c0c2:	3b15      	subs	r3, #21
 800c0c4:	f023 0303 	bic.w	r3, r3, #3
 800c0c8:	3304      	adds	r3, #4
 800c0ca:	f104 0015 	add.w	r0, r4, #21
 800c0ce:	4584      	cmp	ip, r0
 800c0d0:	bf38      	it	cc
 800c0d2:	2304      	movcc	r3, #4
 800c0d4:	50ca      	str	r2, [r1, r3]
 800c0d6:	b10a      	cbz	r2, 800c0dc <__lshift+0xa4>
 800c0d8:	f108 0602 	add.w	r6, r8, #2
 800c0dc:	3e01      	subs	r6, #1
 800c0de:	4638      	mov	r0, r7
 800c0e0:	612e      	str	r6, [r5, #16]
 800c0e2:	4621      	mov	r1, r4
 800c0e4:	f7ff fdda 	bl	800bc9c <_Bfree>
 800c0e8:	4628      	mov	r0, r5
 800c0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	e7c5      	b.n	800c082 <__lshift+0x4a>
 800c0f6:	3904      	subs	r1, #4
 800c0f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c100:	459c      	cmp	ip, r3
 800c102:	d8f9      	bhi.n	800c0f8 <__lshift+0xc0>
 800c104:	e7ea      	b.n	800c0dc <__lshift+0xa4>
 800c106:	bf00      	nop
 800c108:	0800e2c4 	.word	0x0800e2c4
 800c10c:	0800e2d5 	.word	0x0800e2d5

0800c110 <__mcmp>:
 800c110:	690a      	ldr	r2, [r1, #16]
 800c112:	4603      	mov	r3, r0
 800c114:	6900      	ldr	r0, [r0, #16]
 800c116:	1a80      	subs	r0, r0, r2
 800c118:	b530      	push	{r4, r5, lr}
 800c11a:	d10e      	bne.n	800c13a <__mcmp+0x2a>
 800c11c:	3314      	adds	r3, #20
 800c11e:	3114      	adds	r1, #20
 800c120:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c124:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c128:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c12c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c130:	4295      	cmp	r5, r2
 800c132:	d003      	beq.n	800c13c <__mcmp+0x2c>
 800c134:	d205      	bcs.n	800c142 <__mcmp+0x32>
 800c136:	f04f 30ff 	mov.w	r0, #4294967295
 800c13a:	bd30      	pop	{r4, r5, pc}
 800c13c:	42a3      	cmp	r3, r4
 800c13e:	d3f3      	bcc.n	800c128 <__mcmp+0x18>
 800c140:	e7fb      	b.n	800c13a <__mcmp+0x2a>
 800c142:	2001      	movs	r0, #1
 800c144:	e7f9      	b.n	800c13a <__mcmp+0x2a>
	...

0800c148 <__mdiff>:
 800c148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14c:	4689      	mov	r9, r1
 800c14e:	4606      	mov	r6, r0
 800c150:	4611      	mov	r1, r2
 800c152:	4648      	mov	r0, r9
 800c154:	4614      	mov	r4, r2
 800c156:	f7ff ffdb 	bl	800c110 <__mcmp>
 800c15a:	1e05      	subs	r5, r0, #0
 800c15c:	d112      	bne.n	800c184 <__mdiff+0x3c>
 800c15e:	4629      	mov	r1, r5
 800c160:	4630      	mov	r0, r6
 800c162:	f7ff fd5b 	bl	800bc1c <_Balloc>
 800c166:	4602      	mov	r2, r0
 800c168:	b928      	cbnz	r0, 800c176 <__mdiff+0x2e>
 800c16a:	4b3f      	ldr	r3, [pc, #252]	@ (800c268 <__mdiff+0x120>)
 800c16c:	f240 2137 	movw	r1, #567	@ 0x237
 800c170:	483e      	ldr	r0, [pc, #248]	@ (800c26c <__mdiff+0x124>)
 800c172:	f000 fb01 	bl	800c778 <__assert_func>
 800c176:	2301      	movs	r3, #1
 800c178:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c17c:	4610      	mov	r0, r2
 800c17e:	b003      	add	sp, #12
 800c180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c184:	bfbc      	itt	lt
 800c186:	464b      	movlt	r3, r9
 800c188:	46a1      	movlt	r9, r4
 800c18a:	4630      	mov	r0, r6
 800c18c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c190:	bfba      	itte	lt
 800c192:	461c      	movlt	r4, r3
 800c194:	2501      	movlt	r5, #1
 800c196:	2500      	movge	r5, #0
 800c198:	f7ff fd40 	bl	800bc1c <_Balloc>
 800c19c:	4602      	mov	r2, r0
 800c19e:	b918      	cbnz	r0, 800c1a8 <__mdiff+0x60>
 800c1a0:	4b31      	ldr	r3, [pc, #196]	@ (800c268 <__mdiff+0x120>)
 800c1a2:	f240 2145 	movw	r1, #581	@ 0x245
 800c1a6:	e7e3      	b.n	800c170 <__mdiff+0x28>
 800c1a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c1ac:	6926      	ldr	r6, [r4, #16]
 800c1ae:	60c5      	str	r5, [r0, #12]
 800c1b0:	f109 0310 	add.w	r3, r9, #16
 800c1b4:	f109 0514 	add.w	r5, r9, #20
 800c1b8:	f104 0e14 	add.w	lr, r4, #20
 800c1bc:	f100 0b14 	add.w	fp, r0, #20
 800c1c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c1c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c1c8:	9301      	str	r3, [sp, #4]
 800c1ca:	46d9      	mov	r9, fp
 800c1cc:	f04f 0c00 	mov.w	ip, #0
 800c1d0:	9b01      	ldr	r3, [sp, #4]
 800c1d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c1d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c1da:	9301      	str	r3, [sp, #4]
 800c1dc:	fa1f f38a 	uxth.w	r3, sl
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	b283      	uxth	r3, r0
 800c1e4:	1acb      	subs	r3, r1, r3
 800c1e6:	0c00      	lsrs	r0, r0, #16
 800c1e8:	4463      	add	r3, ip
 800c1ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c1ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c1f2:	b29b      	uxth	r3, r3
 800c1f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c1f8:	4576      	cmp	r6, lr
 800c1fa:	f849 3b04 	str.w	r3, [r9], #4
 800c1fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c202:	d8e5      	bhi.n	800c1d0 <__mdiff+0x88>
 800c204:	1b33      	subs	r3, r6, r4
 800c206:	3b15      	subs	r3, #21
 800c208:	f023 0303 	bic.w	r3, r3, #3
 800c20c:	3415      	adds	r4, #21
 800c20e:	3304      	adds	r3, #4
 800c210:	42a6      	cmp	r6, r4
 800c212:	bf38      	it	cc
 800c214:	2304      	movcc	r3, #4
 800c216:	441d      	add	r5, r3
 800c218:	445b      	add	r3, fp
 800c21a:	461e      	mov	r6, r3
 800c21c:	462c      	mov	r4, r5
 800c21e:	4544      	cmp	r4, r8
 800c220:	d30e      	bcc.n	800c240 <__mdiff+0xf8>
 800c222:	f108 0103 	add.w	r1, r8, #3
 800c226:	1b49      	subs	r1, r1, r5
 800c228:	f021 0103 	bic.w	r1, r1, #3
 800c22c:	3d03      	subs	r5, #3
 800c22e:	45a8      	cmp	r8, r5
 800c230:	bf38      	it	cc
 800c232:	2100      	movcc	r1, #0
 800c234:	440b      	add	r3, r1
 800c236:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c23a:	b191      	cbz	r1, 800c262 <__mdiff+0x11a>
 800c23c:	6117      	str	r7, [r2, #16]
 800c23e:	e79d      	b.n	800c17c <__mdiff+0x34>
 800c240:	f854 1b04 	ldr.w	r1, [r4], #4
 800c244:	46e6      	mov	lr, ip
 800c246:	0c08      	lsrs	r0, r1, #16
 800c248:	fa1c fc81 	uxtah	ip, ip, r1
 800c24c:	4471      	add	r1, lr
 800c24e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c252:	b289      	uxth	r1, r1
 800c254:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c258:	f846 1b04 	str.w	r1, [r6], #4
 800c25c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c260:	e7dd      	b.n	800c21e <__mdiff+0xd6>
 800c262:	3f01      	subs	r7, #1
 800c264:	e7e7      	b.n	800c236 <__mdiff+0xee>
 800c266:	bf00      	nop
 800c268:	0800e2c4 	.word	0x0800e2c4
 800c26c:	0800e2d5 	.word	0x0800e2d5

0800c270 <__d2b>:
 800c270:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c274:	460f      	mov	r7, r1
 800c276:	2101      	movs	r1, #1
 800c278:	ec59 8b10 	vmov	r8, r9, d0
 800c27c:	4616      	mov	r6, r2
 800c27e:	f7ff fccd 	bl	800bc1c <_Balloc>
 800c282:	4604      	mov	r4, r0
 800c284:	b930      	cbnz	r0, 800c294 <__d2b+0x24>
 800c286:	4602      	mov	r2, r0
 800c288:	4b23      	ldr	r3, [pc, #140]	@ (800c318 <__d2b+0xa8>)
 800c28a:	4824      	ldr	r0, [pc, #144]	@ (800c31c <__d2b+0xac>)
 800c28c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c290:	f000 fa72 	bl	800c778 <__assert_func>
 800c294:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c298:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c29c:	b10d      	cbz	r5, 800c2a2 <__d2b+0x32>
 800c29e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c2a2:	9301      	str	r3, [sp, #4]
 800c2a4:	f1b8 0300 	subs.w	r3, r8, #0
 800c2a8:	d023      	beq.n	800c2f2 <__d2b+0x82>
 800c2aa:	4668      	mov	r0, sp
 800c2ac:	9300      	str	r3, [sp, #0]
 800c2ae:	f7ff fd7c 	bl	800bdaa <__lo0bits>
 800c2b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c2b6:	b1d0      	cbz	r0, 800c2ee <__d2b+0x7e>
 800c2b8:	f1c0 0320 	rsb	r3, r0, #32
 800c2bc:	fa02 f303 	lsl.w	r3, r2, r3
 800c2c0:	430b      	orrs	r3, r1
 800c2c2:	40c2      	lsrs	r2, r0
 800c2c4:	6163      	str	r3, [r4, #20]
 800c2c6:	9201      	str	r2, [sp, #4]
 800c2c8:	9b01      	ldr	r3, [sp, #4]
 800c2ca:	61a3      	str	r3, [r4, #24]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	bf0c      	ite	eq
 800c2d0:	2201      	moveq	r2, #1
 800c2d2:	2202      	movne	r2, #2
 800c2d4:	6122      	str	r2, [r4, #16]
 800c2d6:	b1a5      	cbz	r5, 800c302 <__d2b+0x92>
 800c2d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c2dc:	4405      	add	r5, r0
 800c2de:	603d      	str	r5, [r7, #0]
 800c2e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c2e4:	6030      	str	r0, [r6, #0]
 800c2e6:	4620      	mov	r0, r4
 800c2e8:	b003      	add	sp, #12
 800c2ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2ee:	6161      	str	r1, [r4, #20]
 800c2f0:	e7ea      	b.n	800c2c8 <__d2b+0x58>
 800c2f2:	a801      	add	r0, sp, #4
 800c2f4:	f7ff fd59 	bl	800bdaa <__lo0bits>
 800c2f8:	9b01      	ldr	r3, [sp, #4]
 800c2fa:	6163      	str	r3, [r4, #20]
 800c2fc:	3020      	adds	r0, #32
 800c2fe:	2201      	movs	r2, #1
 800c300:	e7e8      	b.n	800c2d4 <__d2b+0x64>
 800c302:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c306:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c30a:	6038      	str	r0, [r7, #0]
 800c30c:	6918      	ldr	r0, [r3, #16]
 800c30e:	f7ff fd2d 	bl	800bd6c <__hi0bits>
 800c312:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c316:	e7e5      	b.n	800c2e4 <__d2b+0x74>
 800c318:	0800e2c4 	.word	0x0800e2c4
 800c31c:	0800e2d5 	.word	0x0800e2d5

0800c320 <__ssputs_r>:
 800c320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c324:	688e      	ldr	r6, [r1, #8]
 800c326:	461f      	mov	r7, r3
 800c328:	42be      	cmp	r6, r7
 800c32a:	680b      	ldr	r3, [r1, #0]
 800c32c:	4682      	mov	sl, r0
 800c32e:	460c      	mov	r4, r1
 800c330:	4690      	mov	r8, r2
 800c332:	d82d      	bhi.n	800c390 <__ssputs_r+0x70>
 800c334:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c338:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c33c:	d026      	beq.n	800c38c <__ssputs_r+0x6c>
 800c33e:	6965      	ldr	r5, [r4, #20]
 800c340:	6909      	ldr	r1, [r1, #16]
 800c342:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c346:	eba3 0901 	sub.w	r9, r3, r1
 800c34a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c34e:	1c7b      	adds	r3, r7, #1
 800c350:	444b      	add	r3, r9
 800c352:	106d      	asrs	r5, r5, #1
 800c354:	429d      	cmp	r5, r3
 800c356:	bf38      	it	cc
 800c358:	461d      	movcc	r5, r3
 800c35a:	0553      	lsls	r3, r2, #21
 800c35c:	d527      	bpl.n	800c3ae <__ssputs_r+0x8e>
 800c35e:	4629      	mov	r1, r5
 800c360:	f7fd ff2c 	bl	800a1bc <_malloc_r>
 800c364:	4606      	mov	r6, r0
 800c366:	b360      	cbz	r0, 800c3c2 <__ssputs_r+0xa2>
 800c368:	6921      	ldr	r1, [r4, #16]
 800c36a:	464a      	mov	r2, r9
 800c36c:	f000 f9f6 	bl	800c75c <memcpy>
 800c370:	89a3      	ldrh	r3, [r4, #12]
 800c372:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c37a:	81a3      	strh	r3, [r4, #12]
 800c37c:	6126      	str	r6, [r4, #16]
 800c37e:	6165      	str	r5, [r4, #20]
 800c380:	444e      	add	r6, r9
 800c382:	eba5 0509 	sub.w	r5, r5, r9
 800c386:	6026      	str	r6, [r4, #0]
 800c388:	60a5      	str	r5, [r4, #8]
 800c38a:	463e      	mov	r6, r7
 800c38c:	42be      	cmp	r6, r7
 800c38e:	d900      	bls.n	800c392 <__ssputs_r+0x72>
 800c390:	463e      	mov	r6, r7
 800c392:	6820      	ldr	r0, [r4, #0]
 800c394:	4632      	mov	r2, r6
 800c396:	4641      	mov	r1, r8
 800c398:	f000 f9c6 	bl	800c728 <memmove>
 800c39c:	68a3      	ldr	r3, [r4, #8]
 800c39e:	1b9b      	subs	r3, r3, r6
 800c3a0:	60a3      	str	r3, [r4, #8]
 800c3a2:	6823      	ldr	r3, [r4, #0]
 800c3a4:	4433      	add	r3, r6
 800c3a6:	6023      	str	r3, [r4, #0]
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ae:	462a      	mov	r2, r5
 800c3b0:	f000 fa26 	bl	800c800 <_realloc_r>
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	d1e0      	bne.n	800c37c <__ssputs_r+0x5c>
 800c3ba:	6921      	ldr	r1, [r4, #16]
 800c3bc:	4650      	mov	r0, sl
 800c3be:	f7ff fbe3 	bl	800bb88 <_free_r>
 800c3c2:	230c      	movs	r3, #12
 800c3c4:	f8ca 3000 	str.w	r3, [sl]
 800c3c8:	89a3      	ldrh	r3, [r4, #12]
 800c3ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3ce:	81a3      	strh	r3, [r4, #12]
 800c3d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c3d4:	e7e9      	b.n	800c3aa <__ssputs_r+0x8a>
	...

0800c3d8 <_svfiprintf_r>:
 800c3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3dc:	4698      	mov	r8, r3
 800c3de:	898b      	ldrh	r3, [r1, #12]
 800c3e0:	061b      	lsls	r3, r3, #24
 800c3e2:	b09d      	sub	sp, #116	@ 0x74
 800c3e4:	4607      	mov	r7, r0
 800c3e6:	460d      	mov	r5, r1
 800c3e8:	4614      	mov	r4, r2
 800c3ea:	d510      	bpl.n	800c40e <_svfiprintf_r+0x36>
 800c3ec:	690b      	ldr	r3, [r1, #16]
 800c3ee:	b973      	cbnz	r3, 800c40e <_svfiprintf_r+0x36>
 800c3f0:	2140      	movs	r1, #64	@ 0x40
 800c3f2:	f7fd fee3 	bl	800a1bc <_malloc_r>
 800c3f6:	6028      	str	r0, [r5, #0]
 800c3f8:	6128      	str	r0, [r5, #16]
 800c3fa:	b930      	cbnz	r0, 800c40a <_svfiprintf_r+0x32>
 800c3fc:	230c      	movs	r3, #12
 800c3fe:	603b      	str	r3, [r7, #0]
 800c400:	f04f 30ff 	mov.w	r0, #4294967295
 800c404:	b01d      	add	sp, #116	@ 0x74
 800c406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c40a:	2340      	movs	r3, #64	@ 0x40
 800c40c:	616b      	str	r3, [r5, #20]
 800c40e:	2300      	movs	r3, #0
 800c410:	9309      	str	r3, [sp, #36]	@ 0x24
 800c412:	2320      	movs	r3, #32
 800c414:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c418:	f8cd 800c 	str.w	r8, [sp, #12]
 800c41c:	2330      	movs	r3, #48	@ 0x30
 800c41e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c5bc <_svfiprintf_r+0x1e4>
 800c422:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c426:	f04f 0901 	mov.w	r9, #1
 800c42a:	4623      	mov	r3, r4
 800c42c:	469a      	mov	sl, r3
 800c42e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c432:	b10a      	cbz	r2, 800c438 <_svfiprintf_r+0x60>
 800c434:	2a25      	cmp	r2, #37	@ 0x25
 800c436:	d1f9      	bne.n	800c42c <_svfiprintf_r+0x54>
 800c438:	ebba 0b04 	subs.w	fp, sl, r4
 800c43c:	d00b      	beq.n	800c456 <_svfiprintf_r+0x7e>
 800c43e:	465b      	mov	r3, fp
 800c440:	4622      	mov	r2, r4
 800c442:	4629      	mov	r1, r5
 800c444:	4638      	mov	r0, r7
 800c446:	f7ff ff6b 	bl	800c320 <__ssputs_r>
 800c44a:	3001      	adds	r0, #1
 800c44c:	f000 80a7 	beq.w	800c59e <_svfiprintf_r+0x1c6>
 800c450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c452:	445a      	add	r2, fp
 800c454:	9209      	str	r2, [sp, #36]	@ 0x24
 800c456:	f89a 3000 	ldrb.w	r3, [sl]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f000 809f 	beq.w	800c59e <_svfiprintf_r+0x1c6>
 800c460:	2300      	movs	r3, #0
 800c462:	f04f 32ff 	mov.w	r2, #4294967295
 800c466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c46a:	f10a 0a01 	add.w	sl, sl, #1
 800c46e:	9304      	str	r3, [sp, #16]
 800c470:	9307      	str	r3, [sp, #28]
 800c472:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c476:	931a      	str	r3, [sp, #104]	@ 0x68
 800c478:	4654      	mov	r4, sl
 800c47a:	2205      	movs	r2, #5
 800c47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c480:	484e      	ldr	r0, [pc, #312]	@ (800c5bc <_svfiprintf_r+0x1e4>)
 800c482:	f7f3 fecd 	bl	8000220 <memchr>
 800c486:	9a04      	ldr	r2, [sp, #16]
 800c488:	b9d8      	cbnz	r0, 800c4c2 <_svfiprintf_r+0xea>
 800c48a:	06d0      	lsls	r0, r2, #27
 800c48c:	bf44      	itt	mi
 800c48e:	2320      	movmi	r3, #32
 800c490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c494:	0711      	lsls	r1, r2, #28
 800c496:	bf44      	itt	mi
 800c498:	232b      	movmi	r3, #43	@ 0x2b
 800c49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c49e:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4a4:	d015      	beq.n	800c4d2 <_svfiprintf_r+0xfa>
 800c4a6:	9a07      	ldr	r2, [sp, #28]
 800c4a8:	4654      	mov	r4, sl
 800c4aa:	2000      	movs	r0, #0
 800c4ac:	f04f 0c0a 	mov.w	ip, #10
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4b6:	3b30      	subs	r3, #48	@ 0x30
 800c4b8:	2b09      	cmp	r3, #9
 800c4ba:	d94b      	bls.n	800c554 <_svfiprintf_r+0x17c>
 800c4bc:	b1b0      	cbz	r0, 800c4ec <_svfiprintf_r+0x114>
 800c4be:	9207      	str	r2, [sp, #28]
 800c4c0:	e014      	b.n	800c4ec <_svfiprintf_r+0x114>
 800c4c2:	eba0 0308 	sub.w	r3, r0, r8
 800c4c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	9304      	str	r3, [sp, #16]
 800c4ce:	46a2      	mov	sl, r4
 800c4d0:	e7d2      	b.n	800c478 <_svfiprintf_r+0xa0>
 800c4d2:	9b03      	ldr	r3, [sp, #12]
 800c4d4:	1d19      	adds	r1, r3, #4
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	9103      	str	r1, [sp, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	bfbb      	ittet	lt
 800c4de:	425b      	neglt	r3, r3
 800c4e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c4e4:	9307      	strge	r3, [sp, #28]
 800c4e6:	9307      	strlt	r3, [sp, #28]
 800c4e8:	bfb8      	it	lt
 800c4ea:	9204      	strlt	r2, [sp, #16]
 800c4ec:	7823      	ldrb	r3, [r4, #0]
 800c4ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800c4f0:	d10a      	bne.n	800c508 <_svfiprintf_r+0x130>
 800c4f2:	7863      	ldrb	r3, [r4, #1]
 800c4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4f6:	d132      	bne.n	800c55e <_svfiprintf_r+0x186>
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	1d1a      	adds	r2, r3, #4
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	9203      	str	r2, [sp, #12]
 800c500:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c504:	3402      	adds	r4, #2
 800c506:	9305      	str	r3, [sp, #20]
 800c508:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c5cc <_svfiprintf_r+0x1f4>
 800c50c:	7821      	ldrb	r1, [r4, #0]
 800c50e:	2203      	movs	r2, #3
 800c510:	4650      	mov	r0, sl
 800c512:	f7f3 fe85 	bl	8000220 <memchr>
 800c516:	b138      	cbz	r0, 800c528 <_svfiprintf_r+0x150>
 800c518:	9b04      	ldr	r3, [sp, #16]
 800c51a:	eba0 000a 	sub.w	r0, r0, sl
 800c51e:	2240      	movs	r2, #64	@ 0x40
 800c520:	4082      	lsls	r2, r0
 800c522:	4313      	orrs	r3, r2
 800c524:	3401      	adds	r4, #1
 800c526:	9304      	str	r3, [sp, #16]
 800c528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c52c:	4824      	ldr	r0, [pc, #144]	@ (800c5c0 <_svfiprintf_r+0x1e8>)
 800c52e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c532:	2206      	movs	r2, #6
 800c534:	f7f3 fe74 	bl	8000220 <memchr>
 800c538:	2800      	cmp	r0, #0
 800c53a:	d036      	beq.n	800c5aa <_svfiprintf_r+0x1d2>
 800c53c:	4b21      	ldr	r3, [pc, #132]	@ (800c5c4 <_svfiprintf_r+0x1ec>)
 800c53e:	bb1b      	cbnz	r3, 800c588 <_svfiprintf_r+0x1b0>
 800c540:	9b03      	ldr	r3, [sp, #12]
 800c542:	3307      	adds	r3, #7
 800c544:	f023 0307 	bic.w	r3, r3, #7
 800c548:	3308      	adds	r3, #8
 800c54a:	9303      	str	r3, [sp, #12]
 800c54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54e:	4433      	add	r3, r6
 800c550:	9309      	str	r3, [sp, #36]	@ 0x24
 800c552:	e76a      	b.n	800c42a <_svfiprintf_r+0x52>
 800c554:	fb0c 3202 	mla	r2, ip, r2, r3
 800c558:	460c      	mov	r4, r1
 800c55a:	2001      	movs	r0, #1
 800c55c:	e7a8      	b.n	800c4b0 <_svfiprintf_r+0xd8>
 800c55e:	2300      	movs	r3, #0
 800c560:	3401      	adds	r4, #1
 800c562:	9305      	str	r3, [sp, #20]
 800c564:	4619      	mov	r1, r3
 800c566:	f04f 0c0a 	mov.w	ip, #10
 800c56a:	4620      	mov	r0, r4
 800c56c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c570:	3a30      	subs	r2, #48	@ 0x30
 800c572:	2a09      	cmp	r2, #9
 800c574:	d903      	bls.n	800c57e <_svfiprintf_r+0x1a6>
 800c576:	2b00      	cmp	r3, #0
 800c578:	d0c6      	beq.n	800c508 <_svfiprintf_r+0x130>
 800c57a:	9105      	str	r1, [sp, #20]
 800c57c:	e7c4      	b.n	800c508 <_svfiprintf_r+0x130>
 800c57e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c582:	4604      	mov	r4, r0
 800c584:	2301      	movs	r3, #1
 800c586:	e7f0      	b.n	800c56a <_svfiprintf_r+0x192>
 800c588:	ab03      	add	r3, sp, #12
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	462a      	mov	r2, r5
 800c58e:	4b0e      	ldr	r3, [pc, #56]	@ (800c5c8 <_svfiprintf_r+0x1f0>)
 800c590:	a904      	add	r1, sp, #16
 800c592:	4638      	mov	r0, r7
 800c594:	f7fd ff3e 	bl	800a414 <_printf_float>
 800c598:	1c42      	adds	r2, r0, #1
 800c59a:	4606      	mov	r6, r0
 800c59c:	d1d6      	bne.n	800c54c <_svfiprintf_r+0x174>
 800c59e:	89ab      	ldrh	r3, [r5, #12]
 800c5a0:	065b      	lsls	r3, r3, #25
 800c5a2:	f53f af2d 	bmi.w	800c400 <_svfiprintf_r+0x28>
 800c5a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5a8:	e72c      	b.n	800c404 <_svfiprintf_r+0x2c>
 800c5aa:	ab03      	add	r3, sp, #12
 800c5ac:	9300      	str	r3, [sp, #0]
 800c5ae:	462a      	mov	r2, r5
 800c5b0:	4b05      	ldr	r3, [pc, #20]	@ (800c5c8 <_svfiprintf_r+0x1f0>)
 800c5b2:	a904      	add	r1, sp, #16
 800c5b4:	4638      	mov	r0, r7
 800c5b6:	f7fe f9c5 	bl	800a944 <_printf_i>
 800c5ba:	e7ed      	b.n	800c598 <_svfiprintf_r+0x1c0>
 800c5bc:	0800e430 	.word	0x0800e430
 800c5c0:	0800e43a 	.word	0x0800e43a
 800c5c4:	0800a415 	.word	0x0800a415
 800c5c8:	0800c321 	.word	0x0800c321
 800c5cc:	0800e436 	.word	0x0800e436

0800c5d0 <__sflush_r>:
 800c5d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5d8:	0716      	lsls	r6, r2, #28
 800c5da:	4605      	mov	r5, r0
 800c5dc:	460c      	mov	r4, r1
 800c5de:	d454      	bmi.n	800c68a <__sflush_r+0xba>
 800c5e0:	684b      	ldr	r3, [r1, #4]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	dc02      	bgt.n	800c5ec <__sflush_r+0x1c>
 800c5e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	dd48      	ble.n	800c67e <__sflush_r+0xae>
 800c5ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5ee:	2e00      	cmp	r6, #0
 800c5f0:	d045      	beq.n	800c67e <__sflush_r+0xae>
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5f8:	682f      	ldr	r7, [r5, #0]
 800c5fa:	6a21      	ldr	r1, [r4, #32]
 800c5fc:	602b      	str	r3, [r5, #0]
 800c5fe:	d030      	beq.n	800c662 <__sflush_r+0x92>
 800c600:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c602:	89a3      	ldrh	r3, [r4, #12]
 800c604:	0759      	lsls	r1, r3, #29
 800c606:	d505      	bpl.n	800c614 <__sflush_r+0x44>
 800c608:	6863      	ldr	r3, [r4, #4]
 800c60a:	1ad2      	subs	r2, r2, r3
 800c60c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c60e:	b10b      	cbz	r3, 800c614 <__sflush_r+0x44>
 800c610:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c612:	1ad2      	subs	r2, r2, r3
 800c614:	2300      	movs	r3, #0
 800c616:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c618:	6a21      	ldr	r1, [r4, #32]
 800c61a:	4628      	mov	r0, r5
 800c61c:	47b0      	blx	r6
 800c61e:	1c43      	adds	r3, r0, #1
 800c620:	89a3      	ldrh	r3, [r4, #12]
 800c622:	d106      	bne.n	800c632 <__sflush_r+0x62>
 800c624:	6829      	ldr	r1, [r5, #0]
 800c626:	291d      	cmp	r1, #29
 800c628:	d82b      	bhi.n	800c682 <__sflush_r+0xb2>
 800c62a:	4a2a      	ldr	r2, [pc, #168]	@ (800c6d4 <__sflush_r+0x104>)
 800c62c:	410a      	asrs	r2, r1
 800c62e:	07d6      	lsls	r6, r2, #31
 800c630:	d427      	bmi.n	800c682 <__sflush_r+0xb2>
 800c632:	2200      	movs	r2, #0
 800c634:	6062      	str	r2, [r4, #4]
 800c636:	04d9      	lsls	r1, r3, #19
 800c638:	6922      	ldr	r2, [r4, #16]
 800c63a:	6022      	str	r2, [r4, #0]
 800c63c:	d504      	bpl.n	800c648 <__sflush_r+0x78>
 800c63e:	1c42      	adds	r2, r0, #1
 800c640:	d101      	bne.n	800c646 <__sflush_r+0x76>
 800c642:	682b      	ldr	r3, [r5, #0]
 800c644:	b903      	cbnz	r3, 800c648 <__sflush_r+0x78>
 800c646:	6560      	str	r0, [r4, #84]	@ 0x54
 800c648:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c64a:	602f      	str	r7, [r5, #0]
 800c64c:	b1b9      	cbz	r1, 800c67e <__sflush_r+0xae>
 800c64e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c652:	4299      	cmp	r1, r3
 800c654:	d002      	beq.n	800c65c <__sflush_r+0x8c>
 800c656:	4628      	mov	r0, r5
 800c658:	f7ff fa96 	bl	800bb88 <_free_r>
 800c65c:	2300      	movs	r3, #0
 800c65e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c660:	e00d      	b.n	800c67e <__sflush_r+0xae>
 800c662:	2301      	movs	r3, #1
 800c664:	4628      	mov	r0, r5
 800c666:	47b0      	blx	r6
 800c668:	4602      	mov	r2, r0
 800c66a:	1c50      	adds	r0, r2, #1
 800c66c:	d1c9      	bne.n	800c602 <__sflush_r+0x32>
 800c66e:	682b      	ldr	r3, [r5, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d0c6      	beq.n	800c602 <__sflush_r+0x32>
 800c674:	2b1d      	cmp	r3, #29
 800c676:	d001      	beq.n	800c67c <__sflush_r+0xac>
 800c678:	2b16      	cmp	r3, #22
 800c67a:	d11e      	bne.n	800c6ba <__sflush_r+0xea>
 800c67c:	602f      	str	r7, [r5, #0]
 800c67e:	2000      	movs	r0, #0
 800c680:	e022      	b.n	800c6c8 <__sflush_r+0xf8>
 800c682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c686:	b21b      	sxth	r3, r3
 800c688:	e01b      	b.n	800c6c2 <__sflush_r+0xf2>
 800c68a:	690f      	ldr	r7, [r1, #16]
 800c68c:	2f00      	cmp	r7, #0
 800c68e:	d0f6      	beq.n	800c67e <__sflush_r+0xae>
 800c690:	0793      	lsls	r3, r2, #30
 800c692:	680e      	ldr	r6, [r1, #0]
 800c694:	bf08      	it	eq
 800c696:	694b      	ldreq	r3, [r1, #20]
 800c698:	600f      	str	r7, [r1, #0]
 800c69a:	bf18      	it	ne
 800c69c:	2300      	movne	r3, #0
 800c69e:	eba6 0807 	sub.w	r8, r6, r7
 800c6a2:	608b      	str	r3, [r1, #8]
 800c6a4:	f1b8 0f00 	cmp.w	r8, #0
 800c6a8:	dde9      	ble.n	800c67e <__sflush_r+0xae>
 800c6aa:	6a21      	ldr	r1, [r4, #32]
 800c6ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c6ae:	4643      	mov	r3, r8
 800c6b0:	463a      	mov	r2, r7
 800c6b2:	4628      	mov	r0, r5
 800c6b4:	47b0      	blx	r6
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	dc08      	bgt.n	800c6cc <__sflush_r+0xfc>
 800c6ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6c2:	81a3      	strh	r3, [r4, #12]
 800c6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6cc:	4407      	add	r7, r0
 800c6ce:	eba8 0800 	sub.w	r8, r8, r0
 800c6d2:	e7e7      	b.n	800c6a4 <__sflush_r+0xd4>
 800c6d4:	dfbffffe 	.word	0xdfbffffe

0800c6d8 <_fflush_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	690b      	ldr	r3, [r1, #16]
 800c6dc:	4605      	mov	r5, r0
 800c6de:	460c      	mov	r4, r1
 800c6e0:	b913      	cbnz	r3, 800c6e8 <_fflush_r+0x10>
 800c6e2:	2500      	movs	r5, #0
 800c6e4:	4628      	mov	r0, r5
 800c6e6:	bd38      	pop	{r3, r4, r5, pc}
 800c6e8:	b118      	cbz	r0, 800c6f2 <_fflush_r+0x1a>
 800c6ea:	6a03      	ldr	r3, [r0, #32]
 800c6ec:	b90b      	cbnz	r3, 800c6f2 <_fflush_r+0x1a>
 800c6ee:	f7fe fad5 	bl	800ac9c <__sinit>
 800c6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d0f3      	beq.n	800c6e2 <_fflush_r+0xa>
 800c6fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6fc:	07d0      	lsls	r0, r2, #31
 800c6fe:	d404      	bmi.n	800c70a <_fflush_r+0x32>
 800c700:	0599      	lsls	r1, r3, #22
 800c702:	d402      	bmi.n	800c70a <_fflush_r+0x32>
 800c704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c706:	f7fe fbf0 	bl	800aeea <__retarget_lock_acquire_recursive>
 800c70a:	4628      	mov	r0, r5
 800c70c:	4621      	mov	r1, r4
 800c70e:	f7ff ff5f 	bl	800c5d0 <__sflush_r>
 800c712:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c714:	07da      	lsls	r2, r3, #31
 800c716:	4605      	mov	r5, r0
 800c718:	d4e4      	bmi.n	800c6e4 <_fflush_r+0xc>
 800c71a:	89a3      	ldrh	r3, [r4, #12]
 800c71c:	059b      	lsls	r3, r3, #22
 800c71e:	d4e1      	bmi.n	800c6e4 <_fflush_r+0xc>
 800c720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c722:	f7fe fbe3 	bl	800aeec <__retarget_lock_release_recursive>
 800c726:	e7dd      	b.n	800c6e4 <_fflush_r+0xc>

0800c728 <memmove>:
 800c728:	4288      	cmp	r0, r1
 800c72a:	b510      	push	{r4, lr}
 800c72c:	eb01 0402 	add.w	r4, r1, r2
 800c730:	d902      	bls.n	800c738 <memmove+0x10>
 800c732:	4284      	cmp	r4, r0
 800c734:	4623      	mov	r3, r4
 800c736:	d807      	bhi.n	800c748 <memmove+0x20>
 800c738:	1e43      	subs	r3, r0, #1
 800c73a:	42a1      	cmp	r1, r4
 800c73c:	d008      	beq.n	800c750 <memmove+0x28>
 800c73e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c742:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c746:	e7f8      	b.n	800c73a <memmove+0x12>
 800c748:	4402      	add	r2, r0
 800c74a:	4601      	mov	r1, r0
 800c74c:	428a      	cmp	r2, r1
 800c74e:	d100      	bne.n	800c752 <memmove+0x2a>
 800c750:	bd10      	pop	{r4, pc}
 800c752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c75a:	e7f7      	b.n	800c74c <memmove+0x24>

0800c75c <memcpy>:
 800c75c:	440a      	add	r2, r1
 800c75e:	4291      	cmp	r1, r2
 800c760:	f100 33ff 	add.w	r3, r0, #4294967295
 800c764:	d100      	bne.n	800c768 <memcpy+0xc>
 800c766:	4770      	bx	lr
 800c768:	b510      	push	{r4, lr}
 800c76a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c76e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c772:	4291      	cmp	r1, r2
 800c774:	d1f9      	bne.n	800c76a <memcpy+0xe>
 800c776:	bd10      	pop	{r4, pc}

0800c778 <__assert_func>:
 800c778:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c77a:	4614      	mov	r4, r2
 800c77c:	461a      	mov	r2, r3
 800c77e:	4b09      	ldr	r3, [pc, #36]	@ (800c7a4 <__assert_func+0x2c>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	4605      	mov	r5, r0
 800c784:	68d8      	ldr	r0, [r3, #12]
 800c786:	b954      	cbnz	r4, 800c79e <__assert_func+0x26>
 800c788:	4b07      	ldr	r3, [pc, #28]	@ (800c7a8 <__assert_func+0x30>)
 800c78a:	461c      	mov	r4, r3
 800c78c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c790:	9100      	str	r1, [sp, #0]
 800c792:	462b      	mov	r3, r5
 800c794:	4905      	ldr	r1, [pc, #20]	@ (800c7ac <__assert_func+0x34>)
 800c796:	f000 f86f 	bl	800c878 <fiprintf>
 800c79a:	f000 f87f 	bl	800c89c <abort>
 800c79e:	4b04      	ldr	r3, [pc, #16]	@ (800c7b0 <__assert_func+0x38>)
 800c7a0:	e7f4      	b.n	800c78c <__assert_func+0x14>
 800c7a2:	bf00      	nop
 800c7a4:	20000028 	.word	0x20000028
 800c7a8:	0800e486 	.word	0x0800e486
 800c7ac:	0800e458 	.word	0x0800e458
 800c7b0:	0800e44b 	.word	0x0800e44b

0800c7b4 <_calloc_r>:
 800c7b4:	b570      	push	{r4, r5, r6, lr}
 800c7b6:	fba1 5402 	umull	r5, r4, r1, r2
 800c7ba:	b93c      	cbnz	r4, 800c7cc <_calloc_r+0x18>
 800c7bc:	4629      	mov	r1, r5
 800c7be:	f7fd fcfd 	bl	800a1bc <_malloc_r>
 800c7c2:	4606      	mov	r6, r0
 800c7c4:	b928      	cbnz	r0, 800c7d2 <_calloc_r+0x1e>
 800c7c6:	2600      	movs	r6, #0
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	bd70      	pop	{r4, r5, r6, pc}
 800c7cc:	220c      	movs	r2, #12
 800c7ce:	6002      	str	r2, [r0, #0]
 800c7d0:	e7f9      	b.n	800c7c6 <_calloc_r+0x12>
 800c7d2:	462a      	mov	r2, r5
 800c7d4:	4621      	mov	r1, r4
 800c7d6:	f7fe fafa 	bl	800adce <memset>
 800c7da:	e7f5      	b.n	800c7c8 <_calloc_r+0x14>

0800c7dc <__ascii_mbtowc>:
 800c7dc:	b082      	sub	sp, #8
 800c7de:	b901      	cbnz	r1, 800c7e2 <__ascii_mbtowc+0x6>
 800c7e0:	a901      	add	r1, sp, #4
 800c7e2:	b142      	cbz	r2, 800c7f6 <__ascii_mbtowc+0x1a>
 800c7e4:	b14b      	cbz	r3, 800c7fa <__ascii_mbtowc+0x1e>
 800c7e6:	7813      	ldrb	r3, [r2, #0]
 800c7e8:	600b      	str	r3, [r1, #0]
 800c7ea:	7812      	ldrb	r2, [r2, #0]
 800c7ec:	1e10      	subs	r0, r2, #0
 800c7ee:	bf18      	it	ne
 800c7f0:	2001      	movne	r0, #1
 800c7f2:	b002      	add	sp, #8
 800c7f4:	4770      	bx	lr
 800c7f6:	4610      	mov	r0, r2
 800c7f8:	e7fb      	b.n	800c7f2 <__ascii_mbtowc+0x16>
 800c7fa:	f06f 0001 	mvn.w	r0, #1
 800c7fe:	e7f8      	b.n	800c7f2 <__ascii_mbtowc+0x16>

0800c800 <_realloc_r>:
 800c800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c804:	4680      	mov	r8, r0
 800c806:	4615      	mov	r5, r2
 800c808:	460c      	mov	r4, r1
 800c80a:	b921      	cbnz	r1, 800c816 <_realloc_r+0x16>
 800c80c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c810:	4611      	mov	r1, r2
 800c812:	f7fd bcd3 	b.w	800a1bc <_malloc_r>
 800c816:	b92a      	cbnz	r2, 800c824 <_realloc_r+0x24>
 800c818:	f7ff f9b6 	bl	800bb88 <_free_r>
 800c81c:	2400      	movs	r4, #0
 800c81e:	4620      	mov	r0, r4
 800c820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c824:	f000 f841 	bl	800c8aa <_malloc_usable_size_r>
 800c828:	4285      	cmp	r5, r0
 800c82a:	4606      	mov	r6, r0
 800c82c:	d802      	bhi.n	800c834 <_realloc_r+0x34>
 800c82e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c832:	d8f4      	bhi.n	800c81e <_realloc_r+0x1e>
 800c834:	4629      	mov	r1, r5
 800c836:	4640      	mov	r0, r8
 800c838:	f7fd fcc0 	bl	800a1bc <_malloc_r>
 800c83c:	4607      	mov	r7, r0
 800c83e:	2800      	cmp	r0, #0
 800c840:	d0ec      	beq.n	800c81c <_realloc_r+0x1c>
 800c842:	42b5      	cmp	r5, r6
 800c844:	462a      	mov	r2, r5
 800c846:	4621      	mov	r1, r4
 800c848:	bf28      	it	cs
 800c84a:	4632      	movcs	r2, r6
 800c84c:	f7ff ff86 	bl	800c75c <memcpy>
 800c850:	4621      	mov	r1, r4
 800c852:	4640      	mov	r0, r8
 800c854:	f7ff f998 	bl	800bb88 <_free_r>
 800c858:	463c      	mov	r4, r7
 800c85a:	e7e0      	b.n	800c81e <_realloc_r+0x1e>

0800c85c <__ascii_wctomb>:
 800c85c:	4603      	mov	r3, r0
 800c85e:	4608      	mov	r0, r1
 800c860:	b141      	cbz	r1, 800c874 <__ascii_wctomb+0x18>
 800c862:	2aff      	cmp	r2, #255	@ 0xff
 800c864:	d904      	bls.n	800c870 <__ascii_wctomb+0x14>
 800c866:	228a      	movs	r2, #138	@ 0x8a
 800c868:	601a      	str	r2, [r3, #0]
 800c86a:	f04f 30ff 	mov.w	r0, #4294967295
 800c86e:	4770      	bx	lr
 800c870:	700a      	strb	r2, [r1, #0]
 800c872:	2001      	movs	r0, #1
 800c874:	4770      	bx	lr
	...

0800c878 <fiprintf>:
 800c878:	b40e      	push	{r1, r2, r3}
 800c87a:	b503      	push	{r0, r1, lr}
 800c87c:	4601      	mov	r1, r0
 800c87e:	ab03      	add	r3, sp, #12
 800c880:	4805      	ldr	r0, [pc, #20]	@ (800c898 <fiprintf+0x20>)
 800c882:	f853 2b04 	ldr.w	r2, [r3], #4
 800c886:	6800      	ldr	r0, [r0, #0]
 800c888:	9301      	str	r3, [sp, #4]
 800c88a:	f000 f83f 	bl	800c90c <_vfiprintf_r>
 800c88e:	b002      	add	sp, #8
 800c890:	f85d eb04 	ldr.w	lr, [sp], #4
 800c894:	b003      	add	sp, #12
 800c896:	4770      	bx	lr
 800c898:	20000028 	.word	0x20000028

0800c89c <abort>:
 800c89c:	b508      	push	{r3, lr}
 800c89e:	2006      	movs	r0, #6
 800c8a0:	f000 fa08 	bl	800ccb4 <raise>
 800c8a4:	2001      	movs	r0, #1
 800c8a6:	f7f6 f9b3 	bl	8002c10 <_exit>

0800c8aa <_malloc_usable_size_r>:
 800c8aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8ae:	1f18      	subs	r0, r3, #4
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	bfbc      	itt	lt
 800c8b4:	580b      	ldrlt	r3, [r1, r0]
 800c8b6:	18c0      	addlt	r0, r0, r3
 800c8b8:	4770      	bx	lr

0800c8ba <__sfputc_r>:
 800c8ba:	6893      	ldr	r3, [r2, #8]
 800c8bc:	3b01      	subs	r3, #1
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	b410      	push	{r4}
 800c8c2:	6093      	str	r3, [r2, #8]
 800c8c4:	da08      	bge.n	800c8d8 <__sfputc_r+0x1e>
 800c8c6:	6994      	ldr	r4, [r2, #24]
 800c8c8:	42a3      	cmp	r3, r4
 800c8ca:	db01      	blt.n	800c8d0 <__sfputc_r+0x16>
 800c8cc:	290a      	cmp	r1, #10
 800c8ce:	d103      	bne.n	800c8d8 <__sfputc_r+0x1e>
 800c8d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8d4:	f000 b932 	b.w	800cb3c <__swbuf_r>
 800c8d8:	6813      	ldr	r3, [r2, #0]
 800c8da:	1c58      	adds	r0, r3, #1
 800c8dc:	6010      	str	r0, [r2, #0]
 800c8de:	7019      	strb	r1, [r3, #0]
 800c8e0:	4608      	mov	r0, r1
 800c8e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <__sfputs_r>:
 800c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ea:	4606      	mov	r6, r0
 800c8ec:	460f      	mov	r7, r1
 800c8ee:	4614      	mov	r4, r2
 800c8f0:	18d5      	adds	r5, r2, r3
 800c8f2:	42ac      	cmp	r4, r5
 800c8f4:	d101      	bne.n	800c8fa <__sfputs_r+0x12>
 800c8f6:	2000      	movs	r0, #0
 800c8f8:	e007      	b.n	800c90a <__sfputs_r+0x22>
 800c8fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8fe:	463a      	mov	r2, r7
 800c900:	4630      	mov	r0, r6
 800c902:	f7ff ffda 	bl	800c8ba <__sfputc_r>
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	d1f3      	bne.n	800c8f2 <__sfputs_r+0xa>
 800c90a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c90c <_vfiprintf_r>:
 800c90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c910:	460d      	mov	r5, r1
 800c912:	b09d      	sub	sp, #116	@ 0x74
 800c914:	4614      	mov	r4, r2
 800c916:	4698      	mov	r8, r3
 800c918:	4606      	mov	r6, r0
 800c91a:	b118      	cbz	r0, 800c924 <_vfiprintf_r+0x18>
 800c91c:	6a03      	ldr	r3, [r0, #32]
 800c91e:	b90b      	cbnz	r3, 800c924 <_vfiprintf_r+0x18>
 800c920:	f7fe f9bc 	bl	800ac9c <__sinit>
 800c924:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c926:	07d9      	lsls	r1, r3, #31
 800c928:	d405      	bmi.n	800c936 <_vfiprintf_r+0x2a>
 800c92a:	89ab      	ldrh	r3, [r5, #12]
 800c92c:	059a      	lsls	r2, r3, #22
 800c92e:	d402      	bmi.n	800c936 <_vfiprintf_r+0x2a>
 800c930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c932:	f7fe fada 	bl	800aeea <__retarget_lock_acquire_recursive>
 800c936:	89ab      	ldrh	r3, [r5, #12]
 800c938:	071b      	lsls	r3, r3, #28
 800c93a:	d501      	bpl.n	800c940 <_vfiprintf_r+0x34>
 800c93c:	692b      	ldr	r3, [r5, #16]
 800c93e:	b99b      	cbnz	r3, 800c968 <_vfiprintf_r+0x5c>
 800c940:	4629      	mov	r1, r5
 800c942:	4630      	mov	r0, r6
 800c944:	f000 f938 	bl	800cbb8 <__swsetup_r>
 800c948:	b170      	cbz	r0, 800c968 <_vfiprintf_r+0x5c>
 800c94a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c94c:	07dc      	lsls	r4, r3, #31
 800c94e:	d504      	bpl.n	800c95a <_vfiprintf_r+0x4e>
 800c950:	f04f 30ff 	mov.w	r0, #4294967295
 800c954:	b01d      	add	sp, #116	@ 0x74
 800c956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c95a:	89ab      	ldrh	r3, [r5, #12]
 800c95c:	0598      	lsls	r0, r3, #22
 800c95e:	d4f7      	bmi.n	800c950 <_vfiprintf_r+0x44>
 800c960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c962:	f7fe fac3 	bl	800aeec <__retarget_lock_release_recursive>
 800c966:	e7f3      	b.n	800c950 <_vfiprintf_r+0x44>
 800c968:	2300      	movs	r3, #0
 800c96a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c96c:	2320      	movs	r3, #32
 800c96e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c972:	f8cd 800c 	str.w	r8, [sp, #12]
 800c976:	2330      	movs	r3, #48	@ 0x30
 800c978:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb28 <_vfiprintf_r+0x21c>
 800c97c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c980:	f04f 0901 	mov.w	r9, #1
 800c984:	4623      	mov	r3, r4
 800c986:	469a      	mov	sl, r3
 800c988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c98c:	b10a      	cbz	r2, 800c992 <_vfiprintf_r+0x86>
 800c98e:	2a25      	cmp	r2, #37	@ 0x25
 800c990:	d1f9      	bne.n	800c986 <_vfiprintf_r+0x7a>
 800c992:	ebba 0b04 	subs.w	fp, sl, r4
 800c996:	d00b      	beq.n	800c9b0 <_vfiprintf_r+0xa4>
 800c998:	465b      	mov	r3, fp
 800c99a:	4622      	mov	r2, r4
 800c99c:	4629      	mov	r1, r5
 800c99e:	4630      	mov	r0, r6
 800c9a0:	f7ff ffa2 	bl	800c8e8 <__sfputs_r>
 800c9a4:	3001      	adds	r0, #1
 800c9a6:	f000 80a7 	beq.w	800caf8 <_vfiprintf_r+0x1ec>
 800c9aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9ac:	445a      	add	r2, fp
 800c9ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9b0:	f89a 3000 	ldrb.w	r3, [sl]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	f000 809f 	beq.w	800caf8 <_vfiprintf_r+0x1ec>
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c9c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9c4:	f10a 0a01 	add.w	sl, sl, #1
 800c9c8:	9304      	str	r3, [sp, #16]
 800c9ca:	9307      	str	r3, [sp, #28]
 800c9cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9d2:	4654      	mov	r4, sl
 800c9d4:	2205      	movs	r2, #5
 800c9d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9da:	4853      	ldr	r0, [pc, #332]	@ (800cb28 <_vfiprintf_r+0x21c>)
 800c9dc:	f7f3 fc20 	bl	8000220 <memchr>
 800c9e0:	9a04      	ldr	r2, [sp, #16]
 800c9e2:	b9d8      	cbnz	r0, 800ca1c <_vfiprintf_r+0x110>
 800c9e4:	06d1      	lsls	r1, r2, #27
 800c9e6:	bf44      	itt	mi
 800c9e8:	2320      	movmi	r3, #32
 800c9ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9ee:	0713      	lsls	r3, r2, #28
 800c9f0:	bf44      	itt	mi
 800c9f2:	232b      	movmi	r3, #43	@ 0x2b
 800c9f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9f8:	f89a 3000 	ldrb.w	r3, [sl]
 800c9fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9fe:	d015      	beq.n	800ca2c <_vfiprintf_r+0x120>
 800ca00:	9a07      	ldr	r2, [sp, #28]
 800ca02:	4654      	mov	r4, sl
 800ca04:	2000      	movs	r0, #0
 800ca06:	f04f 0c0a 	mov.w	ip, #10
 800ca0a:	4621      	mov	r1, r4
 800ca0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca10:	3b30      	subs	r3, #48	@ 0x30
 800ca12:	2b09      	cmp	r3, #9
 800ca14:	d94b      	bls.n	800caae <_vfiprintf_r+0x1a2>
 800ca16:	b1b0      	cbz	r0, 800ca46 <_vfiprintf_r+0x13a>
 800ca18:	9207      	str	r2, [sp, #28]
 800ca1a:	e014      	b.n	800ca46 <_vfiprintf_r+0x13a>
 800ca1c:	eba0 0308 	sub.w	r3, r0, r8
 800ca20:	fa09 f303 	lsl.w	r3, r9, r3
 800ca24:	4313      	orrs	r3, r2
 800ca26:	9304      	str	r3, [sp, #16]
 800ca28:	46a2      	mov	sl, r4
 800ca2a:	e7d2      	b.n	800c9d2 <_vfiprintf_r+0xc6>
 800ca2c:	9b03      	ldr	r3, [sp, #12]
 800ca2e:	1d19      	adds	r1, r3, #4
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	9103      	str	r1, [sp, #12]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	bfbb      	ittet	lt
 800ca38:	425b      	neglt	r3, r3
 800ca3a:	f042 0202 	orrlt.w	r2, r2, #2
 800ca3e:	9307      	strge	r3, [sp, #28]
 800ca40:	9307      	strlt	r3, [sp, #28]
 800ca42:	bfb8      	it	lt
 800ca44:	9204      	strlt	r2, [sp, #16]
 800ca46:	7823      	ldrb	r3, [r4, #0]
 800ca48:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca4a:	d10a      	bne.n	800ca62 <_vfiprintf_r+0x156>
 800ca4c:	7863      	ldrb	r3, [r4, #1]
 800ca4e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca50:	d132      	bne.n	800cab8 <_vfiprintf_r+0x1ac>
 800ca52:	9b03      	ldr	r3, [sp, #12]
 800ca54:	1d1a      	adds	r2, r3, #4
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	9203      	str	r2, [sp, #12]
 800ca5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca5e:	3402      	adds	r4, #2
 800ca60:	9305      	str	r3, [sp, #20]
 800ca62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb38 <_vfiprintf_r+0x22c>
 800ca66:	7821      	ldrb	r1, [r4, #0]
 800ca68:	2203      	movs	r2, #3
 800ca6a:	4650      	mov	r0, sl
 800ca6c:	f7f3 fbd8 	bl	8000220 <memchr>
 800ca70:	b138      	cbz	r0, 800ca82 <_vfiprintf_r+0x176>
 800ca72:	9b04      	ldr	r3, [sp, #16]
 800ca74:	eba0 000a 	sub.w	r0, r0, sl
 800ca78:	2240      	movs	r2, #64	@ 0x40
 800ca7a:	4082      	lsls	r2, r0
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	3401      	adds	r4, #1
 800ca80:	9304      	str	r3, [sp, #16]
 800ca82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca86:	4829      	ldr	r0, [pc, #164]	@ (800cb2c <_vfiprintf_r+0x220>)
 800ca88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca8c:	2206      	movs	r2, #6
 800ca8e:	f7f3 fbc7 	bl	8000220 <memchr>
 800ca92:	2800      	cmp	r0, #0
 800ca94:	d03f      	beq.n	800cb16 <_vfiprintf_r+0x20a>
 800ca96:	4b26      	ldr	r3, [pc, #152]	@ (800cb30 <_vfiprintf_r+0x224>)
 800ca98:	bb1b      	cbnz	r3, 800cae2 <_vfiprintf_r+0x1d6>
 800ca9a:	9b03      	ldr	r3, [sp, #12]
 800ca9c:	3307      	adds	r3, #7
 800ca9e:	f023 0307 	bic.w	r3, r3, #7
 800caa2:	3308      	adds	r3, #8
 800caa4:	9303      	str	r3, [sp, #12]
 800caa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caa8:	443b      	add	r3, r7
 800caaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800caac:	e76a      	b.n	800c984 <_vfiprintf_r+0x78>
 800caae:	fb0c 3202 	mla	r2, ip, r2, r3
 800cab2:	460c      	mov	r4, r1
 800cab4:	2001      	movs	r0, #1
 800cab6:	e7a8      	b.n	800ca0a <_vfiprintf_r+0xfe>
 800cab8:	2300      	movs	r3, #0
 800caba:	3401      	adds	r4, #1
 800cabc:	9305      	str	r3, [sp, #20]
 800cabe:	4619      	mov	r1, r3
 800cac0:	f04f 0c0a 	mov.w	ip, #10
 800cac4:	4620      	mov	r0, r4
 800cac6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800caca:	3a30      	subs	r2, #48	@ 0x30
 800cacc:	2a09      	cmp	r2, #9
 800cace:	d903      	bls.n	800cad8 <_vfiprintf_r+0x1cc>
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d0c6      	beq.n	800ca62 <_vfiprintf_r+0x156>
 800cad4:	9105      	str	r1, [sp, #20]
 800cad6:	e7c4      	b.n	800ca62 <_vfiprintf_r+0x156>
 800cad8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cadc:	4604      	mov	r4, r0
 800cade:	2301      	movs	r3, #1
 800cae0:	e7f0      	b.n	800cac4 <_vfiprintf_r+0x1b8>
 800cae2:	ab03      	add	r3, sp, #12
 800cae4:	9300      	str	r3, [sp, #0]
 800cae6:	462a      	mov	r2, r5
 800cae8:	4b12      	ldr	r3, [pc, #72]	@ (800cb34 <_vfiprintf_r+0x228>)
 800caea:	a904      	add	r1, sp, #16
 800caec:	4630      	mov	r0, r6
 800caee:	f7fd fc91 	bl	800a414 <_printf_float>
 800caf2:	4607      	mov	r7, r0
 800caf4:	1c78      	adds	r0, r7, #1
 800caf6:	d1d6      	bne.n	800caa6 <_vfiprintf_r+0x19a>
 800caf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cafa:	07d9      	lsls	r1, r3, #31
 800cafc:	d405      	bmi.n	800cb0a <_vfiprintf_r+0x1fe>
 800cafe:	89ab      	ldrh	r3, [r5, #12]
 800cb00:	059a      	lsls	r2, r3, #22
 800cb02:	d402      	bmi.n	800cb0a <_vfiprintf_r+0x1fe>
 800cb04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb06:	f7fe f9f1 	bl	800aeec <__retarget_lock_release_recursive>
 800cb0a:	89ab      	ldrh	r3, [r5, #12]
 800cb0c:	065b      	lsls	r3, r3, #25
 800cb0e:	f53f af1f 	bmi.w	800c950 <_vfiprintf_r+0x44>
 800cb12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cb14:	e71e      	b.n	800c954 <_vfiprintf_r+0x48>
 800cb16:	ab03      	add	r3, sp, #12
 800cb18:	9300      	str	r3, [sp, #0]
 800cb1a:	462a      	mov	r2, r5
 800cb1c:	4b05      	ldr	r3, [pc, #20]	@ (800cb34 <_vfiprintf_r+0x228>)
 800cb1e:	a904      	add	r1, sp, #16
 800cb20:	4630      	mov	r0, r6
 800cb22:	f7fd ff0f 	bl	800a944 <_printf_i>
 800cb26:	e7e4      	b.n	800caf2 <_vfiprintf_r+0x1e6>
 800cb28:	0800e430 	.word	0x0800e430
 800cb2c:	0800e43a 	.word	0x0800e43a
 800cb30:	0800a415 	.word	0x0800a415
 800cb34:	0800c8e9 	.word	0x0800c8e9
 800cb38:	0800e436 	.word	0x0800e436

0800cb3c <__swbuf_r>:
 800cb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb3e:	460e      	mov	r6, r1
 800cb40:	4614      	mov	r4, r2
 800cb42:	4605      	mov	r5, r0
 800cb44:	b118      	cbz	r0, 800cb4e <__swbuf_r+0x12>
 800cb46:	6a03      	ldr	r3, [r0, #32]
 800cb48:	b90b      	cbnz	r3, 800cb4e <__swbuf_r+0x12>
 800cb4a:	f7fe f8a7 	bl	800ac9c <__sinit>
 800cb4e:	69a3      	ldr	r3, [r4, #24]
 800cb50:	60a3      	str	r3, [r4, #8]
 800cb52:	89a3      	ldrh	r3, [r4, #12]
 800cb54:	071a      	lsls	r2, r3, #28
 800cb56:	d501      	bpl.n	800cb5c <__swbuf_r+0x20>
 800cb58:	6923      	ldr	r3, [r4, #16]
 800cb5a:	b943      	cbnz	r3, 800cb6e <__swbuf_r+0x32>
 800cb5c:	4621      	mov	r1, r4
 800cb5e:	4628      	mov	r0, r5
 800cb60:	f000 f82a 	bl	800cbb8 <__swsetup_r>
 800cb64:	b118      	cbz	r0, 800cb6e <__swbuf_r+0x32>
 800cb66:	f04f 37ff 	mov.w	r7, #4294967295
 800cb6a:	4638      	mov	r0, r7
 800cb6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	6922      	ldr	r2, [r4, #16]
 800cb72:	1a98      	subs	r0, r3, r2
 800cb74:	6963      	ldr	r3, [r4, #20]
 800cb76:	b2f6      	uxtb	r6, r6
 800cb78:	4283      	cmp	r3, r0
 800cb7a:	4637      	mov	r7, r6
 800cb7c:	dc05      	bgt.n	800cb8a <__swbuf_r+0x4e>
 800cb7e:	4621      	mov	r1, r4
 800cb80:	4628      	mov	r0, r5
 800cb82:	f7ff fda9 	bl	800c6d8 <_fflush_r>
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d1ed      	bne.n	800cb66 <__swbuf_r+0x2a>
 800cb8a:	68a3      	ldr	r3, [r4, #8]
 800cb8c:	3b01      	subs	r3, #1
 800cb8e:	60a3      	str	r3, [r4, #8]
 800cb90:	6823      	ldr	r3, [r4, #0]
 800cb92:	1c5a      	adds	r2, r3, #1
 800cb94:	6022      	str	r2, [r4, #0]
 800cb96:	701e      	strb	r6, [r3, #0]
 800cb98:	6962      	ldr	r2, [r4, #20]
 800cb9a:	1c43      	adds	r3, r0, #1
 800cb9c:	429a      	cmp	r2, r3
 800cb9e:	d004      	beq.n	800cbaa <__swbuf_r+0x6e>
 800cba0:	89a3      	ldrh	r3, [r4, #12]
 800cba2:	07db      	lsls	r3, r3, #31
 800cba4:	d5e1      	bpl.n	800cb6a <__swbuf_r+0x2e>
 800cba6:	2e0a      	cmp	r6, #10
 800cba8:	d1df      	bne.n	800cb6a <__swbuf_r+0x2e>
 800cbaa:	4621      	mov	r1, r4
 800cbac:	4628      	mov	r0, r5
 800cbae:	f7ff fd93 	bl	800c6d8 <_fflush_r>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	d0d9      	beq.n	800cb6a <__swbuf_r+0x2e>
 800cbb6:	e7d6      	b.n	800cb66 <__swbuf_r+0x2a>

0800cbb8 <__swsetup_r>:
 800cbb8:	b538      	push	{r3, r4, r5, lr}
 800cbba:	4b29      	ldr	r3, [pc, #164]	@ (800cc60 <__swsetup_r+0xa8>)
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	6818      	ldr	r0, [r3, #0]
 800cbc0:	460c      	mov	r4, r1
 800cbc2:	b118      	cbz	r0, 800cbcc <__swsetup_r+0x14>
 800cbc4:	6a03      	ldr	r3, [r0, #32]
 800cbc6:	b90b      	cbnz	r3, 800cbcc <__swsetup_r+0x14>
 800cbc8:	f7fe f868 	bl	800ac9c <__sinit>
 800cbcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbd0:	0719      	lsls	r1, r3, #28
 800cbd2:	d422      	bmi.n	800cc1a <__swsetup_r+0x62>
 800cbd4:	06da      	lsls	r2, r3, #27
 800cbd6:	d407      	bmi.n	800cbe8 <__swsetup_r+0x30>
 800cbd8:	2209      	movs	r2, #9
 800cbda:	602a      	str	r2, [r5, #0]
 800cbdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbe0:	81a3      	strh	r3, [r4, #12]
 800cbe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe6:	e033      	b.n	800cc50 <__swsetup_r+0x98>
 800cbe8:	0758      	lsls	r0, r3, #29
 800cbea:	d512      	bpl.n	800cc12 <__swsetup_r+0x5a>
 800cbec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbee:	b141      	cbz	r1, 800cc02 <__swsetup_r+0x4a>
 800cbf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbf4:	4299      	cmp	r1, r3
 800cbf6:	d002      	beq.n	800cbfe <__swsetup_r+0x46>
 800cbf8:	4628      	mov	r0, r5
 800cbfa:	f7fe ffc5 	bl	800bb88 <_free_r>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc02:	89a3      	ldrh	r3, [r4, #12]
 800cc04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc08:	81a3      	strh	r3, [r4, #12]
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	6063      	str	r3, [r4, #4]
 800cc0e:	6923      	ldr	r3, [r4, #16]
 800cc10:	6023      	str	r3, [r4, #0]
 800cc12:	89a3      	ldrh	r3, [r4, #12]
 800cc14:	f043 0308 	orr.w	r3, r3, #8
 800cc18:	81a3      	strh	r3, [r4, #12]
 800cc1a:	6923      	ldr	r3, [r4, #16]
 800cc1c:	b94b      	cbnz	r3, 800cc32 <__swsetup_r+0x7a>
 800cc1e:	89a3      	ldrh	r3, [r4, #12]
 800cc20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc28:	d003      	beq.n	800cc32 <__swsetup_r+0x7a>
 800cc2a:	4621      	mov	r1, r4
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	f000 f883 	bl	800cd38 <__smakebuf_r>
 800cc32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc36:	f013 0201 	ands.w	r2, r3, #1
 800cc3a:	d00a      	beq.n	800cc52 <__swsetup_r+0x9a>
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	60a2      	str	r2, [r4, #8]
 800cc40:	6962      	ldr	r2, [r4, #20]
 800cc42:	4252      	negs	r2, r2
 800cc44:	61a2      	str	r2, [r4, #24]
 800cc46:	6922      	ldr	r2, [r4, #16]
 800cc48:	b942      	cbnz	r2, 800cc5c <__swsetup_r+0xa4>
 800cc4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc4e:	d1c5      	bne.n	800cbdc <__swsetup_r+0x24>
 800cc50:	bd38      	pop	{r3, r4, r5, pc}
 800cc52:	0799      	lsls	r1, r3, #30
 800cc54:	bf58      	it	pl
 800cc56:	6962      	ldrpl	r2, [r4, #20]
 800cc58:	60a2      	str	r2, [r4, #8]
 800cc5a:	e7f4      	b.n	800cc46 <__swsetup_r+0x8e>
 800cc5c:	2000      	movs	r0, #0
 800cc5e:	e7f7      	b.n	800cc50 <__swsetup_r+0x98>
 800cc60:	20000028 	.word	0x20000028

0800cc64 <_raise_r>:
 800cc64:	291f      	cmp	r1, #31
 800cc66:	b538      	push	{r3, r4, r5, lr}
 800cc68:	4605      	mov	r5, r0
 800cc6a:	460c      	mov	r4, r1
 800cc6c:	d904      	bls.n	800cc78 <_raise_r+0x14>
 800cc6e:	2316      	movs	r3, #22
 800cc70:	6003      	str	r3, [r0, #0]
 800cc72:	f04f 30ff 	mov.w	r0, #4294967295
 800cc76:	bd38      	pop	{r3, r4, r5, pc}
 800cc78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cc7a:	b112      	cbz	r2, 800cc82 <_raise_r+0x1e>
 800cc7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc80:	b94b      	cbnz	r3, 800cc96 <_raise_r+0x32>
 800cc82:	4628      	mov	r0, r5
 800cc84:	f000 f830 	bl	800cce8 <_getpid_r>
 800cc88:	4622      	mov	r2, r4
 800cc8a:	4601      	mov	r1, r0
 800cc8c:	4628      	mov	r0, r5
 800cc8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc92:	f000 b817 	b.w	800ccc4 <_kill_r>
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	d00a      	beq.n	800ccb0 <_raise_r+0x4c>
 800cc9a:	1c59      	adds	r1, r3, #1
 800cc9c:	d103      	bne.n	800cca6 <_raise_r+0x42>
 800cc9e:	2316      	movs	r3, #22
 800cca0:	6003      	str	r3, [r0, #0]
 800cca2:	2001      	movs	r0, #1
 800cca4:	e7e7      	b.n	800cc76 <_raise_r+0x12>
 800cca6:	2100      	movs	r1, #0
 800cca8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ccac:	4620      	mov	r0, r4
 800ccae:	4798      	blx	r3
 800ccb0:	2000      	movs	r0, #0
 800ccb2:	e7e0      	b.n	800cc76 <_raise_r+0x12>

0800ccb4 <raise>:
 800ccb4:	4b02      	ldr	r3, [pc, #8]	@ (800ccc0 <raise+0xc>)
 800ccb6:	4601      	mov	r1, r0
 800ccb8:	6818      	ldr	r0, [r3, #0]
 800ccba:	f7ff bfd3 	b.w	800cc64 <_raise_r>
 800ccbe:	bf00      	nop
 800ccc0:	20000028 	.word	0x20000028

0800ccc4 <_kill_r>:
 800ccc4:	b538      	push	{r3, r4, r5, lr}
 800ccc6:	4d07      	ldr	r5, [pc, #28]	@ (800cce4 <_kill_r+0x20>)
 800ccc8:	2300      	movs	r3, #0
 800ccca:	4604      	mov	r4, r0
 800cccc:	4608      	mov	r0, r1
 800ccce:	4611      	mov	r1, r2
 800ccd0:	602b      	str	r3, [r5, #0]
 800ccd2:	f7f5 ff8d 	bl	8002bf0 <_kill>
 800ccd6:	1c43      	adds	r3, r0, #1
 800ccd8:	d102      	bne.n	800cce0 <_kill_r+0x1c>
 800ccda:	682b      	ldr	r3, [r5, #0]
 800ccdc:	b103      	cbz	r3, 800cce0 <_kill_r+0x1c>
 800ccde:	6023      	str	r3, [r4, #0]
 800cce0:	bd38      	pop	{r3, r4, r5, pc}
 800cce2:	bf00      	nop
 800cce4:	20000824 	.word	0x20000824

0800cce8 <_getpid_r>:
 800cce8:	f7f5 bf7a 	b.w	8002be0 <_getpid>

0800ccec <__swhatbuf_r>:
 800ccec:	b570      	push	{r4, r5, r6, lr}
 800ccee:	460c      	mov	r4, r1
 800ccf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccf4:	2900      	cmp	r1, #0
 800ccf6:	b096      	sub	sp, #88	@ 0x58
 800ccf8:	4615      	mov	r5, r2
 800ccfa:	461e      	mov	r6, r3
 800ccfc:	da0d      	bge.n	800cd1a <__swhatbuf_r+0x2e>
 800ccfe:	89a3      	ldrh	r3, [r4, #12]
 800cd00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cd04:	f04f 0100 	mov.w	r1, #0
 800cd08:	bf14      	ite	ne
 800cd0a:	2340      	movne	r3, #64	@ 0x40
 800cd0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cd10:	2000      	movs	r0, #0
 800cd12:	6031      	str	r1, [r6, #0]
 800cd14:	602b      	str	r3, [r5, #0]
 800cd16:	b016      	add	sp, #88	@ 0x58
 800cd18:	bd70      	pop	{r4, r5, r6, pc}
 800cd1a:	466a      	mov	r2, sp
 800cd1c:	f000 f848 	bl	800cdb0 <_fstat_r>
 800cd20:	2800      	cmp	r0, #0
 800cd22:	dbec      	blt.n	800ccfe <__swhatbuf_r+0x12>
 800cd24:	9901      	ldr	r1, [sp, #4]
 800cd26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cd2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cd2e:	4259      	negs	r1, r3
 800cd30:	4159      	adcs	r1, r3
 800cd32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cd36:	e7eb      	b.n	800cd10 <__swhatbuf_r+0x24>

0800cd38 <__smakebuf_r>:
 800cd38:	898b      	ldrh	r3, [r1, #12]
 800cd3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd3c:	079d      	lsls	r5, r3, #30
 800cd3e:	4606      	mov	r6, r0
 800cd40:	460c      	mov	r4, r1
 800cd42:	d507      	bpl.n	800cd54 <__smakebuf_r+0x1c>
 800cd44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd48:	6023      	str	r3, [r4, #0]
 800cd4a:	6123      	str	r3, [r4, #16]
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	6163      	str	r3, [r4, #20]
 800cd50:	b003      	add	sp, #12
 800cd52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd54:	ab01      	add	r3, sp, #4
 800cd56:	466a      	mov	r2, sp
 800cd58:	f7ff ffc8 	bl	800ccec <__swhatbuf_r>
 800cd5c:	9f00      	ldr	r7, [sp, #0]
 800cd5e:	4605      	mov	r5, r0
 800cd60:	4639      	mov	r1, r7
 800cd62:	4630      	mov	r0, r6
 800cd64:	f7fd fa2a 	bl	800a1bc <_malloc_r>
 800cd68:	b948      	cbnz	r0, 800cd7e <__smakebuf_r+0x46>
 800cd6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd6e:	059a      	lsls	r2, r3, #22
 800cd70:	d4ee      	bmi.n	800cd50 <__smakebuf_r+0x18>
 800cd72:	f023 0303 	bic.w	r3, r3, #3
 800cd76:	f043 0302 	orr.w	r3, r3, #2
 800cd7a:	81a3      	strh	r3, [r4, #12]
 800cd7c:	e7e2      	b.n	800cd44 <__smakebuf_r+0xc>
 800cd7e:	89a3      	ldrh	r3, [r4, #12]
 800cd80:	6020      	str	r0, [r4, #0]
 800cd82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd86:	81a3      	strh	r3, [r4, #12]
 800cd88:	9b01      	ldr	r3, [sp, #4]
 800cd8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd8e:	b15b      	cbz	r3, 800cda8 <__smakebuf_r+0x70>
 800cd90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd94:	4630      	mov	r0, r6
 800cd96:	f000 f81d 	bl	800cdd4 <_isatty_r>
 800cd9a:	b128      	cbz	r0, 800cda8 <__smakebuf_r+0x70>
 800cd9c:	89a3      	ldrh	r3, [r4, #12]
 800cd9e:	f023 0303 	bic.w	r3, r3, #3
 800cda2:	f043 0301 	orr.w	r3, r3, #1
 800cda6:	81a3      	strh	r3, [r4, #12]
 800cda8:	89a3      	ldrh	r3, [r4, #12]
 800cdaa:	431d      	orrs	r5, r3
 800cdac:	81a5      	strh	r5, [r4, #12]
 800cdae:	e7cf      	b.n	800cd50 <__smakebuf_r+0x18>

0800cdb0 <_fstat_r>:
 800cdb0:	b538      	push	{r3, r4, r5, lr}
 800cdb2:	4d07      	ldr	r5, [pc, #28]	@ (800cdd0 <_fstat_r+0x20>)
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	4608      	mov	r0, r1
 800cdba:	4611      	mov	r1, r2
 800cdbc:	602b      	str	r3, [r5, #0]
 800cdbe:	f7f5 ff77 	bl	8002cb0 <_fstat>
 800cdc2:	1c43      	adds	r3, r0, #1
 800cdc4:	d102      	bne.n	800cdcc <_fstat_r+0x1c>
 800cdc6:	682b      	ldr	r3, [r5, #0]
 800cdc8:	b103      	cbz	r3, 800cdcc <_fstat_r+0x1c>
 800cdca:	6023      	str	r3, [r4, #0]
 800cdcc:	bd38      	pop	{r3, r4, r5, pc}
 800cdce:	bf00      	nop
 800cdd0:	20000824 	.word	0x20000824

0800cdd4 <_isatty_r>:
 800cdd4:	b538      	push	{r3, r4, r5, lr}
 800cdd6:	4d06      	ldr	r5, [pc, #24]	@ (800cdf0 <_isatty_r+0x1c>)
 800cdd8:	2300      	movs	r3, #0
 800cdda:	4604      	mov	r4, r0
 800cddc:	4608      	mov	r0, r1
 800cdde:	602b      	str	r3, [r5, #0]
 800cde0:	f7f5 ff76 	bl	8002cd0 <_isatty>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	d102      	bne.n	800cdee <_isatty_r+0x1a>
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	b103      	cbz	r3, 800cdee <_isatty_r+0x1a>
 800cdec:	6023      	str	r3, [r4, #0]
 800cdee:	bd38      	pop	{r3, r4, r5, pc}
 800cdf0:	20000824 	.word	0x20000824

0800cdf4 <sinf>:
 800cdf4:	ee10 3a10 	vmov	r3, s0
 800cdf8:	b507      	push	{r0, r1, r2, lr}
 800cdfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ce78 <sinf+0x84>)
 800cdfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d807      	bhi.n	800ce14 <sinf+0x20>
 800ce04:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800ce7c <sinf+0x88>
 800ce08:	2000      	movs	r0, #0
 800ce0a:	b003      	add	sp, #12
 800ce0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce10:	f000 b88e 	b.w	800cf30 <__kernel_sinf>
 800ce14:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ce18:	d304      	bcc.n	800ce24 <sinf+0x30>
 800ce1a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ce1e:	b003      	add	sp, #12
 800ce20:	f85d fb04 	ldr.w	pc, [sp], #4
 800ce24:	4668      	mov	r0, sp
 800ce26:	f000 f8cb 	bl	800cfc0 <__ieee754_rem_pio2f>
 800ce2a:	f000 0003 	and.w	r0, r0, #3
 800ce2e:	2801      	cmp	r0, #1
 800ce30:	d00a      	beq.n	800ce48 <sinf+0x54>
 800ce32:	2802      	cmp	r0, #2
 800ce34:	d00f      	beq.n	800ce56 <sinf+0x62>
 800ce36:	b9c0      	cbnz	r0, 800ce6a <sinf+0x76>
 800ce38:	eddd 0a01 	vldr	s1, [sp, #4]
 800ce3c:	ed9d 0a00 	vldr	s0, [sp]
 800ce40:	2001      	movs	r0, #1
 800ce42:	f000 f875 	bl	800cf30 <__kernel_sinf>
 800ce46:	e7ea      	b.n	800ce1e <sinf+0x2a>
 800ce48:	eddd 0a01 	vldr	s1, [sp, #4]
 800ce4c:	ed9d 0a00 	vldr	s0, [sp]
 800ce50:	f000 f816 	bl	800ce80 <__kernel_cosf>
 800ce54:	e7e3      	b.n	800ce1e <sinf+0x2a>
 800ce56:	eddd 0a01 	vldr	s1, [sp, #4]
 800ce5a:	ed9d 0a00 	vldr	s0, [sp]
 800ce5e:	2001      	movs	r0, #1
 800ce60:	f000 f866 	bl	800cf30 <__kernel_sinf>
 800ce64:	eeb1 0a40 	vneg.f32	s0, s0
 800ce68:	e7d9      	b.n	800ce1e <sinf+0x2a>
 800ce6a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ce6e:	ed9d 0a00 	vldr	s0, [sp]
 800ce72:	f000 f805 	bl	800ce80 <__kernel_cosf>
 800ce76:	e7f5      	b.n	800ce64 <sinf+0x70>
 800ce78:	3f490fd8 	.word	0x3f490fd8
 800ce7c:	00000000 	.word	0x00000000

0800ce80 <__kernel_cosf>:
 800ce80:	ee10 3a10 	vmov	r3, s0
 800ce84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce88:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ce8c:	eef0 6a40 	vmov.f32	s13, s0
 800ce90:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ce94:	d204      	bcs.n	800cea0 <__kernel_cosf+0x20>
 800ce96:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ce9a:	ee17 2a90 	vmov	r2, s15
 800ce9e:	b342      	cbz	r2, 800cef2 <__kernel_cosf+0x72>
 800cea0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cea4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800cf10 <__kernel_cosf+0x90>
 800cea8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800cf14 <__kernel_cosf+0x94>
 800ceac:	4a1a      	ldr	r2, [pc, #104]	@ (800cf18 <__kernel_cosf+0x98>)
 800ceae:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cf1c <__kernel_cosf+0x9c>
 800ceb8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cebc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800cf20 <__kernel_cosf+0xa0>
 800cec0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cec4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800cf24 <__kernel_cosf+0xa4>
 800cec8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cecc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800cf28 <__kernel_cosf+0xa8>
 800ced0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ced4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ced8:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cedc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cee0:	eee7 0a06 	vfma.f32	s1, s14, s12
 800cee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cee8:	d804      	bhi.n	800cef4 <__kernel_cosf+0x74>
 800ceea:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ceee:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cef2:	4770      	bx	lr
 800cef4:	4a0d      	ldr	r2, [pc, #52]	@ (800cf2c <__kernel_cosf+0xac>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	bf9a      	itte	ls
 800cefa:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800cefe:	ee07 3a10 	vmovls	s14, r3
 800cf02:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800cf06:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cf0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf0e:	e7ec      	b.n	800ceea <__kernel_cosf+0x6a>
 800cf10:	ad47d74e 	.word	0xad47d74e
 800cf14:	310f74f6 	.word	0x310f74f6
 800cf18:	3e999999 	.word	0x3e999999
 800cf1c:	b493f27c 	.word	0xb493f27c
 800cf20:	37d00d01 	.word	0x37d00d01
 800cf24:	bab60b61 	.word	0xbab60b61
 800cf28:	3d2aaaab 	.word	0x3d2aaaab
 800cf2c:	3f480000 	.word	0x3f480000

0800cf30 <__kernel_sinf>:
 800cf30:	ee10 3a10 	vmov	r3, s0
 800cf34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf38:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cf3c:	d204      	bcs.n	800cf48 <__kernel_sinf+0x18>
 800cf3e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cf42:	ee17 3a90 	vmov	r3, s15
 800cf46:	b35b      	cbz	r3, 800cfa0 <__kernel_sinf+0x70>
 800cf48:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cf4c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cfa4 <__kernel_sinf+0x74>
 800cf50:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800cfa8 <__kernel_sinf+0x78>
 800cf54:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cf58:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800cfac <__kernel_sinf+0x7c>
 800cf5c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cf60:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800cfb0 <__kernel_sinf+0x80>
 800cf64:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cf68:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800cfb4 <__kernel_sinf+0x84>
 800cf6c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800cf70:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cf74:	b930      	cbnz	r0, 800cf84 <__kernel_sinf+0x54>
 800cf76:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800cfb8 <__kernel_sinf+0x88>
 800cf7a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cf7e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800cf82:	4770      	bx	lr
 800cf84:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cf88:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800cf8c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800cf90:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800cf94:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800cfbc <__kernel_sinf+0x8c>
 800cf98:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800cf9c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800cfa0:	4770      	bx	lr
 800cfa2:	bf00      	nop
 800cfa4:	2f2ec9d3 	.word	0x2f2ec9d3
 800cfa8:	b2d72f34 	.word	0xb2d72f34
 800cfac:	3638ef1b 	.word	0x3638ef1b
 800cfb0:	b9500d01 	.word	0xb9500d01
 800cfb4:	3c088889 	.word	0x3c088889
 800cfb8:	be2aaaab 	.word	0xbe2aaaab
 800cfbc:	3e2aaaab 	.word	0x3e2aaaab

0800cfc0 <__ieee754_rem_pio2f>:
 800cfc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfc2:	ee10 6a10 	vmov	r6, s0
 800cfc6:	4b88      	ldr	r3, [pc, #544]	@ (800d1e8 <__ieee754_rem_pio2f+0x228>)
 800cfc8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800cfcc:	429d      	cmp	r5, r3
 800cfce:	b087      	sub	sp, #28
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	d805      	bhi.n	800cfe0 <__ieee754_rem_pio2f+0x20>
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	ed80 0a00 	vstr	s0, [r0]
 800cfda:	6043      	str	r3, [r0, #4]
 800cfdc:	2000      	movs	r0, #0
 800cfde:	e022      	b.n	800d026 <__ieee754_rem_pio2f+0x66>
 800cfe0:	4b82      	ldr	r3, [pc, #520]	@ (800d1ec <__ieee754_rem_pio2f+0x22c>)
 800cfe2:	429d      	cmp	r5, r3
 800cfe4:	d83a      	bhi.n	800d05c <__ieee754_rem_pio2f+0x9c>
 800cfe6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800cfea:	2e00      	cmp	r6, #0
 800cfec:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d1f0 <__ieee754_rem_pio2f+0x230>
 800cff0:	4a80      	ldr	r2, [pc, #512]	@ (800d1f4 <__ieee754_rem_pio2f+0x234>)
 800cff2:	f023 030f 	bic.w	r3, r3, #15
 800cff6:	dd18      	ble.n	800d02a <__ieee754_rem_pio2f+0x6a>
 800cff8:	4293      	cmp	r3, r2
 800cffa:	ee70 7a47 	vsub.f32	s15, s0, s14
 800cffe:	bf09      	itett	eq
 800d000:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d1f8 <__ieee754_rem_pio2f+0x238>
 800d004:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d1fc <__ieee754_rem_pio2f+0x23c>
 800d008:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d200 <__ieee754_rem_pio2f+0x240>
 800d00c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d010:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800d014:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d018:	ed80 7a00 	vstr	s14, [r0]
 800d01c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d020:	edc0 7a01 	vstr	s15, [r0, #4]
 800d024:	2001      	movs	r0, #1
 800d026:	b007      	add	sp, #28
 800d028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d02a:	4293      	cmp	r3, r2
 800d02c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d030:	bf09      	itett	eq
 800d032:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d1f8 <__ieee754_rem_pio2f+0x238>
 800d036:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d1fc <__ieee754_rem_pio2f+0x23c>
 800d03a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d200 <__ieee754_rem_pio2f+0x240>
 800d03e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d042:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d046:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d04a:	ed80 7a00 	vstr	s14, [r0]
 800d04e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d052:	edc0 7a01 	vstr	s15, [r0, #4]
 800d056:	f04f 30ff 	mov.w	r0, #4294967295
 800d05a:	e7e4      	b.n	800d026 <__ieee754_rem_pio2f+0x66>
 800d05c:	4b69      	ldr	r3, [pc, #420]	@ (800d204 <__ieee754_rem_pio2f+0x244>)
 800d05e:	429d      	cmp	r5, r3
 800d060:	d873      	bhi.n	800d14a <__ieee754_rem_pio2f+0x18a>
 800d062:	f000 f8dd 	bl	800d220 <fabsf>
 800d066:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d208 <__ieee754_rem_pio2f+0x248>
 800d06a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d06e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d072:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d07a:	ee17 0a90 	vmov	r0, s15
 800d07e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d1f0 <__ieee754_rem_pio2f+0x230>
 800d082:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d086:	281f      	cmp	r0, #31
 800d088:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d1fc <__ieee754_rem_pio2f+0x23c>
 800d08c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d090:	eeb1 6a47 	vneg.f32	s12, s14
 800d094:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d098:	ee16 1a90 	vmov	r1, s13
 800d09c:	dc09      	bgt.n	800d0b2 <__ieee754_rem_pio2f+0xf2>
 800d09e:	4a5b      	ldr	r2, [pc, #364]	@ (800d20c <__ieee754_rem_pio2f+0x24c>)
 800d0a0:	1e47      	subs	r7, r0, #1
 800d0a2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d0a6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800d0aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d107      	bne.n	800d0c2 <__ieee754_rem_pio2f+0x102>
 800d0b2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800d0b6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800d0ba:	2a08      	cmp	r2, #8
 800d0bc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800d0c0:	dc14      	bgt.n	800d0ec <__ieee754_rem_pio2f+0x12c>
 800d0c2:	6021      	str	r1, [r4, #0]
 800d0c4:	ed94 7a00 	vldr	s14, [r4]
 800d0c8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d0cc:	2e00      	cmp	r6, #0
 800d0ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d0d2:	ed84 0a01 	vstr	s0, [r4, #4]
 800d0d6:	daa6      	bge.n	800d026 <__ieee754_rem_pio2f+0x66>
 800d0d8:	eeb1 7a47 	vneg.f32	s14, s14
 800d0dc:	eeb1 0a40 	vneg.f32	s0, s0
 800d0e0:	ed84 7a00 	vstr	s14, [r4]
 800d0e4:	ed84 0a01 	vstr	s0, [r4, #4]
 800d0e8:	4240      	negs	r0, r0
 800d0ea:	e79c      	b.n	800d026 <__ieee754_rem_pio2f+0x66>
 800d0ec:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d1f8 <__ieee754_rem_pio2f+0x238>
 800d0f0:	eef0 6a40 	vmov.f32	s13, s0
 800d0f4:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d0f8:	ee70 7a66 	vsub.f32	s15, s0, s13
 800d0fc:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d100:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d200 <__ieee754_rem_pio2f+0x240>
 800d104:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d108:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d10c:	ee15 2a90 	vmov	r2, s11
 800d110:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d114:	1a5b      	subs	r3, r3, r1
 800d116:	2b19      	cmp	r3, #25
 800d118:	dc04      	bgt.n	800d124 <__ieee754_rem_pio2f+0x164>
 800d11a:	edc4 5a00 	vstr	s11, [r4]
 800d11e:	eeb0 0a66 	vmov.f32	s0, s13
 800d122:	e7cf      	b.n	800d0c4 <__ieee754_rem_pio2f+0x104>
 800d124:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d210 <__ieee754_rem_pio2f+0x250>
 800d128:	eeb0 0a66 	vmov.f32	s0, s13
 800d12c:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d130:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d134:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d214 <__ieee754_rem_pio2f+0x254>
 800d138:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d13c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d140:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d144:	ed84 7a00 	vstr	s14, [r4]
 800d148:	e7bc      	b.n	800d0c4 <__ieee754_rem_pio2f+0x104>
 800d14a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800d14e:	d306      	bcc.n	800d15e <__ieee754_rem_pio2f+0x19e>
 800d150:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d154:	edc0 7a01 	vstr	s15, [r0, #4]
 800d158:	edc0 7a00 	vstr	s15, [r0]
 800d15c:	e73e      	b.n	800cfdc <__ieee754_rem_pio2f+0x1c>
 800d15e:	15ea      	asrs	r2, r5, #23
 800d160:	3a86      	subs	r2, #134	@ 0x86
 800d162:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d166:	ee07 3a90 	vmov	s15, r3
 800d16a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d16e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d218 <__ieee754_rem_pio2f+0x258>
 800d172:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d176:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d17a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d17e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d182:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d186:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d18a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d18e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d196:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d19e:	edcd 7a05 	vstr	s15, [sp, #20]
 800d1a2:	d11e      	bne.n	800d1e2 <__ieee754_rem_pio2f+0x222>
 800d1a4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d1a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ac:	bf0c      	ite	eq
 800d1ae:	2301      	moveq	r3, #1
 800d1b0:	2302      	movne	r3, #2
 800d1b2:	491a      	ldr	r1, [pc, #104]	@ (800d21c <__ieee754_rem_pio2f+0x25c>)
 800d1b4:	9101      	str	r1, [sp, #4]
 800d1b6:	2102      	movs	r1, #2
 800d1b8:	9100      	str	r1, [sp, #0]
 800d1ba:	a803      	add	r0, sp, #12
 800d1bc:	4621      	mov	r1, r4
 800d1be:	f000 f837 	bl	800d230 <__kernel_rem_pio2f>
 800d1c2:	2e00      	cmp	r6, #0
 800d1c4:	f6bf af2f 	bge.w	800d026 <__ieee754_rem_pio2f+0x66>
 800d1c8:	edd4 7a00 	vldr	s15, [r4]
 800d1cc:	eef1 7a67 	vneg.f32	s15, s15
 800d1d0:	edc4 7a00 	vstr	s15, [r4]
 800d1d4:	edd4 7a01 	vldr	s15, [r4, #4]
 800d1d8:	eef1 7a67 	vneg.f32	s15, s15
 800d1dc:	edc4 7a01 	vstr	s15, [r4, #4]
 800d1e0:	e782      	b.n	800d0e8 <__ieee754_rem_pio2f+0x128>
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	e7e5      	b.n	800d1b2 <__ieee754_rem_pio2f+0x1f2>
 800d1e6:	bf00      	nop
 800d1e8:	3f490fd8 	.word	0x3f490fd8
 800d1ec:	4016cbe3 	.word	0x4016cbe3
 800d1f0:	3fc90f80 	.word	0x3fc90f80
 800d1f4:	3fc90fd0 	.word	0x3fc90fd0
 800d1f8:	37354400 	.word	0x37354400
 800d1fc:	37354443 	.word	0x37354443
 800d200:	2e85a308 	.word	0x2e85a308
 800d204:	43490f80 	.word	0x43490f80
 800d208:	3f22f984 	.word	0x3f22f984
 800d20c:	0800e588 	.word	0x0800e588
 800d210:	2e85a300 	.word	0x2e85a300
 800d214:	248d3132 	.word	0x248d3132
 800d218:	43800000 	.word	0x43800000
 800d21c:	0800e608 	.word	0x0800e608

0800d220 <fabsf>:
 800d220:	ee10 3a10 	vmov	r3, s0
 800d224:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d228:	ee00 3a10 	vmov	s0, r3
 800d22c:	4770      	bx	lr
	...

0800d230 <__kernel_rem_pio2f>:
 800d230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d234:	ed2d 8b04 	vpush	{d8-d9}
 800d238:	b0d9      	sub	sp, #356	@ 0x164
 800d23a:	4690      	mov	r8, r2
 800d23c:	9001      	str	r0, [sp, #4]
 800d23e:	4ab9      	ldr	r2, [pc, #740]	@ (800d524 <__kernel_rem_pio2f+0x2f4>)
 800d240:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d242:	f118 0f04 	cmn.w	r8, #4
 800d246:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d24a:	460f      	mov	r7, r1
 800d24c:	f103 3bff 	add.w	fp, r3, #4294967295
 800d250:	db27      	blt.n	800d2a2 <__kernel_rem_pio2f+0x72>
 800d252:	f1b8 0203 	subs.w	r2, r8, #3
 800d256:	bf48      	it	mi
 800d258:	f108 0204 	addmi.w	r2, r8, #4
 800d25c:	10d2      	asrs	r2, r2, #3
 800d25e:	1c55      	adds	r5, r2, #1
 800d260:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d262:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d266:	00e8      	lsls	r0, r5, #3
 800d268:	eba2 060b 	sub.w	r6, r2, fp
 800d26c:	9002      	str	r0, [sp, #8]
 800d26e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800d272:	eb0a 0c0b 	add.w	ip, sl, fp
 800d276:	ac1c      	add	r4, sp, #112	@ 0x70
 800d278:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800d27c:	2000      	movs	r0, #0
 800d27e:	4560      	cmp	r0, ip
 800d280:	dd11      	ble.n	800d2a6 <__kernel_rem_pio2f+0x76>
 800d282:	a91c      	add	r1, sp, #112	@ 0x70
 800d284:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800d288:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800d28c:	f04f 0c00 	mov.w	ip, #0
 800d290:	45d4      	cmp	ip, sl
 800d292:	dc27      	bgt.n	800d2e4 <__kernel_rem_pio2f+0xb4>
 800d294:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d298:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d29c:	4606      	mov	r6, r0
 800d29e:	2400      	movs	r4, #0
 800d2a0:	e016      	b.n	800d2d0 <__kernel_rem_pio2f+0xa0>
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	e7db      	b.n	800d25e <__kernel_rem_pio2f+0x2e>
 800d2a6:	42c6      	cmn	r6, r0
 800d2a8:	bf5d      	ittte	pl
 800d2aa:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800d2ae:	ee07 1a90 	vmovpl	s15, r1
 800d2b2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d2b6:	eef0 7a47 	vmovmi.f32	s15, s14
 800d2ba:	ece4 7a01 	vstmia	r4!, {s15}
 800d2be:	3001      	adds	r0, #1
 800d2c0:	e7dd      	b.n	800d27e <__kernel_rem_pio2f+0x4e>
 800d2c2:	ecfe 6a01 	vldmia	lr!, {s13}
 800d2c6:	ed96 7a00 	vldr	s14, [r6]
 800d2ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d2ce:	3401      	adds	r4, #1
 800d2d0:	455c      	cmp	r4, fp
 800d2d2:	f1a6 0604 	sub.w	r6, r6, #4
 800d2d6:	ddf4      	ble.n	800d2c2 <__kernel_rem_pio2f+0x92>
 800d2d8:	ece9 7a01 	vstmia	r9!, {s15}
 800d2dc:	f10c 0c01 	add.w	ip, ip, #1
 800d2e0:	3004      	adds	r0, #4
 800d2e2:	e7d5      	b.n	800d290 <__kernel_rem_pio2f+0x60>
 800d2e4:	a908      	add	r1, sp, #32
 800d2e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2ea:	9104      	str	r1, [sp, #16]
 800d2ec:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800d2ee:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800d530 <__kernel_rem_pio2f+0x300>
 800d2f2:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800d52c <__kernel_rem_pio2f+0x2fc>
 800d2f6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800d2fa:	9203      	str	r2, [sp, #12]
 800d2fc:	4654      	mov	r4, sl
 800d2fe:	00a2      	lsls	r2, r4, #2
 800d300:	9205      	str	r2, [sp, #20]
 800d302:	aa58      	add	r2, sp, #352	@ 0x160
 800d304:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800d308:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800d30c:	a944      	add	r1, sp, #272	@ 0x110
 800d30e:	aa08      	add	r2, sp, #32
 800d310:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800d314:	4694      	mov	ip, r2
 800d316:	4626      	mov	r6, r4
 800d318:	2e00      	cmp	r6, #0
 800d31a:	f1a0 0004 	sub.w	r0, r0, #4
 800d31e:	dc4c      	bgt.n	800d3ba <__kernel_rem_pio2f+0x18a>
 800d320:	4628      	mov	r0, r5
 800d322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d326:	f000 f9f5 	bl	800d714 <scalbnf>
 800d32a:	eeb0 8a40 	vmov.f32	s16, s0
 800d32e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800d332:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d336:	f000 fa53 	bl	800d7e0 <floorf>
 800d33a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800d33e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d342:	2d00      	cmp	r5, #0
 800d344:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d348:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d34c:	ee17 9a90 	vmov	r9, s15
 800d350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d354:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d358:	dd41      	ble.n	800d3de <__kernel_rem_pio2f+0x1ae>
 800d35a:	f104 3cff 	add.w	ip, r4, #4294967295
 800d35e:	a908      	add	r1, sp, #32
 800d360:	f1c5 0e08 	rsb	lr, r5, #8
 800d364:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800d368:	fa46 f00e 	asr.w	r0, r6, lr
 800d36c:	4481      	add	r9, r0
 800d36e:	fa00 f00e 	lsl.w	r0, r0, lr
 800d372:	1a36      	subs	r6, r6, r0
 800d374:	f1c5 0007 	rsb	r0, r5, #7
 800d378:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800d37c:	4106      	asrs	r6, r0
 800d37e:	2e00      	cmp	r6, #0
 800d380:	dd3c      	ble.n	800d3fc <__kernel_rem_pio2f+0x1cc>
 800d382:	f04f 0e00 	mov.w	lr, #0
 800d386:	f109 0901 	add.w	r9, r9, #1
 800d38a:	4670      	mov	r0, lr
 800d38c:	4574      	cmp	r4, lr
 800d38e:	dc68      	bgt.n	800d462 <__kernel_rem_pio2f+0x232>
 800d390:	2d00      	cmp	r5, #0
 800d392:	dd03      	ble.n	800d39c <__kernel_rem_pio2f+0x16c>
 800d394:	2d01      	cmp	r5, #1
 800d396:	d074      	beq.n	800d482 <__kernel_rem_pio2f+0x252>
 800d398:	2d02      	cmp	r5, #2
 800d39a:	d07d      	beq.n	800d498 <__kernel_rem_pio2f+0x268>
 800d39c:	2e02      	cmp	r6, #2
 800d39e:	d12d      	bne.n	800d3fc <__kernel_rem_pio2f+0x1cc>
 800d3a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d3a4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d3a8:	b340      	cbz	r0, 800d3fc <__kernel_rem_pio2f+0x1cc>
 800d3aa:	4628      	mov	r0, r5
 800d3ac:	9306      	str	r3, [sp, #24]
 800d3ae:	f000 f9b1 	bl	800d714 <scalbnf>
 800d3b2:	9b06      	ldr	r3, [sp, #24]
 800d3b4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d3b8:	e020      	b.n	800d3fc <__kernel_rem_pio2f+0x1cc>
 800d3ba:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d3be:	3e01      	subs	r6, #1
 800d3c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3c8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d3cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d3d0:	ecac 0a01 	vstmia	ip!, {s0}
 800d3d4:	ed90 0a00 	vldr	s0, [r0]
 800d3d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d3dc:	e79c      	b.n	800d318 <__kernel_rem_pio2f+0xe8>
 800d3de:	d105      	bne.n	800d3ec <__kernel_rem_pio2f+0x1bc>
 800d3e0:	1e60      	subs	r0, r4, #1
 800d3e2:	a908      	add	r1, sp, #32
 800d3e4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800d3e8:	11f6      	asrs	r6, r6, #7
 800d3ea:	e7c8      	b.n	800d37e <__kernel_rem_pio2f+0x14e>
 800d3ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d3f0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f8:	da31      	bge.n	800d45e <__kernel_rem_pio2f+0x22e>
 800d3fa:	2600      	movs	r6, #0
 800d3fc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d404:	f040 8098 	bne.w	800d538 <__kernel_rem_pio2f+0x308>
 800d408:	1e60      	subs	r0, r4, #1
 800d40a:	2200      	movs	r2, #0
 800d40c:	4550      	cmp	r0, sl
 800d40e:	da4b      	bge.n	800d4a8 <__kernel_rem_pio2f+0x278>
 800d410:	2a00      	cmp	r2, #0
 800d412:	d065      	beq.n	800d4e0 <__kernel_rem_pio2f+0x2b0>
 800d414:	3c01      	subs	r4, #1
 800d416:	ab08      	add	r3, sp, #32
 800d418:	3d08      	subs	r5, #8
 800d41a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d0f8      	beq.n	800d414 <__kernel_rem_pio2f+0x1e4>
 800d422:	4628      	mov	r0, r5
 800d424:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d428:	f000 f974 	bl	800d714 <scalbnf>
 800d42c:	1c63      	adds	r3, r4, #1
 800d42e:	aa44      	add	r2, sp, #272	@ 0x110
 800d430:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800d530 <__kernel_rem_pio2f+0x300>
 800d434:	0099      	lsls	r1, r3, #2
 800d436:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d43a:	4623      	mov	r3, r4
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	f280 80a9 	bge.w	800d594 <__kernel_rem_pio2f+0x364>
 800d442:	4623      	mov	r3, r4
 800d444:	2b00      	cmp	r3, #0
 800d446:	f2c0 80c7 	blt.w	800d5d8 <__kernel_rem_pio2f+0x3a8>
 800d44a:	aa44      	add	r2, sp, #272	@ 0x110
 800d44c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d450:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800d528 <__kernel_rem_pio2f+0x2f8>
 800d454:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d458:	2000      	movs	r0, #0
 800d45a:	1ae2      	subs	r2, r4, r3
 800d45c:	e0b1      	b.n	800d5c2 <__kernel_rem_pio2f+0x392>
 800d45e:	2602      	movs	r6, #2
 800d460:	e78f      	b.n	800d382 <__kernel_rem_pio2f+0x152>
 800d462:	f852 1b04 	ldr.w	r1, [r2], #4
 800d466:	b948      	cbnz	r0, 800d47c <__kernel_rem_pio2f+0x24c>
 800d468:	b121      	cbz	r1, 800d474 <__kernel_rem_pio2f+0x244>
 800d46a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800d46e:	f842 1c04 	str.w	r1, [r2, #-4]
 800d472:	2101      	movs	r1, #1
 800d474:	f10e 0e01 	add.w	lr, lr, #1
 800d478:	4608      	mov	r0, r1
 800d47a:	e787      	b.n	800d38c <__kernel_rem_pio2f+0x15c>
 800d47c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800d480:	e7f5      	b.n	800d46e <__kernel_rem_pio2f+0x23e>
 800d482:	f104 3cff 	add.w	ip, r4, #4294967295
 800d486:	aa08      	add	r2, sp, #32
 800d488:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d48c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d490:	a908      	add	r1, sp, #32
 800d492:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800d496:	e781      	b.n	800d39c <__kernel_rem_pio2f+0x16c>
 800d498:	f104 3cff 	add.w	ip, r4, #4294967295
 800d49c:	aa08      	add	r2, sp, #32
 800d49e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800d4a2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800d4a6:	e7f3      	b.n	800d490 <__kernel_rem_pio2f+0x260>
 800d4a8:	a908      	add	r1, sp, #32
 800d4aa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d4ae:	3801      	subs	r0, #1
 800d4b0:	430a      	orrs	r2, r1
 800d4b2:	e7ab      	b.n	800d40c <__kernel_rem_pio2f+0x1dc>
 800d4b4:	3201      	adds	r2, #1
 800d4b6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800d4ba:	2e00      	cmp	r6, #0
 800d4bc:	d0fa      	beq.n	800d4b4 <__kernel_rem_pio2f+0x284>
 800d4be:	9905      	ldr	r1, [sp, #20]
 800d4c0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800d4c4:	eb0d 0001 	add.w	r0, sp, r1
 800d4c8:	18e6      	adds	r6, r4, r3
 800d4ca:	a91c      	add	r1, sp, #112	@ 0x70
 800d4cc:	f104 0c01 	add.w	ip, r4, #1
 800d4d0:	384c      	subs	r0, #76	@ 0x4c
 800d4d2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800d4d6:	4422      	add	r2, r4
 800d4d8:	4562      	cmp	r2, ip
 800d4da:	da04      	bge.n	800d4e6 <__kernel_rem_pio2f+0x2b6>
 800d4dc:	4614      	mov	r4, r2
 800d4de:	e70e      	b.n	800d2fe <__kernel_rem_pio2f+0xce>
 800d4e0:	9804      	ldr	r0, [sp, #16]
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	e7e7      	b.n	800d4b6 <__kernel_rem_pio2f+0x286>
 800d4e6:	9903      	ldr	r1, [sp, #12]
 800d4e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d4ec:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800d4f0:	9105      	str	r1, [sp, #20]
 800d4f2:	ee07 1a90 	vmov	s15, r1
 800d4f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d4fa:	2400      	movs	r4, #0
 800d4fc:	ece6 7a01 	vstmia	r6!, {s15}
 800d500:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d504:	46b1      	mov	r9, r6
 800d506:	455c      	cmp	r4, fp
 800d508:	dd04      	ble.n	800d514 <__kernel_rem_pio2f+0x2e4>
 800d50a:	ece0 7a01 	vstmia	r0!, {s15}
 800d50e:	f10c 0c01 	add.w	ip, ip, #1
 800d512:	e7e1      	b.n	800d4d8 <__kernel_rem_pio2f+0x2a8>
 800d514:	ecfe 6a01 	vldmia	lr!, {s13}
 800d518:	ed39 7a01 	vldmdb	r9!, {s14}
 800d51c:	3401      	adds	r4, #1
 800d51e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d522:	e7f0      	b.n	800d506 <__kernel_rem_pio2f+0x2d6>
 800d524:	0800e94c 	.word	0x0800e94c
 800d528:	0800e920 	.word	0x0800e920
 800d52c:	43800000 	.word	0x43800000
 800d530:	3b800000 	.word	0x3b800000
 800d534:	00000000 	.word	0x00000000
 800d538:	9b02      	ldr	r3, [sp, #8]
 800d53a:	eeb0 0a48 	vmov.f32	s0, s16
 800d53e:	eba3 0008 	sub.w	r0, r3, r8
 800d542:	f000 f8e7 	bl	800d714 <scalbnf>
 800d546:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800d52c <__kernel_rem_pio2f+0x2fc>
 800d54a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d54e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d552:	db19      	blt.n	800d588 <__kernel_rem_pio2f+0x358>
 800d554:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800d530 <__kernel_rem_pio2f+0x300>
 800d558:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d55c:	aa08      	add	r2, sp, #32
 800d55e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d562:	3508      	adds	r5, #8
 800d564:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d568:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d56c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d570:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d574:	ee10 3a10 	vmov	r3, s0
 800d578:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d57c:	ee17 3a90 	vmov	r3, s15
 800d580:	3401      	adds	r4, #1
 800d582:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d586:	e74c      	b.n	800d422 <__kernel_rem_pio2f+0x1f2>
 800d588:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d58c:	aa08      	add	r2, sp, #32
 800d58e:	ee10 3a10 	vmov	r3, s0
 800d592:	e7f6      	b.n	800d582 <__kernel_rem_pio2f+0x352>
 800d594:	a808      	add	r0, sp, #32
 800d596:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d59a:	9001      	str	r0, [sp, #4]
 800d59c:	ee07 0a90 	vmov	s15, r0
 800d5a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d5a4:	3b01      	subs	r3, #1
 800d5a6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d5aa:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d5ae:	ed62 7a01 	vstmdb	r2!, {s15}
 800d5b2:	e743      	b.n	800d43c <__kernel_rem_pio2f+0x20c>
 800d5b4:	ecfc 6a01 	vldmia	ip!, {s13}
 800d5b8:	ecb5 7a01 	vldmia	r5!, {s14}
 800d5bc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d5c0:	3001      	adds	r0, #1
 800d5c2:	4550      	cmp	r0, sl
 800d5c4:	dc01      	bgt.n	800d5ca <__kernel_rem_pio2f+0x39a>
 800d5c6:	4282      	cmp	r2, r0
 800d5c8:	daf4      	bge.n	800d5b4 <__kernel_rem_pio2f+0x384>
 800d5ca:	a858      	add	r0, sp, #352	@ 0x160
 800d5cc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800d5d0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800d5d4:	3b01      	subs	r3, #1
 800d5d6:	e735      	b.n	800d444 <__kernel_rem_pio2f+0x214>
 800d5d8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d5da:	2b02      	cmp	r3, #2
 800d5dc:	dc09      	bgt.n	800d5f2 <__kernel_rem_pio2f+0x3c2>
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	dc2b      	bgt.n	800d63a <__kernel_rem_pio2f+0x40a>
 800d5e2:	d044      	beq.n	800d66e <__kernel_rem_pio2f+0x43e>
 800d5e4:	f009 0007 	and.w	r0, r9, #7
 800d5e8:	b059      	add	sp, #356	@ 0x164
 800d5ea:	ecbd 8b04 	vpop	{d8-d9}
 800d5ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5f2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800d5f4:	2b03      	cmp	r3, #3
 800d5f6:	d1f5      	bne.n	800d5e4 <__kernel_rem_pio2f+0x3b4>
 800d5f8:	aa30      	add	r2, sp, #192	@ 0xc0
 800d5fa:	1f0b      	subs	r3, r1, #4
 800d5fc:	4413      	add	r3, r2
 800d5fe:	461a      	mov	r2, r3
 800d600:	4620      	mov	r0, r4
 800d602:	2800      	cmp	r0, #0
 800d604:	f1a2 0204 	sub.w	r2, r2, #4
 800d608:	dc52      	bgt.n	800d6b0 <__kernel_rem_pio2f+0x480>
 800d60a:	4622      	mov	r2, r4
 800d60c:	2a01      	cmp	r2, #1
 800d60e:	f1a3 0304 	sub.w	r3, r3, #4
 800d612:	dc5d      	bgt.n	800d6d0 <__kernel_rem_pio2f+0x4a0>
 800d614:	ab30      	add	r3, sp, #192	@ 0xc0
 800d616:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d61a:	440b      	add	r3, r1
 800d61c:	2c01      	cmp	r4, #1
 800d61e:	dc67      	bgt.n	800d6f0 <__kernel_rem_pio2f+0x4c0>
 800d620:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800d624:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800d628:	2e00      	cmp	r6, #0
 800d62a:	d167      	bne.n	800d6fc <__kernel_rem_pio2f+0x4cc>
 800d62c:	edc7 6a00 	vstr	s13, [r7]
 800d630:	ed87 7a01 	vstr	s14, [r7, #4]
 800d634:	edc7 7a02 	vstr	s15, [r7, #8]
 800d638:	e7d4      	b.n	800d5e4 <__kernel_rem_pio2f+0x3b4>
 800d63a:	ab30      	add	r3, sp, #192	@ 0xc0
 800d63c:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d640:	440b      	add	r3, r1
 800d642:	4622      	mov	r2, r4
 800d644:	2a00      	cmp	r2, #0
 800d646:	da24      	bge.n	800d692 <__kernel_rem_pio2f+0x462>
 800d648:	b34e      	cbz	r6, 800d69e <__kernel_rem_pio2f+0x46e>
 800d64a:	eef1 7a47 	vneg.f32	s15, s14
 800d64e:	edc7 7a00 	vstr	s15, [r7]
 800d652:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800d656:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d65a:	aa31      	add	r2, sp, #196	@ 0xc4
 800d65c:	2301      	movs	r3, #1
 800d65e:	429c      	cmp	r4, r3
 800d660:	da20      	bge.n	800d6a4 <__kernel_rem_pio2f+0x474>
 800d662:	b10e      	cbz	r6, 800d668 <__kernel_rem_pio2f+0x438>
 800d664:	eef1 7a67 	vneg.f32	s15, s15
 800d668:	edc7 7a01 	vstr	s15, [r7, #4]
 800d66c:	e7ba      	b.n	800d5e4 <__kernel_rem_pio2f+0x3b4>
 800d66e:	ab30      	add	r3, sp, #192	@ 0xc0
 800d670:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800d534 <__kernel_rem_pio2f+0x304>
 800d674:	440b      	add	r3, r1
 800d676:	2c00      	cmp	r4, #0
 800d678:	da05      	bge.n	800d686 <__kernel_rem_pio2f+0x456>
 800d67a:	b10e      	cbz	r6, 800d680 <__kernel_rem_pio2f+0x450>
 800d67c:	eef1 7a67 	vneg.f32	s15, s15
 800d680:	edc7 7a00 	vstr	s15, [r7]
 800d684:	e7ae      	b.n	800d5e4 <__kernel_rem_pio2f+0x3b4>
 800d686:	ed33 7a01 	vldmdb	r3!, {s14}
 800d68a:	3c01      	subs	r4, #1
 800d68c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d690:	e7f1      	b.n	800d676 <__kernel_rem_pio2f+0x446>
 800d692:	ed73 7a01 	vldmdb	r3!, {s15}
 800d696:	3a01      	subs	r2, #1
 800d698:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d69c:	e7d2      	b.n	800d644 <__kernel_rem_pio2f+0x414>
 800d69e:	eef0 7a47 	vmov.f32	s15, s14
 800d6a2:	e7d4      	b.n	800d64e <__kernel_rem_pio2f+0x41e>
 800d6a4:	ecb2 7a01 	vldmia	r2!, {s14}
 800d6a8:	3301      	adds	r3, #1
 800d6aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6ae:	e7d6      	b.n	800d65e <__kernel_rem_pio2f+0x42e>
 800d6b0:	edd2 7a00 	vldr	s15, [r2]
 800d6b4:	edd2 6a01 	vldr	s13, [r2, #4]
 800d6b8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d6bc:	3801      	subs	r0, #1
 800d6be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6c2:	ed82 7a00 	vstr	s14, [r2]
 800d6c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6ca:	edc2 7a01 	vstr	s15, [r2, #4]
 800d6ce:	e798      	b.n	800d602 <__kernel_rem_pio2f+0x3d2>
 800d6d0:	edd3 7a00 	vldr	s15, [r3]
 800d6d4:	edd3 6a01 	vldr	s13, [r3, #4]
 800d6d8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d6dc:	3a01      	subs	r2, #1
 800d6de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6e2:	ed83 7a00 	vstr	s14, [r3]
 800d6e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6ea:	edc3 7a01 	vstr	s15, [r3, #4]
 800d6ee:	e78d      	b.n	800d60c <__kernel_rem_pio2f+0x3dc>
 800d6f0:	ed33 7a01 	vldmdb	r3!, {s14}
 800d6f4:	3c01      	subs	r4, #1
 800d6f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6fa:	e78f      	b.n	800d61c <__kernel_rem_pio2f+0x3ec>
 800d6fc:	eef1 6a66 	vneg.f32	s13, s13
 800d700:	eeb1 7a47 	vneg.f32	s14, s14
 800d704:	edc7 6a00 	vstr	s13, [r7]
 800d708:	ed87 7a01 	vstr	s14, [r7, #4]
 800d70c:	eef1 7a67 	vneg.f32	s15, s15
 800d710:	e790      	b.n	800d634 <__kernel_rem_pio2f+0x404>
 800d712:	bf00      	nop

0800d714 <scalbnf>:
 800d714:	ee10 3a10 	vmov	r3, s0
 800d718:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d71c:	d02b      	beq.n	800d776 <scalbnf+0x62>
 800d71e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d722:	d302      	bcc.n	800d72a <scalbnf+0x16>
 800d724:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d728:	4770      	bx	lr
 800d72a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d72e:	d123      	bne.n	800d778 <scalbnf+0x64>
 800d730:	4b24      	ldr	r3, [pc, #144]	@ (800d7c4 <scalbnf+0xb0>)
 800d732:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d7c8 <scalbnf+0xb4>
 800d736:	4298      	cmp	r0, r3
 800d738:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d73c:	db17      	blt.n	800d76e <scalbnf+0x5a>
 800d73e:	ee10 3a10 	vmov	r3, s0
 800d742:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d746:	3a19      	subs	r2, #25
 800d748:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d74c:	4288      	cmp	r0, r1
 800d74e:	dd15      	ble.n	800d77c <scalbnf+0x68>
 800d750:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d7cc <scalbnf+0xb8>
 800d754:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d7d0 <scalbnf+0xbc>
 800d758:	ee10 3a10 	vmov	r3, s0
 800d75c:	eeb0 7a67 	vmov.f32	s14, s15
 800d760:	2b00      	cmp	r3, #0
 800d762:	bfb8      	it	lt
 800d764:	eef0 7a66 	vmovlt.f32	s15, s13
 800d768:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d76c:	4770      	bx	lr
 800d76e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d7d4 <scalbnf+0xc0>
 800d772:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d776:	4770      	bx	lr
 800d778:	0dd2      	lsrs	r2, r2, #23
 800d77a:	e7e5      	b.n	800d748 <scalbnf+0x34>
 800d77c:	4410      	add	r0, r2
 800d77e:	28fe      	cmp	r0, #254	@ 0xfe
 800d780:	dce6      	bgt.n	800d750 <scalbnf+0x3c>
 800d782:	2800      	cmp	r0, #0
 800d784:	dd06      	ble.n	800d794 <scalbnf+0x80>
 800d786:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d78a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d78e:	ee00 3a10 	vmov	s0, r3
 800d792:	4770      	bx	lr
 800d794:	f110 0f16 	cmn.w	r0, #22
 800d798:	da09      	bge.n	800d7ae <scalbnf+0x9a>
 800d79a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d7d4 <scalbnf+0xc0>
 800d79e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d7d8 <scalbnf+0xc4>
 800d7a2:	ee10 3a10 	vmov	r3, s0
 800d7a6:	eeb0 7a67 	vmov.f32	s14, s15
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	e7d9      	b.n	800d762 <scalbnf+0x4e>
 800d7ae:	3019      	adds	r0, #25
 800d7b0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d7b4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d7b8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d7dc <scalbnf+0xc8>
 800d7bc:	ee07 3a90 	vmov	s15, r3
 800d7c0:	e7d7      	b.n	800d772 <scalbnf+0x5e>
 800d7c2:	bf00      	nop
 800d7c4:	ffff3cb0 	.word	0xffff3cb0
 800d7c8:	4c000000 	.word	0x4c000000
 800d7cc:	7149f2ca 	.word	0x7149f2ca
 800d7d0:	f149f2ca 	.word	0xf149f2ca
 800d7d4:	0da24260 	.word	0x0da24260
 800d7d8:	8da24260 	.word	0x8da24260
 800d7dc:	33000000 	.word	0x33000000

0800d7e0 <floorf>:
 800d7e0:	ee10 3a10 	vmov	r3, s0
 800d7e4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d7e8:	3a7f      	subs	r2, #127	@ 0x7f
 800d7ea:	2a16      	cmp	r2, #22
 800d7ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d7f0:	dc2b      	bgt.n	800d84a <floorf+0x6a>
 800d7f2:	2a00      	cmp	r2, #0
 800d7f4:	da12      	bge.n	800d81c <floorf+0x3c>
 800d7f6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d85c <floorf+0x7c>
 800d7fa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d7fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d806:	dd06      	ble.n	800d816 <floorf+0x36>
 800d808:	2b00      	cmp	r3, #0
 800d80a:	da24      	bge.n	800d856 <floorf+0x76>
 800d80c:	2900      	cmp	r1, #0
 800d80e:	4b14      	ldr	r3, [pc, #80]	@ (800d860 <floorf+0x80>)
 800d810:	bf08      	it	eq
 800d812:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d816:	ee00 3a10 	vmov	s0, r3
 800d81a:	4770      	bx	lr
 800d81c:	4911      	ldr	r1, [pc, #68]	@ (800d864 <floorf+0x84>)
 800d81e:	4111      	asrs	r1, r2
 800d820:	420b      	tst	r3, r1
 800d822:	d0fa      	beq.n	800d81a <floorf+0x3a>
 800d824:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d85c <floorf+0x7c>
 800d828:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d82c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d834:	ddef      	ble.n	800d816 <floorf+0x36>
 800d836:	2b00      	cmp	r3, #0
 800d838:	bfbe      	ittt	lt
 800d83a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800d83e:	fa40 f202 	asrlt.w	r2, r0, r2
 800d842:	189b      	addlt	r3, r3, r2
 800d844:	ea23 0301 	bic.w	r3, r3, r1
 800d848:	e7e5      	b.n	800d816 <floorf+0x36>
 800d84a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d84e:	d3e4      	bcc.n	800d81a <floorf+0x3a>
 800d850:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d854:	4770      	bx	lr
 800d856:	2300      	movs	r3, #0
 800d858:	e7dd      	b.n	800d816 <floorf+0x36>
 800d85a:	bf00      	nop
 800d85c:	7149f2ca 	.word	0x7149f2ca
 800d860:	bf800000 	.word	0xbf800000
 800d864:	007fffff 	.word	0x007fffff

0800d868 <_init>:
 800d868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d86a:	bf00      	nop
 800d86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d86e:	bc08      	pop	{r3}
 800d870:	469e      	mov	lr, r3
 800d872:	4770      	bx	lr

0800d874 <_fini>:
 800d874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d876:	bf00      	nop
 800d878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d87a:	bc08      	pop	{r3}
 800d87c:	469e      	mov	lr, r3
 800d87e:	4770      	bx	lr
