0.6
2019.1
May 24 2019
15:06:07
C:/Users/thyoo/Verilog_1/Verilog_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/decoder.v,1615449646,verilog,,,,decoder,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/full_adder.v,1615452728,verilog,,C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/half_adder.v,1615451879,verilog,,C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/mux.v,,half_adder,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/mux.v,1615450846,verilog,,C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/ripple_carry_adder.v,,mux,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/mux_4.v,1615450862,verilog,,,,mux_4,,,,,,,,
C:/Users/thyoo/Verilog_1/Verilog_1.srcs/sources_1/new/ripple_carry_adder.v,1615451820,verilog,,,,ripple_carry_adder,,,,,,,,
