Starting…
Running 'Yosys.Synthesis' at 'runs/RUN_2024-11-27_12-17-17/1-yosys-synthesis'…
Logging subprocess to [repr.filename]'runs/RUN_2024-11-27_12-17-17/1-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-17-17/1-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: ./pipelined_multiplier.v
Parsing SystemVerilog input from `./pipelined_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\generic_piplined_multiplier'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `generic_simple_adder' not found!

Full log file: 'runs/RUN_2024-11-27_12-17-17/1-yosys-synthesis/yosys-synthesis.log'
