/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_VPE_H_
#define CSLR_VPE_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for mmr_generated_address_block
**************************************************************************/
typedef struct {
    volatile Uint32 CLKC_PID;
    volatile Uint8  RSVD0[12];
    volatile Uint32 SYSCONFIG;
    volatile Uint8  RSVD1[12];
    volatile Uint32 INTC_INTR0_STATUS_RAW0;
    volatile Uint32 INTC_INTR0_STATUS_RAW1;
    volatile Uint32 INTC_INTR0_STATUS0;
    volatile Uint32 INTC_INTR0_STATUS1;
    volatile Uint32 INTC_INTR0_ENA_SET0;
    volatile Uint32 INTC_INTR0_ENA_SET1;
    volatile Uint32 INTC_INTR0_ENA_CLR0;
    volatile Uint32 INTC_INTR0_ENA_CLR1;
    volatile Uint8  RSVD2[96];
    volatile Uint32 INTC_EOI;
    volatile Uint8  RSVD3[92];
    volatile Uint32 CLKC_CLKEN;
    volatile Uint32 CLKC_RST;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLKC_DPS;
    volatile Uint8  RSVD5[12];
    volatile Uint32 RANGE_MAP;
} CSL_VpeRegs;


/**************************************************************************
* Register Macros
**************************************************************************/
#define CSL_VPE_CLKC_PID                                        (0x0U)
#define CSL_VPE_SYSCONFIG                                       (0x10U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0                          (0x20U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1                          (0x24U)
#define CSL_VPE_INTC_INTR0_STATUS0                              (0x28U)
#define CSL_VPE_INTC_INTR0_STATUS1                              (0x2CU)
#define CSL_VPE_INTC_INTR0_ENA_SET0                             (0x30U)
#define CSL_VPE_INTC_INTR0_ENA_SET1                             (0x34U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0                             (0x38U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1                             (0x3CU)
#define CSL_VPE_INTC_EOI                                        (0xA0U)
#define CSL_VPE_CLKC_CLKEN                                      (0x100U)
#define CSL_VPE_CLKC_RST                                        (0x104U)
#define CSL_VPE_CLKC_DPS                                        (0x10CU)
#define CSL_VPE_RANGE_MAP                                       (0x11CU)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CLKC_PID */

#define CSL_VPE_CLKC_PID_SCHEME_MASK                            (0xC0000000U)
#define CSL_VPE_CLKC_PID_SCHEME_SHIFT                           (30U)
#define CSL_VPE_CLKC_PID_SCHEME_RESETVAL                        (0x00000001U)
#define CSL_VPE_CLKC_PID_SCHEME_MAX                             (0x00000003U)

#define CSL_VPE_CLKC_PID_FUNC_MASK                              (0x0FFF0000U)
#define CSL_VPE_CLKC_PID_FUNC_SHIFT                             (16U)
#define CSL_VPE_CLKC_PID_FUNC_RESETVAL                          (0x00000f01U)
#define CSL_VPE_CLKC_PID_FUNC_MAX                               (0x00000fffU)

#define CSL_VPE_CLKC_PID_RTL_MASK                               (0x0000F800U)
#define CSL_VPE_CLKC_PID_RTL_SHIFT                              (11U)
#define CSL_VPE_CLKC_PID_RTL_RESETVAL                           (0x00000001U)
#define CSL_VPE_CLKC_PID_RTL_MAX                                (0x0000001fU)

#define CSL_VPE_CLKC_PID_MAJOR_MASK                             (0x00000700U)
#define CSL_VPE_CLKC_PID_MAJOR_SHIFT                            (8U)
#define CSL_VPE_CLKC_PID_MAJOR_RESETVAL                         (0x00000000U)
#define CSL_VPE_CLKC_PID_MAJOR_MAX                              (0x00000007U)

#define CSL_VPE_CLKC_PID_CUSTOM_MASK                            (0x000000C0U)
#define CSL_VPE_CLKC_PID_CUSTOM_SHIFT                           (6U)
#define CSL_VPE_CLKC_PID_CUSTOM_RESETVAL                        (0x00000000U)
#define CSL_VPE_CLKC_PID_CUSTOM_MAX                             (0x00000003U)

#define CSL_VPE_CLKC_PID_MINOR_MASK                             (0x0000003FU)
#define CSL_VPE_CLKC_PID_MINOR_SHIFT                            (0U)
#define CSL_VPE_CLKC_PID_MINOR_RESETVAL                         (0x00000000U)
#define CSL_VPE_CLKC_PID_MINOR_MAX                              (0x0000003fU)

#define CSL_VPE_CLKC_PID_RESETVAL                               (0x4f010800U)

/* SYSCONFIG */

#define CSL_VPE_SYSCONFIG_IDLEMODE_MASK                         (0x0000000CU)
#define CSL_VPE_SYSCONFIG_IDLEMODE_SHIFT                        (2U)
#define CSL_VPE_SYSCONFIG_IDLEMODE_RESETVAL                     (0x00000002U)
#define CSL_VPE_SYSCONFIG_IDLEMODE_MAX                          (0x00000003U)

#define CSL_VPE_SYSCONFIG_STANDBYMODE_MASK                      (0x00000030U)
#define CSL_VPE_SYSCONFIG_STANDBYMODE_SHIFT                     (4U)
#define CSL_VPE_SYSCONFIG_STANDBYMODE_RESETVAL                  (0x00000002U)
#define CSL_VPE_SYSCONFIG_STANDBYMODE_MAX                       (0x00000003U)

#define CSL_VPE_SYSCONFIG_RESETVAL                              (0x00000028U)

/* INTC_INTR0_STATUS_RAW0 */

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST0_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST1_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST2_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_MASK  (0x00000040U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_SHIFT  (6U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_MASK  (0x00000080U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_SHIFT  (7U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST3_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_MASK  (0x00000100U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_SHIFT  (8U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_MASK  (0x00000200U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_SHIFT  (9U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST4_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_MASK  (0x00000400U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_SHIFT  (10U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_MASK  (0x00000800U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_SHIFT  (11U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST5_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_MASK  (0x00001000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_SHIFT  (12U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_MASK  (0x00002000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_SHIFT  (13U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST6_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_MASK  (0x00004000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_SHIFT  (14U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_MASK  (0x00008000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_SHIFT  (15U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_LIST7_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_MASK  (0x00010000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_SHIFT  (16U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_VPDMA_INT0_DESCRIPTOR_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_MASK         (0x00040000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_SHIFT        (18U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_RESETVAL     (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW0_DEI_FMD_INT_MAX          (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW0_RESETVAL                 (0x00000000U)

/* INTC_INTR0_STATUS_RAW1 */

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP0_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP1_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP2_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP3_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP4_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CHANNEL_GROUP5_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_MASK   (0x00000080U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_SHIFT  (7U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_VPDMA_INT0_CLIENT_MAX    (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_MASK       (0x00010000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_SHIFT      (16U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_RESETVAL   (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_DEI_ERROR_INT_MAX        (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_CHR_DS_UV_ERR_INT_MASK   (0x00400000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_CHR_DS_UV_ERR_INT_SHIFT  (22U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_CHR_DS_UV_ERR_INT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS_RAW1_CHR_DS_UV_ERR_INT_MAX    (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS_RAW1_RESETVAL                 (0x00000000U)

/* INTC_INTR0_STATUS0 */

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_COMPLETE_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_COMPLETE_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_NOTIFY_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_NOTIFY_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST0_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_COMPLETE_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_COMPLETE_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_NOTIFY_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_NOTIFY_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST1_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_COMPLETE_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_COMPLETE_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_NOTIFY_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_NOTIFY_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST2_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_COMPLETE_MASK  (0x00000040U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_COMPLETE_SHIFT  (6U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_NOTIFY_MASK  (0x00000080U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_NOTIFY_SHIFT  (7U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST3_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_COMPLETE_MASK  (0x00000100U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_COMPLETE_SHIFT  (8U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_NOTIFY_MASK  (0x00000200U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_NOTIFY_SHIFT  (9U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST4_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_COMPLETE_MASK  (0x00000400U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_COMPLETE_SHIFT  (10U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_NOTIFY_MASK  (0x00000800U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_NOTIFY_SHIFT  (11U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST5_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_COMPLETE_MASK  (0x00001000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_COMPLETE_SHIFT  (12U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_NOTIFY_MASK  (0x00002000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_NOTIFY_SHIFT  (13U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST6_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_COMPLETE_MASK  (0x00004000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_COMPLETE_SHIFT  (14U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_NOTIFY_MASK  (0x00008000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_NOTIFY_SHIFT  (15U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_LIST7_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_DESCRIPTOR_MASK   (0x00010000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_DESCRIPTOR_SHIFT  (16U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_DESCRIPTOR_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_VPDMA_INT0_DESCRIPTOR_MAX    (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_DEI_FMD_INT_MASK             (0x00040000U)
#define CSL_VPE_INTC_INTR0_STATUS0_DEI_FMD_INT_SHIFT            (18U)
#define CSL_VPE_INTC_INTR0_STATUS0_DEI_FMD_INT_RESETVAL         (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS0_DEI_FMD_INT_MAX              (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS0_RESETVAL                     (0x00000000U)

/* INTC_INTR0_STATUS1 */

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP0_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP0_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP0_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP0_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP1_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP1_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP1_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP1_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP2_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP2_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP2_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP2_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP3_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP3_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP3_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP3_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP4_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP4_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP4_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP4_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP5_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP5_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP5_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CHANNEL_GROUP5_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CLIENT_MASK       (0x00000080U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CLIENT_SHIFT      (7U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CLIENT_RESETVAL   (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_VPDMA_INT0_CLIENT_MAX        (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_DEI_ERROR_INT_MASK           (0x00010000U)
#define CSL_VPE_INTC_INTR0_STATUS1_DEI_ERROR_INT_SHIFT          (16U)
#define CSL_VPE_INTC_INTR0_STATUS1_DEI_ERROR_INT_RESETVAL       (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_DEI_ERROR_INT_MAX            (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_CHR_DS_UV_ERR_INT_MASK       (0x00400000U)
#define CSL_VPE_INTC_INTR0_STATUS1_CHR_DS_UV_ERR_INT_SHIFT      (22U)
#define CSL_VPE_INTC_INTR0_STATUS1_CHR_DS_UV_ERR_INT_RESETVAL   (0x00000000U)
#define CSL_VPE_INTC_INTR0_STATUS1_CHR_DS_UV_ERR_INT_MAX        (0x00000001U)

#define CSL_VPE_INTC_INTR0_STATUS1_RESETVAL                     (0x00000000U)

/* INTC_INTR0_ENA_SET0 */

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST0_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST1_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST2_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_MASK  (0x00000040U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_SHIFT  (6U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_MASK  (0x00000080U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_SHIFT  (7U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST3_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_MASK  (0x00000100U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_SHIFT  (8U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_MASK  (0x00000200U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_SHIFT  (9U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST4_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_MASK  (0x00000400U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_SHIFT  (10U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_MASK  (0x00000800U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_SHIFT  (11U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST5_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_MASK  (0x00001000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_SHIFT  (12U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_MASK  (0x00002000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_SHIFT  (13U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST6_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_MASK  (0x00004000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_SHIFT  (14U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_MASK  (0x00008000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_SHIFT  (15U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_LIST7_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_MASK  (0x00010000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_SHIFT  (16U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_VPDMA_INT0_DESCRIPTOR_MAX   (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_DEI_FMD_INT_MASK            (0x00040000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_DEI_FMD_INT_SHIFT           (18U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_DEI_FMD_INT_RESETVAL        (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET0_DEI_FMD_INT_MAX             (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET0_RESETVAL                    (0x00000000U)

/* INTC_INTR0_ENA_SET1 */

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP0_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP1_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP2_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP3_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP4_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CHANNEL_GROUP5_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_MASK      (0x00000080U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_SHIFT     (7U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_VPDMA_INT0_CLIENT_MAX       (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_MASK          (0x00010000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_SHIFT         (16U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_RESETVAL      (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_DEI_ERROR_INT_MAX           (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_CHR_DS_UV_ERR_INT_MASK      (0x00400000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_CHR_DS_UV_ERR_INT_SHIFT     (22U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_CHR_DS_UV_ERR_INT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_SET1_CHR_DS_UV_ERR_INT_MAX       (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_SET1_RESETVAL                    (0x00000000U)

/* INTC_INTR0_ENA_CLR0 */

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST0_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST1_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST2_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_MASK  (0x00000040U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_SHIFT  (6U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_MASK  (0x00000080U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_SHIFT  (7U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST3_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_MASK  (0x00000100U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_SHIFT  (8U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_MASK  (0x00000200U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_SHIFT  (9U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST4_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_MASK  (0x00000400U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_SHIFT  (10U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_MASK  (0x00000800U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_SHIFT  (11U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST5_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_MASK  (0x00001000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_SHIFT  (12U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_MASK  (0x00002000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_SHIFT  (13U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST6_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_MASK  (0x00004000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_SHIFT  (14U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_COMPLETE_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_MASK  (0x00008000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_SHIFT  (15U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_LIST7_NOTIFY_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_MASK  (0x00010000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_SHIFT  (16U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_VPDMA_INT0_DESCRIPTOR_MAX   (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_MASK            (0x00040000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_SHIFT           (18U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_RESETVAL        (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR0_DEI_FMD_INT_MAX             (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR0_RESETVAL                    (0x00000000U)

/* INTC_INTR0_ENA_CLR1 */

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_MASK  (0x00000001U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_SHIFT  (0U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP0_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_MASK  (0x00000002U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_SHIFT  (1U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP1_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_MASK  (0x00000004U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_SHIFT  (2U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP2_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_MASK  (0x00000008U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_SHIFT  (3U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP3_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_MASK  (0x00000010U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_SHIFT  (4U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP4_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_MASK  (0x00000020U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_SHIFT  (5U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CHANNEL_GROUP5_MAX  (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_MASK      (0x00000080U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_SHIFT     (7U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_VPDMA_INT0_CLIENT_MAX       (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_MASK          (0x00010000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_SHIFT         (16U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_RESETVAL      (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_DEI_ERROR_INT_MAX           (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_CHR_DS_UV_ERR_INT_MASK      (0x00400000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_CHR_DS_UV_ERR_INT_SHIFT     (22U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_CHR_DS_UV_ERR_INT_RESETVAL  (0x00000000U)
#define CSL_VPE_INTC_INTR0_ENA_CLR1_CHR_DS_UV_ERR_INT_MAX       (0x00000001U)

#define CSL_VPE_INTC_INTR0_ENA_CLR1_RESETVAL                    (0x00000000U)

/* INTC_EOI */

#define CSL_VPE_INTC_EOI_EOI_VECTOR_MASK                        (0xFFFFFFFFU)
#define CSL_VPE_INTC_EOI_EOI_VECTOR_SHIFT                       (0U)
#define CSL_VPE_INTC_EOI_EOI_VECTOR_RESETVAL                    (0x00000000U)
#define CSL_VPE_INTC_EOI_EOI_VECTOR_MAX                         (0xffffffffU)

#define CSL_VPE_INTC_EOI_RESETVAL                               (0x00000000U)

/* CLKC_CLKEN */

#define CSL_VPE_CLKC_CLKEN_VPDMA_EN_MASK                        (0x00000001U)
#define CSL_VPE_CLKC_CLKEN_VPDMA_EN_SHIFT                       (0U)
#define CSL_VPE_CLKC_CLKEN_VPDMA_EN_RESETVAL                    (0x00000000U)
#define CSL_VPE_CLKC_CLKEN_VPDMA_EN_MAX                         (0x00000001U)

#define CSL_VPE_CLKC_CLKEN_PRIM_DP_EN_MASK                      (0x00000002U)
#define CSL_VPE_CLKC_CLKEN_PRIM_DP_EN_SHIFT                     (1U)
#define CSL_VPE_CLKC_CLKEN_PRIM_DP_EN_RESETVAL                  (0x00000000U)
#define CSL_VPE_CLKC_CLKEN_PRIM_DP_EN_MAX                       (0x00000001U)

#define CSL_VPE_CLKC_CLKEN_RESETVAL                             (0x00000000U)

/* CLKC_RST */

#define CSL_VPE_CLKC_RST_MAIN_RST_MASK                          (0x80000000U)
#define CSL_VPE_CLKC_RST_MAIN_RST_SHIFT                         (31U)
#define CSL_VPE_CLKC_RST_MAIN_RST_RESETVAL                      (0x00000000U)
#define CSL_VPE_CLKC_RST_MAIN_RST_MAX                           (0x00000001U)

#define CSL_VPE_CLKC_RST_PRIM_DP_RST_MASK                       (0x00000002U)
#define CSL_VPE_CLKC_RST_PRIM_DP_RST_SHIFT                      (1U)
#define CSL_VPE_CLKC_RST_PRIM_DP_RST_RESETVAL                   (0x00000000U)
#define CSL_VPE_CLKC_RST_PRIM_DP_RST_MAX                        (0x00000001U)

#define CSL_VPE_CLKC_RST_VPDMA_RST_MASK                         (0x00000001U)
#define CSL_VPE_CLKC_RST_VPDMA_RST_SHIFT                        (0U)
#define CSL_VPE_CLKC_RST_VPDMA_RST_RESETVAL                     (0x00000000U)
#define CSL_VPE_CLKC_RST_VPDMA_RST_MAX                          (0x00000001U)

#define CSL_VPE_CLKC_RST_RESETVAL                               (0x00000000U)

/* CLKC_DPS */

#define CSL_VPE_CLKC_DPS_COLOR_SEPARATE_422_MASK                (0x00040000U)
#define CSL_VPE_CLKC_DPS_COLOR_SEPARATE_422_SHIFT               (18U)
#define CSL_VPE_CLKC_DPS_COLOR_SEPARATE_422_RESETVAL            (0x00000000U)
#define CSL_VPE_CLKC_DPS_COLOR_SEPARATE_422_MAX                 (0x00000001U)

#define CSL_VPE_CLKC_DPS_CHR_DS_BYPASS_MASK                     (0x00010000U)
#define CSL_VPE_CLKC_DPS_CHR_DS_BYPASS_SHIFT                    (16U)
#define CSL_VPE_CLKC_DPS_CHR_DS_BYPASS_RESETVAL                 (0x00000000U)
#define CSL_VPE_CLKC_DPS_CHR_DS_BYPASS_MAX                      (0x00000001U)

#define CSL_VPE_CLKC_DPS_CHR_DS_SRC_SELECT_MASK                 (0x00000E00U)
#define CSL_VPE_CLKC_DPS_CHR_DS_SRC_SELECT_SHIFT                (9U)
#define CSL_VPE_CLKC_DPS_CHR_DS_SRC_SELECT_RESETVAL             (0x00000000U)
#define CSL_VPE_CLKC_DPS_CHR_DS_SRC_SELECT_MAX                  (0x00000007U)

#define CSL_VPE_CLKC_DPS_RGB_OUT_SELECT_MASK                    (0x00000100U)
#define CSL_VPE_CLKC_DPS_RGB_OUT_SELECT_SHIFT                   (8U)
#define CSL_VPE_CLKC_DPS_RGB_OUT_SELECT_RESETVAL                (0x00000000U)
#define CSL_VPE_CLKC_DPS_RGB_OUT_SELECT_MAX                     (0x00000001U)

#define CSL_VPE_CLKC_DPS_CSC_SRC_SELECT_MASK                    (0x00000007U)
#define CSL_VPE_CLKC_DPS_CSC_SRC_SELECT_SHIFT                   (0U)
#define CSL_VPE_CLKC_DPS_CSC_SRC_SELECT_RESETVAL                (0x00000000U)
#define CSL_VPE_CLKC_DPS_CSC_SRC_SELECT_MAX                     (0x00000007U)

#define CSL_VPE_CLKC_DPS_RESETVAL                               (0x00000000U)

/* RANGE_MAP */

#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_REDUCTION_PRIM_MASK      (0x10000000U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_REDUCTION_PRIM_SHIFT     (28U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_REDUCTION_PRIM_RESETVAL  (0x00000000U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_REDUCTION_PRIM_MAX       (0x00000001U)

#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_MAP_PRIM_MASK            (0x00000040U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_MAP_PRIM_SHIFT           (6U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_MAP_PRIM_RESETVAL        (0x00000000U)
#define CSL_VPE_RANGE_MAP_ENABLE_RANGE_MAP_PRIM_MAX             (0x00000001U)

#define CSL_VPE_RANGE_MAP_RANGE_MAPUV_PRIM_MASK                 (0x00000038U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPUV_PRIM_SHIFT                (3U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPUV_PRIM_RESETVAL             (0x00000000U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPUV_PRIM_MAX                  (0x00000007U)

#define CSL_VPE_RANGE_MAP_RANGE_MAPY_PRIM_MASK                  (0x00000007U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPY_PRIM_SHIFT                 (0U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPY_PRIM_RESETVAL              (0x00000000U)
#define CSL_VPE_RANGE_MAP_RANGE_MAPY_PRIM_MAX                   (0x00000007U)

#define CSL_VPE_RANGE_MAP_RESETVAL                              (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
