// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_fft_stage_clone (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_0_address0,
        in_r_0_ce0,
        in_r_0_q0,
        in_r_0_address1,
        in_r_0_ce1,
        in_r_0_q1,
        in_r_1_address0,
        in_r_1_ce0,
        in_r_1_q0,
        in_r_1_address1,
        in_r_1_ce1,
        in_r_1_q1,
        in_r_2_address0,
        in_r_2_ce0,
        in_r_2_q0,
        in_r_2_address1,
        in_r_2_ce1,
        in_r_2_q1,
        in_r_3_address0,
        in_r_3_ce0,
        in_r_3_q0,
        in_r_3_address1,
        in_r_3_ce1,
        in_r_3_q1,
        in_i_0_address0,
        in_i_0_ce0,
        in_i_0_q0,
        in_i_0_address1,
        in_i_0_ce1,
        in_i_0_q1,
        in_i_1_address0,
        in_i_1_ce0,
        in_i_1_q0,
        in_i_1_address1,
        in_i_1_ce1,
        in_i_1_q1,
        in_i_2_address0,
        in_i_2_ce0,
        in_i_2_q0,
        in_i_2_address1,
        in_i_2_ce1,
        in_i_2_q1,
        in_i_3_address0,
        in_i_3_ce0,
        in_i_3_q0,
        in_i_3_address1,
        in_i_3_ce1,
        in_i_3_q1,
        out_r_0_address0,
        out_r_0_ce0,
        out_r_0_we0,
        out_r_0_d0,
        out_r_0_address1,
        out_r_0_ce1,
        out_r_0_we1,
        out_r_0_d1,
        out_r_1_address0,
        out_r_1_ce0,
        out_r_1_we0,
        out_r_1_d0,
        out_r_1_address1,
        out_r_1_ce1,
        out_r_1_we1,
        out_r_1_d1,
        out_r_2_address0,
        out_r_2_ce0,
        out_r_2_we0,
        out_r_2_d0,
        out_r_2_address1,
        out_r_2_ce1,
        out_r_2_we1,
        out_r_2_d1,
        out_r_3_address0,
        out_r_3_ce0,
        out_r_3_we0,
        out_r_3_d0,
        out_r_3_address1,
        out_r_3_ce1,
        out_r_3_we1,
        out_r_3_d1,
        out_i_0_address0,
        out_i_0_ce0,
        out_i_0_we0,
        out_i_0_d0,
        out_i_0_address1,
        out_i_0_ce1,
        out_i_0_we1,
        out_i_0_d1,
        out_i_1_address0,
        out_i_1_ce0,
        out_i_1_we0,
        out_i_1_d0,
        out_i_1_address1,
        out_i_1_ce1,
        out_i_1_we1,
        out_i_1_d1,
        out_i_2_address0,
        out_i_2_ce0,
        out_i_2_we0,
        out_i_2_d0,
        out_i_2_address1,
        out_i_2_ce1,
        out_i_2_we1,
        out_i_2_d1,
        out_i_3_address0,
        out_i_3_ce0,
        out_i_3_we0,
        out_i_3_d0,
        out_i_3_address1,
        out_i_3_ce1,
        out_i_3_we1,
        out_i_3_d1,
        t,
        m
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] in_r_0_address0;
output   in_r_0_ce0;
input  [63:0] in_r_0_q0;
output  [6:0] in_r_0_address1;
output   in_r_0_ce1;
input  [63:0] in_r_0_q1;
output  [6:0] in_r_1_address0;
output   in_r_1_ce0;
input  [63:0] in_r_1_q0;
output  [6:0] in_r_1_address1;
output   in_r_1_ce1;
input  [63:0] in_r_1_q1;
output  [6:0] in_r_2_address0;
output   in_r_2_ce0;
input  [63:0] in_r_2_q0;
output  [6:0] in_r_2_address1;
output   in_r_2_ce1;
input  [63:0] in_r_2_q1;
output  [6:0] in_r_3_address0;
output   in_r_3_ce0;
input  [63:0] in_r_3_q0;
output  [6:0] in_r_3_address1;
output   in_r_3_ce1;
input  [63:0] in_r_3_q1;
output  [6:0] in_i_0_address0;
output   in_i_0_ce0;
input  [63:0] in_i_0_q0;
output  [6:0] in_i_0_address1;
output   in_i_0_ce1;
input  [63:0] in_i_0_q1;
output  [6:0] in_i_1_address0;
output   in_i_1_ce0;
input  [63:0] in_i_1_q0;
output  [6:0] in_i_1_address1;
output   in_i_1_ce1;
input  [63:0] in_i_1_q1;
output  [6:0] in_i_2_address0;
output   in_i_2_ce0;
input  [63:0] in_i_2_q0;
output  [6:0] in_i_2_address1;
output   in_i_2_ce1;
input  [63:0] in_i_2_q1;
output  [6:0] in_i_3_address0;
output   in_i_3_ce0;
input  [63:0] in_i_3_q0;
output  [6:0] in_i_3_address1;
output   in_i_3_ce1;
input  [63:0] in_i_3_q1;
output  [6:0] out_r_0_address0;
output   out_r_0_ce0;
output   out_r_0_we0;
output  [63:0] out_r_0_d0;
output  [6:0] out_r_0_address1;
output   out_r_0_ce1;
output   out_r_0_we1;
output  [63:0] out_r_0_d1;
output  [6:0] out_r_1_address0;
output   out_r_1_ce0;
output   out_r_1_we0;
output  [63:0] out_r_1_d0;
output  [6:0] out_r_1_address1;
output   out_r_1_ce1;
output   out_r_1_we1;
output  [63:0] out_r_1_d1;
output  [6:0] out_r_2_address0;
output   out_r_2_ce0;
output   out_r_2_we0;
output  [63:0] out_r_2_d0;
output  [6:0] out_r_2_address1;
output   out_r_2_ce1;
output   out_r_2_we1;
output  [63:0] out_r_2_d1;
output  [6:0] out_r_3_address0;
output   out_r_3_ce0;
output   out_r_3_we0;
output  [63:0] out_r_3_d0;
output  [6:0] out_r_3_address1;
output   out_r_3_ce1;
output   out_r_3_we1;
output  [63:0] out_r_3_d1;
output  [6:0] out_i_0_address0;
output   out_i_0_ce0;
output   out_i_0_we0;
output  [63:0] out_i_0_d0;
output  [6:0] out_i_0_address1;
output   out_i_0_ce1;
output   out_i_0_we1;
output  [63:0] out_i_0_d1;
output  [6:0] out_i_1_address0;
output   out_i_1_ce0;
output   out_i_1_we0;
output  [63:0] out_i_1_d0;
output  [6:0] out_i_1_address1;
output   out_i_1_ce1;
output   out_i_1_we1;
output  [63:0] out_i_1_d1;
output  [6:0] out_i_2_address0;
output   out_i_2_ce0;
output   out_i_2_we0;
output  [63:0] out_i_2_d0;
output  [6:0] out_i_2_address1;
output   out_i_2_ce1;
output   out_i_2_we1;
output  [63:0] out_i_2_d1;
output  [6:0] out_i_3_address0;
output   out_i_3_ce0;
output   out_i_3_we0;
output  [63:0] out_i_3_d0;
output  [6:0] out_i_3_address1;
output   out_i_3_ce1;
output   out_i_3_we1;
output  [63:0] out_i_3_d1;
input  [8:0] t;
input  [8:0] m;

reg ap_idle;
reg[6:0] in_r_0_address0;
reg in_r_0_ce0;
reg[6:0] in_r_0_address1;
reg in_r_0_ce1;
reg[6:0] in_r_1_address0;
reg in_r_1_ce0;
reg[6:0] in_r_1_address1;
reg in_r_1_ce1;
reg[6:0] in_r_2_address0;
reg in_r_2_ce0;
reg[6:0] in_r_2_address1;
reg in_r_2_ce1;
reg[6:0] in_r_3_address0;
reg in_r_3_ce0;
reg[6:0] in_r_3_address1;
reg in_r_3_ce1;
reg[6:0] in_i_0_address0;
reg in_i_0_ce0;
reg[6:0] in_i_0_address1;
reg in_i_0_ce1;
reg[6:0] in_i_1_address0;
reg in_i_1_ce0;
reg[6:0] in_i_1_address1;
reg in_i_1_ce1;
reg[6:0] in_i_2_address0;
reg in_i_2_ce0;
reg[6:0] in_i_2_address1;
reg in_i_2_ce1;
reg[6:0] in_i_3_address0;
reg in_i_3_ce0;
reg[6:0] in_i_3_address1;
reg in_i_3_ce1;
reg[6:0] out_r_0_address0;
reg out_r_0_ce0;
reg out_r_0_we0;
reg[63:0] out_r_0_d0;
reg[6:0] out_r_0_address1;
reg out_r_0_ce1;
reg out_r_0_we1;
reg[63:0] out_r_0_d1;
reg[6:0] out_r_1_address0;
reg out_r_1_ce0;
reg out_r_1_we0;
reg[63:0] out_r_1_d0;
reg[6:0] out_r_1_address1;
reg out_r_1_ce1;
reg out_r_1_we1;
reg[63:0] out_r_1_d1;
reg[6:0] out_r_2_address0;
reg out_r_2_ce0;
reg out_r_2_we0;
reg[63:0] out_r_2_d0;
reg[6:0] out_r_2_address1;
reg out_r_2_ce1;
reg out_r_2_we1;
reg[63:0] out_r_2_d1;
reg[6:0] out_r_3_address0;
reg out_r_3_ce0;
reg out_r_3_we0;
reg[63:0] out_r_3_d0;
reg[6:0] out_r_3_address1;
reg out_r_3_ce1;
reg out_r_3_we1;
reg[63:0] out_r_3_d1;
reg[6:0] out_i_0_address0;
reg out_i_0_ce0;
reg out_i_0_we0;
reg[63:0] out_i_0_d0;
reg[6:0] out_i_0_address1;
reg out_i_0_ce1;
reg out_i_0_we1;
reg[63:0] out_i_0_d1;
reg[6:0] out_i_1_address0;
reg out_i_1_ce0;
reg out_i_1_we0;
reg[63:0] out_i_1_d0;
reg[6:0] out_i_1_address1;
reg out_i_1_ce1;
reg out_i_1_we1;
reg[63:0] out_i_1_d1;
reg[6:0] out_i_2_address0;
reg out_i_2_ce0;
reg out_i_2_we0;
reg[63:0] out_i_2_d0;
reg[6:0] out_i_2_address1;
reg out_i_2_ce1;
reg out_i_2_we1;
reg[63:0] out_i_2_d1;
reg[6:0] out_i_3_address0;
reg out_i_3_ce0;
reg out_i_3_we0;
reg[63:0] out_i_3_d0;
reg[6:0] out_i_3_address1;
reg out_i_3_ce1;
reg out_i_3_we1;
reg[63:0] out_i_3_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_2125;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [9:0] gm_re_tab6_address0;
reg    gm_re_tab6_ce0;
wire   [63:0] gm_re_tab6_q0;
reg   [9:0] gm_im_tab5_address0;
reg    gm_im_tab5_ce0;
wire   [63:0] gm_im_tab5_q0;
wire   [63:0] grp_fu_1374_p2;
reg   [63:0] reg_1398;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] grp_fu_1378_p2;
reg   [63:0] reg_1406;
wire   [63:0] grp_fu_1358_p2;
reg   [63:0] reg_1414;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_state38_pp0_stage1_iter9;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] grp_fu_1366_p2;
reg   [63:0] reg_1426;
wire   [7:0] ht_fu_1438_p4;
reg   [7:0] ht_reg_2082;
wire   [8:0] zext_ln73_fu_1448_p1;
reg   [8:0] zext_ln73_reg_2089;
wire   [9:0] zext_ln79_fu_1452_p1;
reg   [9:0] zext_ln79_reg_2102;
reg   [1:0] trunc_ln_reg_2110;
reg   [8:0] n_5_reg_2118;
reg   [8:0] n_5_reg_2118_pp0_iter1_reg;
reg   [8:0] n_5_reg_2118_pp0_iter2_reg;
reg   [8:0] n_5_reg_2118_pp0_iter3_reg;
wire   [0:0] tmp_fu_1474_p3;
reg   [0:0] tmp_reg_2125_pp0_iter1_reg;
reg   [0:0] tmp_reg_2125_pp0_iter2_reg;
reg   [0:0] tmp_reg_2125_pp0_iter3_reg;
reg   [0:0] tmp_reg_2125_pp0_iter4_reg;
reg   [0:0] tmp_reg_2125_pp0_iter5_reg;
reg   [0:0] tmp_reg_2125_pp0_iter6_reg;
reg   [0:0] tmp_reg_2125_pp0_iter7_reg;
reg   [0:0] tmp_reg_2125_pp0_iter8_reg;
wire   [7:0] trunc_ln79_fu_1499_p1;
reg   [7:0] trunc_ln79_reg_2129;
wire   [7:0] n_fu_1502_p2;
reg   [7:0] n_reg_2135;
reg   [7:0] n_reg_2135_pp0_iter1_reg;
reg   [7:0] n_reg_2135_pp0_iter2_reg;
reg   [7:0] n_reg_2135_pp0_iter3_reg;
wire   [7:0] n_6_fu_1513_p2;
reg   [7:0] n_6_reg_2141;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_state39_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
reg   [7:0] n_6_reg_2141_pp0_iter1_reg;
reg   [7:0] n_6_reg_2141_pp0_iter2_reg;
reg   [7:0] n_6_reg_2141_pp0_iter3_reg;
wire   [7:0] n_7_fu_1523_p2;
reg   [7:0] n_7_reg_2147;
reg   [7:0] n_7_reg_2147_pp0_iter1_reg;
reg   [7:0] n_7_reg_2147_pp0_iter2_reg;
reg   [7:0] n_7_reg_2147_pp0_iter3_reg;
wire   [8:0] grp_fu_1482_p2;
wire   [7:0] grp_fu_1508_p2;
reg   [7:0] i_gm_4_reg_2168;
reg   [63:0] gm_re_reg_2174;
reg   [63:0] gm_im_reg_2180;
wire   [7:0] grp_fu_1518_p2;
reg   [7:0] i_gm_5_reg_2201;
reg   [63:0] gm_re_4_reg_2207;
reg   [63:0] gm_im_4_reg_2213;
wire   [7:0] grp_fu_1528_p2;
reg   [7:0] i_gm_6_reg_2234;
wire   [1:0] trunc_ln82_fu_1582_p1;
reg   [1:0] trunc_ln82_reg_2240;
reg   [1:0] trunc_ln82_reg_2240_pp0_iter4_reg;
reg   [1:0] trunc_ln82_reg_2240_pp0_iter5_reg;
reg   [1:0] trunc_ln82_reg_2240_pp0_iter6_reg;
reg   [6:0] lshr_ln_reg_2247;
reg   [6:0] lshr_ln_reg_2247_pp0_iter4_reg;
wire   [63:0] zext_ln88_fu_1608_p1;
reg   [63:0] zext_ln88_reg_2252;
reg   [63:0] zext_ln88_reg_2252_pp0_iter4_reg;
reg   [63:0] zext_ln88_reg_2252_pp0_iter5_reg;
reg   [63:0] zext_ln88_reg_2252_pp0_iter6_reg;
reg   [63:0] zext_ln88_reg_2252_pp0_iter7_reg;
reg   [63:0] gm_re_5_reg_2309;
reg   [63:0] gm_im_5_reg_2315;
wire   [1:0] add_ln88_4_fu_1640_p2;
reg   [1:0] add_ln88_4_reg_2336;
reg   [1:0] add_ln88_4_reg_2336_pp0_iter5_reg;
reg   [1:0] add_ln88_4_reg_2336_pp0_iter6_reg;
reg   [1:0] add_ln88_4_reg_2336_pp0_iter7_reg;
wire   [63:0] tmp_re_fu_1644_p6;
reg   [63:0] tmp_re_reg_2340;
wire   [63:0] tmp_im_fu_1658_p6;
reg   [63:0] tmp_im_reg_2346;
wire   [1:0] trunc_ln82_1_fu_1672_p1;
reg   [1:0] trunc_ln82_1_reg_2352;
reg   [1:0] trunc_ln82_1_reg_2352_pp0_iter5_reg;
reg   [1:0] trunc_ln82_1_reg_2352_pp0_iter6_reg;
reg   [1:0] trunc_ln82_1_reg_2352_pp0_iter7_reg;
reg   [1:0] trunc_ln82_1_reg_2352_pp0_iter8_reg;
reg   [6:0] lshr_ln86_3_reg_2359;
reg   [6:0] lshr_ln86_3_reg_2359_pp0_iter5_reg;
wire   [63:0] zext_ln88_4_fu_1698_p1;
reg   [63:0] zext_ln88_4_reg_2364;
reg   [63:0] zext_ln88_4_reg_2364_pp0_iter5_reg;
reg   [63:0] zext_ln88_4_reg_2364_pp0_iter6_reg;
reg   [63:0] zext_ln88_4_reg_2364_pp0_iter7_reg;
reg   [63:0] zext_ln88_4_reg_2364_pp0_iter8_reg;
reg   [63:0] gm_re_6_reg_2421;
reg   [63:0] gm_im_6_reg_2427;
wire   [1:0] add_ln88_5_fu_1713_p2;
reg   [1:0] add_ln88_5_reg_2433;
reg   [1:0] add_ln88_5_reg_2433_pp0_iter5_reg;
reg   [1:0] add_ln88_5_reg_2433_pp0_iter6_reg;
reg   [1:0] add_ln88_5_reg_2433_pp0_iter7_reg;
reg   [1:0] add_ln88_5_reg_2433_pp0_iter8_reg;
wire   [63:0] tmp_re_4_fu_1717_p6;
reg   [63:0] tmp_re_4_reg_2437;
wire   [63:0] tmp_im_4_fu_1731_p6;
reg   [63:0] tmp_im_4_reg_2443;
wire   [1:0] trunc_ln82_2_fu_1745_p1;
reg   [1:0] trunc_ln82_2_reg_2449;
reg   [1:0] trunc_ln82_2_reg_2449_pp0_iter5_reg;
reg   [1:0] trunc_ln82_2_reg_2449_pp0_iter6_reg;
reg   [1:0] trunc_ln82_2_reg_2449_pp0_iter7_reg;
reg   [1:0] trunc_ln82_2_reg_2449_pp0_iter8_reg;
reg   [6:0] lshr_ln86_4_reg_2456;
reg   [6:0] lshr_ln86_4_reg_2456_pp0_iter5_reg;
wire   [63:0] zext_ln88_5_fu_1771_p1;
reg   [63:0] zext_ln88_5_reg_2461;
reg   [63:0] zext_ln88_5_reg_2461_pp0_iter5_reg;
reg   [63:0] zext_ln88_5_reg_2461_pp0_iter6_reg;
reg   [63:0] zext_ln88_5_reg_2461_pp0_iter7_reg;
reg   [63:0] zext_ln88_5_reg_2461_pp0_iter8_reg;
wire   [1:0] add_ln88_6_fu_1786_p2;
reg   [1:0] add_ln88_6_reg_2518;
reg   [1:0] add_ln88_6_reg_2518_pp0_iter5_reg;
reg   [1:0] add_ln88_6_reg_2518_pp0_iter6_reg;
reg   [1:0] add_ln88_6_reg_2518_pp0_iter7_reg;
reg   [1:0] add_ln88_6_reg_2518_pp0_iter8_reg;
wire   [63:0] tmp_re_5_fu_1790_p6;
reg   [63:0] tmp_re_5_reg_2522;
wire   [63:0] tmp_im_5_fu_1804_p6;
reg   [63:0] tmp_im_5_reg_2528;
wire   [1:0] trunc_ln82_3_fu_1818_p1;
reg   [1:0] trunc_ln82_3_reg_2534;
reg   [1:0] trunc_ln82_3_reg_2534_pp0_iter5_reg;
reg   [1:0] trunc_ln82_3_reg_2534_pp0_iter6_reg;
reg   [1:0] trunc_ln82_3_reg_2534_pp0_iter7_reg;
reg   [1:0] trunc_ln82_3_reg_2534_pp0_iter8_reg;
reg   [6:0] lshr_ln86_5_reg_2541;
reg   [6:0] lshr_ln86_5_reg_2541_pp0_iter5_reg;
wire   [63:0] zext_ln88_6_fu_1844_p1;
reg   [63:0] zext_ln88_6_reg_2546;
reg   [63:0] zext_ln88_6_reg_2546_pp0_iter5_reg;
reg   [63:0] zext_ln88_6_reg_2546_pp0_iter6_reg;
reg   [63:0] zext_ln88_6_reg_2546_pp0_iter7_reg;
reg   [63:0] zext_ln88_6_reg_2546_pp0_iter8_reg;
wire   [1:0] add_ln88_7_fu_1856_p2;
reg   [1:0] add_ln88_7_reg_2598;
reg   [1:0] add_ln88_7_reg_2598_pp0_iter5_reg;
reg   [1:0] add_ln88_7_reg_2598_pp0_iter6_reg;
reg   [1:0] add_ln88_7_reg_2598_pp0_iter7_reg;
reg   [1:0] add_ln88_7_reg_2598_pp0_iter8_reg;
wire   [63:0] tmp_re_6_fu_1860_p6;
reg   [63:0] tmp_re_6_reg_2602;
wire   [63:0] tmp_im_6_fu_1874_p6;
reg   [63:0] tmp_im_6_reg_2608;
wire   [63:0] grp_fu_1382_p2;
reg   [63:0] mul_reg_2614;
wire   [63:0] grp_fu_1386_p2;
reg   [63:0] mul4_reg_2619;
wire   [63:0] grp_fu_1390_p2;
reg   [63:0] mul5_reg_2624;
wire   [63:0] grp_fu_1394_p2;
reg   [63:0] mul6_reg_2629;
reg   [63:0] mul33_1_reg_2634;
reg   [63:0] mul34_1_reg_2639;
reg   [63:0] mul35_1_reg_2644;
reg   [63:0] mul36_1_reg_2649;
wire   [63:0] zext_ln86_fu_1888_p1;
reg   [63:0] zext_ln86_reg_2654;
reg   [63:0] zext_ln86_reg_2654_pp0_iter6_reg;
reg   [63:0] mul33_2_reg_2706;
reg   [63:0] mul34_2_reg_2711;
reg   [63:0] mul35_2_reg_2716;
reg   [63:0] mul36_2_reg_2721;
wire   [63:0] x_re_fu_1899_p6;
reg   [63:0] x_re_reg_2726;
wire   [63:0] x_im_fu_1912_p6;
reg   [63:0] x_im_reg_2732;
wire   [63:0] zext_ln86_7_fu_1925_p1;
reg   [63:0] zext_ln86_7_reg_2738;
reg   [63:0] zext_ln86_7_reg_2738_pp0_iter7_reg;
reg   [63:0] zext_ln86_7_reg_2738_pp0_iter8_reg;
reg   [63:0] mul33_3_reg_2790;
reg   [63:0] mul34_3_reg_2795;
reg   [63:0] mul35_3_reg_2800;
reg   [63:0] mul36_3_reg_2805;
wire   [63:0] x_re_4_fu_1936_p6;
reg   [63:0] x_re_4_reg_2810;
wire   [63:0] x_im_4_fu_1949_p6;
reg   [63:0] x_im_4_reg_2816;
wire   [63:0] zext_ln86_8_fu_1962_p1;
reg   [63:0] zext_ln86_8_reg_2822;
reg   [63:0] zext_ln86_8_reg_2822_pp0_iter7_reg;
reg   [63:0] zext_ln86_8_reg_2822_pp0_iter8_reg;
wire   [63:0] grp_fu_1350_p2;
reg   [63:0] y_re_reg_2874;
wire   [63:0] grp_fu_1354_p2;
reg   [63:0] y_im_reg_2880;
wire   [63:0] x_re_5_fu_1973_p6;
reg   [63:0] x_re_5_reg_2886;
wire   [63:0] x_im_5_fu_1986_p6;
reg   [63:0] x_im_5_reg_2892;
wire   [63:0] zext_ln86_9_fu_1999_p1;
reg   [63:0] zext_ln86_9_reg_2898;
reg   [63:0] zext_ln86_9_reg_2898_pp0_iter7_reg;
reg   [63:0] zext_ln86_9_reg_2898_pp0_iter8_reg;
reg   [63:0] y_re_4_reg_2950;
reg   [63:0] y_im_4_reg_2956;
wire   [63:0] x_re_6_fu_2010_p6;
reg   [63:0] x_re_6_reg_2962;
wire   [63:0] x_im_6_fu_2023_p6;
reg   [63:0] x_im_6_reg_2968;
reg   [63:0] y_re_5_reg_2974;
reg   [63:0] y_im_5_reg_2980;
reg   [63:0] y_re_6_reg_2986;
reg   [63:0] y_im_6_reg_2992;
reg   [63:0] sub44_2_reg_2998;
reg   [63:0] sub50_1_reg_3006;
reg   [63:0] add38_3_reg_3014;
reg   [63:0] add41_2_reg_3022;
reg   [63:0] sub44_3_reg_3030;
reg   [63:0] sub50_2_reg_3038;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln84_4_fu_1542_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln84_6_fu_1559_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln84_8_fu_1576_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln84_10_fu_1634_p1;
reg   [8:0] n_01_fu_92;
wire   [8:0] n_8_fu_1488_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_n_5;
reg   [63:0] grp_fu_1350_p0;
reg   [63:0] grp_fu_1350_p1;
reg   [63:0] grp_fu_1354_p0;
reg   [63:0] grp_fu_1354_p1;
reg   [63:0] grp_fu_1358_p0;
reg   [63:0] grp_fu_1358_p1;
reg   [63:0] grp_fu_1366_p0;
reg   [63:0] grp_fu_1366_p1;
reg   [63:0] grp_fu_1374_p0;
reg   [63:0] grp_fu_1374_p1;
reg   [63:0] grp_fu_1378_p0;
reg   [63:0] grp_fu_1378_p1;
reg   [63:0] grp_fu_1382_p0;
reg   [63:0] grp_fu_1382_p1;
reg   [63:0] grp_fu_1386_p0;
reg   [63:0] grp_fu_1386_p1;
reg   [63:0] grp_fu_1390_p0;
reg   [63:0] grp_fu_1390_p1;
reg   [63:0] grp_fu_1394_p0;
reg   [63:0] grp_fu_1394_p1;
wire   [7:0] grp_fu_1482_p1;
wire   [7:0] grp_fu_1508_p0;
wire   [7:0] grp_fu_1518_p0;
wire   [7:0] grp_fu_1528_p0;
wire   [9:0] zext_ln84_fu_1533_p1;
wire   [9:0] add_ln84_fu_1537_p2;
wire   [9:0] zext_ln84_5_fu_1551_p1;
wire   [9:0] add_ln84_1_fu_1554_p2;
wire   [9:0] zext_ln84_7_fu_1568_p1;
wire   [9:0] add_ln84_2_fu_1571_p2;
wire  signed [8:0] trunc_ln82_fu_1582_p0;
wire   [8:0] grp_fu_2036_p3;
wire  signed [8:0] lshr_ln_fu_1585_p1;
wire  signed [8:0] add_ln88_fu_1594_p0;
(* use_dsp48 = "no" *) wire   [8:0] add_ln88_fu_1594_p2;
wire   [6:0] lshr_ln1_fu_1598_p4;
wire   [9:0] zext_ln84_9_fu_1626_p1;
wire   [9:0] add_ln84_3_fu_1629_p2;
wire   [8:0] grp_fu_2045_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln88_1_fu_1684_p2;
wire   [6:0] lshr_ln88_4_fu_1688_p4;
wire   [8:0] grp_fu_2055_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln88_2_fu_1757_p2;
wire   [6:0] lshr_ln88_5_fu_1761_p4;
wire   [8:0] grp_fu_2065_p3;
(* use_dsp48 = "no" *) wire   [8:0] add_ln88_3_fu_1830_p2;
wire   [6:0] lshr_ln88_6_fu_1834_p4;
wire   [7:0] grp_fu_2036_p1;
wire   [7:0] grp_fu_2045_p0;
wire   [7:0] grp_fu_2045_p1;
wire   [7:0] grp_fu_2045_p2;
wire   [7:0] grp_fu_2055_p0;
wire   [7:0] grp_fu_2055_p1;
wire   [7:0] grp_fu_2055_p2;
wire   [7:0] grp_fu_2065_p0;
wire   [7:0] grp_fu_2065_p1;
wire   [7:0] grp_fu_2065_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter8_stage2;
reg    ap_idle_pp0_0to7;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to9;
wire    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0;
reg    ap_enable_operation_585;
reg    ap_enable_state32_pp0_iter7_stage3;
reg    ap_enable_operation_619;
reg    ap_enable_state33_pp0_iter8_stage0;
reg    ap_enable_operation_651;
reg    ap_enable_state34_pp0_iter8_stage1;
reg    ap_enable_operation_679;
reg    ap_enable_state35_pp0_iter8_stage2;
reg    ap_enable_operation_703;
reg    ap_enable_state36_pp0_iter8_stage3;
reg    ap_enable_operation_723;
reg    ap_enable_state37_pp0_iter9_stage0;
reg    ap_enable_operation_743;
reg    ap_enable_state38_pp0_iter9_stage1;
reg    ap_enable_operation_763;
reg    ap_enable_state39_pp0_iter9_stage2;
reg    ap_enable_operation_587;
reg    ap_enable_operation_621;
reg    ap_enable_operation_653;
reg    ap_enable_operation_681;
reg    ap_enable_operation_705;
reg    ap_enable_operation_725;
reg    ap_enable_operation_745;
reg    ap_enable_operation_765;
reg    ap_enable_operation_589;
reg    ap_enable_operation_623;
reg    ap_enable_operation_655;
reg    ap_enable_operation_683;
reg    ap_enable_operation_707;
reg    ap_enable_operation_727;
reg    ap_enable_operation_747;
reg    ap_enable_operation_767;
reg    ap_enable_operation_591;
reg    ap_enable_operation_625;
reg    ap_enable_operation_657;
reg    ap_enable_operation_685;
reg    ap_enable_operation_709;
reg    ap_enable_operation_729;
reg    ap_enable_operation_749;
reg    ap_enable_operation_769;
reg    ap_enable_operation_593;
reg    ap_enable_operation_627;
reg    ap_enable_operation_659;
reg    ap_enable_operation_687;
reg    ap_enable_operation_711;
reg    ap_enable_operation_731;
reg    ap_enable_operation_751;
reg    ap_enable_operation_771;
reg    ap_enable_operation_595;
reg    ap_enable_operation_629;
reg    ap_enable_operation_661;
reg    ap_enable_operation_689;
reg    ap_enable_operation_713;
reg    ap_enable_operation_733;
reg    ap_enable_operation_753;
reg    ap_enable_operation_773;
reg    ap_enable_operation_597;
reg    ap_enable_operation_631;
reg    ap_enable_operation_663;
reg    ap_enable_operation_691;
reg    ap_enable_operation_715;
reg    ap_enable_operation_735;
reg    ap_enable_operation_755;
reg    ap_enable_operation_775;
reg    ap_enable_operation_599;
reg    ap_enable_operation_633;
reg    ap_enable_operation_665;
reg    ap_enable_operation_693;
reg    ap_enable_operation_717;
reg    ap_enable_operation_737;
reg    ap_enable_operation_757;
reg    ap_enable_operation_777;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1482_p10;
wire   [8:0] grp_fu_2045_p10;
wire   [8:0] grp_fu_2045_p20;
wire   [8:0] grp_fu_2055_p10;
wire   [8:0] grp_fu_2055_p20;
wire   [8:0] grp_fu_2065_p10;
wire   [8:0] grp_fu_2065_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_fft_stage_clone_gm_re_tab6_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_re_tab6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_re_tab6_address0),
    .ce0(gm_re_tab6_ce0),
    .q0(gm_re_tab6_q0)
);

FFT_fft_stage_clone_gm_im_tab5_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_im_tab5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_im_tab5_address0),
    .ce0(gm_im_tab5_ce0),
    .q0(gm_im_tab5_q0)
);

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1350_p0),
    .din1(grp_fu_1350_p1),
    .ce(1'b1),
    .dout(grp_fu_1350_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .ce(1'b1),
    .dout(grp_fu_1354_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1358_p0),
    .din1(grp_fu_1358_p1),
    .ce(1'b1),
    .dout(grp_fu_1358_p2)
);

FFT_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1366_p0),
    .din1(grp_fu_1366_p1),
    .ce(1'b1),
    .dout(grp_fu_1366_p2)
);

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1374_p0),
    .din1(grp_fu_1374_p1),
    .ce(1'b1),
    .dout(grp_fu_1374_p2)
);

FFT_dsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_5_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .ce(1'b1),
    .dout(grp_fu_1378_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1382_p0),
    .din1(grp_fu_1382_p1),
    .ce(1'b1),
    .dout(grp_fu_1382_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1386_p0),
    .din1(grp_fu_1386_p1),
    .ce(1'b1),
    .dout(grp_fu_1386_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1390_p0),
    .din1(grp_fu_1390_p1),
    .ce(1'b1),
    .dout(grp_fu_1390_p2)
);

FFT_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1394_p0),
    .din1(grp_fu_1394_p1),
    .ce(1'b1),
    .dout(grp_fu_1394_p2)
);

FFT_udiv_9ns_8ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
udiv_9ns_8ns_9_13_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_5),
    .din1(grp_fu_1482_p1),
    .ce(1'b1),
    .dout(grp_fu_1482_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1508_p0),
    .din1(ht_reg_2082),
    .ce(1'b1),
    .dout(grp_fu_1508_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1518_p0),
    .din1(ht_reg_2082),
    .ce(1'b1),
    .dout(grp_fu_1518_p2)
);

FFT_udiv_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_8ns_8ns_8_12_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1528_p0),
    .din1(ht_reg_2082),
    .ce(1'b1),
    .dout(grp_fu_1528_p2)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U41(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln88_4_fu_1640_p2),
    .dout(tmp_re_fu_1644_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U42(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln88_4_fu_1640_p2),
    .dout(tmp_im_fu_1658_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U43(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln88_5_fu_1713_p2),
    .dout(tmp_re_4_fu_1717_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U44(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln88_5_fu_1713_p2),
    .dout(tmp_im_4_fu_1731_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U45(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln88_6_fu_1786_p2),
    .dout(tmp_re_5_fu_1790_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U46(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln88_6_fu_1786_p2),
    .dout(tmp_im_5_fu_1804_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U47(
    .din0(in_r_0_q1),
    .din1(in_r_1_q1),
    .din2(in_r_2_q1),
    .din3(in_r_3_q1),
    .din4(add_ln88_7_fu_1856_p2),
    .dout(tmp_re_6_fu_1860_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U48(
    .din0(in_i_0_q1),
    .din1(in_i_1_q1),
    .din2(in_i_2_q1),
    .din3(in_i_3_q1),
    .din4(add_ln88_7_fu_1856_p2),
    .dout(tmp_im_6_fu_1874_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U49(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln82_reg_2240_pp0_iter5_reg),
    .dout(x_re_fu_1899_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U50(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln82_reg_2240_pp0_iter5_reg),
    .dout(x_im_fu_1912_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U51(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln82_1_reg_2352_pp0_iter6_reg),
    .dout(x_re_4_fu_1936_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U52(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln82_1_reg_2352_pp0_iter6_reg),
    .dout(x_im_4_fu_1949_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U53(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln82_2_reg_2449_pp0_iter6_reg),
    .dout(x_re_5_fu_1973_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U54(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln82_2_reg_2449_pp0_iter6_reg),
    .dout(x_im_5_fu_1986_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U55(
    .din0(in_r_0_q0),
    .din1(in_r_1_q0),
    .din2(in_r_2_q0),
    .din3(in_r_3_q0),
    .din4(trunc_ln82_3_reg_2534_pp0_iter6_reg),
    .dout(x_re_6_fu_2010_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U56(
    .din0(in_i_0_q0),
    .din1(in_i_1_q0),
    .din2(in_i_2_q0),
    .din3(in_i_3_q0),
    .din4(trunc_ln82_3_reg_2534_pp0_iter6_reg),
    .dout(x_im_6_fu_2023_p6)
);

FFT_mac_muladd_9ns_8ns_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_9ns_8ns_9ns_9_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1482_p2),
    .din1(grp_fu_2036_p1),
    .din2(n_5_reg_2118_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_2036_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2045_p0),
    .din1(grp_fu_2045_p1),
    .din2(grp_fu_2045_p2),
    .ce(1'b1),
    .dout(grp_fu_2045_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2055_p0),
    .din1(grp_fu_2055_p1),
    .din2(grp_fu_2055_p2),
    .ce(1'b1),
    .dout(grp_fu_2055_p3)
);

FFT_mac_muladd_8ns_8ns_8ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mac_muladd_8ns_8ns_8ns_9_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2065_p0),
    .din1(grp_fu_2065_p1),
    .din2(grp_fu_2065_p2),
    .ce(1'b1),
    .dout(grp_fu_2065_p3)
);

FFT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_1474_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_01_fu_92 <= n_8_fu_1488_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_01_fu_92 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add38_3_reg_3014 <= grp_fu_1358_p2;
        add41_2_reg_3022 <= grp_fu_1366_p2;
        sub44_3_reg_3030 <= grp_fu_1374_p2;
        sub50_2_reg_3038 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln88_4_reg_2336 <= add_ln88_4_fu_1640_p2;
        add_ln88_4_reg_2336_pp0_iter5_reg <= add_ln88_4_reg_2336;
        add_ln88_4_reg_2336_pp0_iter6_reg <= add_ln88_4_reg_2336_pp0_iter5_reg;
        add_ln88_4_reg_2336_pp0_iter7_reg <= add_ln88_4_reg_2336_pp0_iter6_reg;
        ht_reg_2082 <= {{t[8:1]}};
        i_gm_4_reg_2168 <= grp_fu_1508_p2;
        lshr_ln86_3_reg_2359 <= {{grp_fu_2045_p3[8:2]}};
        lshr_ln86_3_reg_2359_pp0_iter5_reg <= lshr_ln86_3_reg_2359;
        n_5_reg_2118 <= ap_sig_allocacmp_n_5;
        n_5_reg_2118_pp0_iter1_reg <= n_5_reg_2118;
        n_5_reg_2118_pp0_iter2_reg <= n_5_reg_2118_pp0_iter1_reg;
        n_5_reg_2118_pp0_iter3_reg <= n_5_reg_2118_pp0_iter2_reg;
        tmp_im_reg_2346 <= tmp_im_fu_1658_p6;
        tmp_re_reg_2340 <= tmp_re_fu_1644_p6;
        tmp_reg_2125 <= ap_sig_allocacmp_n_5[32'd8];
        tmp_reg_2125_pp0_iter1_reg <= tmp_reg_2125;
        tmp_reg_2125_pp0_iter2_reg <= tmp_reg_2125_pp0_iter1_reg;
        tmp_reg_2125_pp0_iter3_reg <= tmp_reg_2125_pp0_iter2_reg;
        tmp_reg_2125_pp0_iter4_reg <= tmp_reg_2125_pp0_iter3_reg;
        tmp_reg_2125_pp0_iter5_reg <= tmp_reg_2125_pp0_iter4_reg;
        tmp_reg_2125_pp0_iter6_reg <= tmp_reg_2125_pp0_iter5_reg;
        tmp_reg_2125_pp0_iter7_reg <= tmp_reg_2125_pp0_iter6_reg;
        tmp_reg_2125_pp0_iter8_reg <= tmp_reg_2125_pp0_iter7_reg;
        trunc_ln82_1_reg_2352 <= trunc_ln82_1_fu_1672_p1;
        trunc_ln82_1_reg_2352_pp0_iter5_reg <= trunc_ln82_1_reg_2352;
        trunc_ln82_1_reg_2352_pp0_iter6_reg <= trunc_ln82_1_reg_2352_pp0_iter5_reg;
        trunc_ln82_1_reg_2352_pp0_iter7_reg <= trunc_ln82_1_reg_2352_pp0_iter6_reg;
        trunc_ln82_1_reg_2352_pp0_iter8_reg <= trunc_ln82_1_reg_2352_pp0_iter7_reg;
        trunc_ln_reg_2110 <= {{t[2:1]}};
        x_im_reg_2732 <= x_im_fu_1912_p6;
        x_re_reg_2726 <= x_re_fu_1899_p6;
        zext_ln73_reg_2089[7 : 0] <= zext_ln73_fu_1448_p1[7 : 0];
        zext_ln79_reg_2102[8 : 0] <= zext_ln79_fu_1452_p1[8 : 0];
        zext_ln86_7_reg_2738[6 : 0] <= zext_ln86_7_fu_1925_p1[6 : 0];
        zext_ln86_7_reg_2738_pp0_iter7_reg[6 : 0] <= zext_ln86_7_reg_2738[6 : 0];
        zext_ln86_7_reg_2738_pp0_iter8_reg[6 : 0] <= zext_ln86_7_reg_2738_pp0_iter7_reg[6 : 0];
        zext_ln88_4_reg_2364[6 : 0] <= zext_ln88_4_fu_1698_p1[6 : 0];
        zext_ln88_4_reg_2364_pp0_iter5_reg[6 : 0] <= zext_ln88_4_reg_2364[6 : 0];
        zext_ln88_4_reg_2364_pp0_iter6_reg[6 : 0] <= zext_ln88_4_reg_2364_pp0_iter5_reg[6 : 0];
        zext_ln88_4_reg_2364_pp0_iter7_reg[6 : 0] <= zext_ln88_4_reg_2364_pp0_iter6_reg[6 : 0];
        zext_ln88_4_reg_2364_pp0_iter8_reg[6 : 0] <= zext_ln88_4_reg_2364_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln88_5_reg_2433 <= add_ln88_5_fu_1713_p2;
        add_ln88_5_reg_2433_pp0_iter5_reg <= add_ln88_5_reg_2433;
        add_ln88_5_reg_2433_pp0_iter6_reg <= add_ln88_5_reg_2433_pp0_iter5_reg;
        add_ln88_5_reg_2433_pp0_iter7_reg <= add_ln88_5_reg_2433_pp0_iter6_reg;
        add_ln88_5_reg_2433_pp0_iter8_reg <= add_ln88_5_reg_2433_pp0_iter7_reg;
        i_gm_5_reg_2201 <= grp_fu_1518_p2;
        lshr_ln86_4_reg_2456 <= {{grp_fu_2055_p3[8:2]}};
        lshr_ln86_4_reg_2456_pp0_iter5_reg <= lshr_ln86_4_reg_2456;
        n_reg_2135_pp0_iter1_reg[7 : 1] <= n_reg_2135[7 : 1];
        n_reg_2135_pp0_iter2_reg[7 : 1] <= n_reg_2135_pp0_iter1_reg[7 : 1];
        n_reg_2135_pp0_iter3_reg[7 : 1] <= n_reg_2135_pp0_iter2_reg[7 : 1];
        tmp_im_4_reg_2443 <= tmp_im_4_fu_1731_p6;
        tmp_re_4_reg_2437 <= tmp_re_4_fu_1717_p6;
        trunc_ln82_2_reg_2449 <= trunc_ln82_2_fu_1745_p1;
        trunc_ln82_2_reg_2449_pp0_iter5_reg <= trunc_ln82_2_reg_2449;
        trunc_ln82_2_reg_2449_pp0_iter6_reg <= trunc_ln82_2_reg_2449_pp0_iter5_reg;
        trunc_ln82_2_reg_2449_pp0_iter7_reg <= trunc_ln82_2_reg_2449_pp0_iter6_reg;
        trunc_ln82_2_reg_2449_pp0_iter8_reg <= trunc_ln82_2_reg_2449_pp0_iter7_reg;
        x_im_4_reg_2816 <= x_im_4_fu_1949_p6;
        x_re_4_reg_2810 <= x_re_4_fu_1936_p6;
        zext_ln86_8_reg_2822[6 : 0] <= zext_ln86_8_fu_1962_p1[6 : 0];
        zext_ln86_8_reg_2822_pp0_iter7_reg[6 : 0] <= zext_ln86_8_reg_2822[6 : 0];
        zext_ln86_8_reg_2822_pp0_iter8_reg[6 : 0] <= zext_ln86_8_reg_2822_pp0_iter7_reg[6 : 0];
        zext_ln88_5_reg_2461[6 : 0] <= zext_ln88_5_fu_1771_p1[6 : 0];
        zext_ln88_5_reg_2461_pp0_iter5_reg[6 : 0] <= zext_ln88_5_reg_2461[6 : 0];
        zext_ln88_5_reg_2461_pp0_iter6_reg[6 : 0] <= zext_ln88_5_reg_2461_pp0_iter5_reg[6 : 0];
        zext_ln88_5_reg_2461_pp0_iter7_reg[6 : 0] <= zext_ln88_5_reg_2461_pp0_iter6_reg[6 : 0];
        zext_ln88_5_reg_2461_pp0_iter8_reg[6 : 0] <= zext_ln88_5_reg_2461_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln88_6_reg_2518 <= add_ln88_6_fu_1786_p2;
        add_ln88_6_reg_2518_pp0_iter5_reg <= add_ln88_6_reg_2518;
        add_ln88_6_reg_2518_pp0_iter6_reg <= add_ln88_6_reg_2518_pp0_iter5_reg;
        add_ln88_6_reg_2518_pp0_iter7_reg <= add_ln88_6_reg_2518_pp0_iter6_reg;
        add_ln88_6_reg_2518_pp0_iter8_reg <= add_ln88_6_reg_2518_pp0_iter7_reg;
        i_gm_6_reg_2234 <= grp_fu_1528_p2;
        lshr_ln86_5_reg_2541 <= {{grp_fu_2065_p3[8:2]}};
        lshr_ln86_5_reg_2541_pp0_iter5_reg <= lshr_ln86_5_reg_2541;
        n_6_reg_2141_pp0_iter1_reg[0] <= n_6_reg_2141[0];
n_6_reg_2141_pp0_iter1_reg[7 : 2] <= n_6_reg_2141[7 : 2];
        n_6_reg_2141_pp0_iter2_reg[0] <= n_6_reg_2141_pp0_iter1_reg[0];
n_6_reg_2141_pp0_iter2_reg[7 : 2] <= n_6_reg_2141_pp0_iter1_reg[7 : 2];
        n_6_reg_2141_pp0_iter3_reg[0] <= n_6_reg_2141_pp0_iter2_reg[0];
n_6_reg_2141_pp0_iter3_reg[7 : 2] <= n_6_reg_2141_pp0_iter2_reg[7 : 2];
        tmp_im_5_reg_2528 <= tmp_im_5_fu_1804_p6;
        tmp_re_5_reg_2522 <= tmp_re_5_fu_1790_p6;
        trunc_ln82_3_reg_2534 <= trunc_ln82_3_fu_1818_p1;
        trunc_ln82_3_reg_2534_pp0_iter5_reg <= trunc_ln82_3_reg_2534;
        trunc_ln82_3_reg_2534_pp0_iter6_reg <= trunc_ln82_3_reg_2534_pp0_iter5_reg;
        trunc_ln82_3_reg_2534_pp0_iter7_reg <= trunc_ln82_3_reg_2534_pp0_iter6_reg;
        trunc_ln82_3_reg_2534_pp0_iter8_reg <= trunc_ln82_3_reg_2534_pp0_iter7_reg;
        x_im_5_reg_2892 <= x_im_5_fu_1986_p6;
        x_re_5_reg_2886 <= x_re_5_fu_1973_p6;
        zext_ln86_9_reg_2898[6 : 0] <= zext_ln86_9_fu_1999_p1[6 : 0];
        zext_ln86_9_reg_2898_pp0_iter7_reg[6 : 0] <= zext_ln86_9_reg_2898[6 : 0];
        zext_ln86_9_reg_2898_pp0_iter8_reg[6 : 0] <= zext_ln86_9_reg_2898_pp0_iter7_reg[6 : 0];
        zext_ln88_6_reg_2546[6 : 0] <= zext_ln88_6_fu_1844_p1[6 : 0];
        zext_ln88_6_reg_2546_pp0_iter5_reg[6 : 0] <= zext_ln88_6_reg_2546[6 : 0];
        zext_ln88_6_reg_2546_pp0_iter6_reg[6 : 0] <= zext_ln88_6_reg_2546_pp0_iter5_reg[6 : 0];
        zext_ln88_6_reg_2546_pp0_iter7_reg[6 : 0] <= zext_ln88_6_reg_2546_pp0_iter6_reg[6 : 0];
        zext_ln88_6_reg_2546_pp0_iter8_reg[6 : 0] <= zext_ln88_6_reg_2546_pp0_iter7_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln88_7_reg_2598 <= add_ln88_7_fu_1856_p2;
        add_ln88_7_reg_2598_pp0_iter5_reg <= add_ln88_7_reg_2598;
        add_ln88_7_reg_2598_pp0_iter6_reg <= add_ln88_7_reg_2598_pp0_iter5_reg;
        add_ln88_7_reg_2598_pp0_iter7_reg <= add_ln88_7_reg_2598_pp0_iter6_reg;
        add_ln88_7_reg_2598_pp0_iter8_reg <= add_ln88_7_reg_2598_pp0_iter7_reg;
        lshr_ln_reg_2247 <= {{lshr_ln_fu_1585_p1[8:2]}};
        lshr_ln_reg_2247_pp0_iter4_reg <= lshr_ln_reg_2247;
        n_7_reg_2147_pp0_iter1_reg[7 : 2] <= n_7_reg_2147[7 : 2];
        n_7_reg_2147_pp0_iter2_reg[7 : 2] <= n_7_reg_2147_pp0_iter1_reg[7 : 2];
        n_7_reg_2147_pp0_iter3_reg[7 : 2] <= n_7_reg_2147_pp0_iter2_reg[7 : 2];
        tmp_im_6_reg_2608 <= tmp_im_6_fu_1874_p6;
        tmp_re_6_reg_2602 <= tmp_re_6_fu_1860_p6;
        trunc_ln82_reg_2240 <= trunc_ln82_fu_1582_p1;
        trunc_ln82_reg_2240_pp0_iter4_reg <= trunc_ln82_reg_2240;
        trunc_ln82_reg_2240_pp0_iter5_reg <= trunc_ln82_reg_2240_pp0_iter4_reg;
        trunc_ln82_reg_2240_pp0_iter6_reg <= trunc_ln82_reg_2240_pp0_iter5_reg;
        x_im_6_reg_2968 <= x_im_6_fu_2023_p6;
        x_re_6_reg_2962 <= x_re_6_fu_2010_p6;
        zext_ln86_reg_2654[6 : 0] <= zext_ln86_fu_1888_p1[6 : 0];
        zext_ln86_reg_2654_pp0_iter6_reg[6 : 0] <= zext_ln86_reg_2654[6 : 0];
        zext_ln88_reg_2252[6 : 0] <= zext_ln88_fu_1608_p1[6 : 0];
        zext_ln88_reg_2252_pp0_iter4_reg[6 : 0] <= zext_ln88_reg_2252[6 : 0];
        zext_ln88_reg_2252_pp0_iter5_reg[6 : 0] <= zext_ln88_reg_2252_pp0_iter4_reg[6 : 0];
        zext_ln88_reg_2252_pp0_iter6_reg[6 : 0] <= zext_ln88_reg_2252_pp0_iter5_reg[6 : 0];
        zext_ln88_reg_2252_pp0_iter7_reg[6 : 0] <= zext_ln88_reg_2252_pp0_iter6_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gm_im_4_reg_2213 <= gm_im_tab5_q0;
        gm_re_4_reg_2207 <= gm_re_tab6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gm_im_5_reg_2315 <= gm_im_tab5_q0;
        gm_re_5_reg_2309 <= gm_re_tab6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_im_6_reg_2427 <= gm_im_tab5_q0;
        gm_re_6_reg_2421 <= gm_re_tab6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gm_im_reg_2180 <= gm_im_tab5_q0;
        gm_re_reg_2174 <= gm_re_tab6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul33_1_reg_2634 <= grp_fu_1382_p2;
        mul34_1_reg_2639 <= grp_fu_1386_p2;
        mul35_1_reg_2644 <= grp_fu_1390_p2;
        mul36_1_reg_2649 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul33_2_reg_2706 <= grp_fu_1382_p2;
        mul34_2_reg_2711 <= grp_fu_1386_p2;
        mul35_2_reg_2716 <= grp_fu_1390_p2;
        mul36_2_reg_2721 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul33_3_reg_2790 <= grp_fu_1382_p2;
        mul34_3_reg_2795 <= grp_fu_1386_p2;
        mul35_3_reg_2800 <= grp_fu_1390_p2;
        mul36_3_reg_2805 <= grp_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul4_reg_2619 <= grp_fu_1386_p2;
        mul5_reg_2624 <= grp_fu_1390_p2;
        mul6_reg_2629 <= grp_fu_1394_p2;
        mul_reg_2614 <= grp_fu_1382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_6_reg_2141[0] <= n_6_fu_1513_p2[0];
n_6_reg_2141[7 : 2] <= n_6_fu_1513_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_7_reg_2147[7 : 2] <= n_7_fu_1523_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2125 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_reg_2135[7 : 1] <= n_fu_1502_p2[7 : 1];
        trunc_ln79_reg_2129 <= trunc_ln79_fu_1499_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1398 <= grp_fu_1374_p2;
        reg_1406 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1414 <= grp_fu_1358_p2;
        reg_1426 <= grp_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub44_2_reg_2998 <= grp_fu_1374_p2;
        sub50_1_reg_3006 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        y_im_4_reg_2956 <= grp_fu_1354_p2;
        y_re_4_reg_2950 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_im_5_reg_2980 <= grp_fu_1354_p2;
        y_re_5_reg_2974 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_im_6_reg_2992 <= grp_fu_1354_p2;
        y_re_6_reg_2986 <= grp_fu_1350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        y_im_reg_2880 <= grp_fu_1354_p2;
        y_re_reg_2874 <= grp_fu_1350_p2;
    end
end

always @ (*) begin
    if (((tmp_reg_2125 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_reg_2125_pp0_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter8_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter8_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_5 = 9'd0;
    end else begin
        ap_sig_allocacmp_n_5 = n_01_fu_92;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_im_tab5_address0 = zext_ln84_10_fu_1634_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_im_tab5_address0 = zext_ln84_8_fu_1576_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_im_tab5_address0 = zext_ln84_6_fu_1559_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_im_tab5_address0 = zext_ln84_4_fu_1542_p1;
        end else begin
            gm_im_tab5_address0 = 'bx;
        end
    end else begin
        gm_im_tab5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gm_im_tab5_ce0 = 1'b1;
    end else begin
        gm_im_tab5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            gm_re_tab6_address0 = zext_ln84_10_fu_1634_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            gm_re_tab6_address0 = zext_ln84_8_fu_1576_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            gm_re_tab6_address0 = zext_ln84_6_fu_1559_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            gm_re_tab6_address0 = zext_ln84_4_fu_1542_p1;
        end else begin
            gm_re_tab6_address0 = 'bx;
        end
    end else begin
        gm_re_tab6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        gm_re_tab6_ce0 = 1'b1;
    end else begin
        gm_re_tab6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1350_p0 = mul33_3_reg_2790;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_p0 = mul33_2_reg_2706;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1350_p0 = mul33_1_reg_2634;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1350_p0 = mul_reg_2614;
    end else begin
        grp_fu_1350_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1350_p1 = mul34_3_reg_2795;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_p1 = mul34_2_reg_2711;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1350_p1 = mul34_1_reg_2639;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1350_p1 = mul4_reg_2619;
    end else begin
        grp_fu_1350_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1354_p0 = mul35_3_reg_2800;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_p0 = mul35_2_reg_2716;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1354_p0 = mul35_1_reg_2644;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1354_p0 = mul5_reg_2624;
    end else begin
        grp_fu_1354_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1354_p1 = mul36_3_reg_2805;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_p1 = mul36_2_reg_2721;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1354_p1 = mul36_1_reg_2649;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1354_p1 = mul6_reg_2629;
    end else begin
        grp_fu_1354_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1358_p0 = x_re_6_reg_2962;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1358_p0 = x_re_5_reg_2886;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1358_p0 = x_re_4_reg_2810;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1358_p0 = x_re_reg_2726;
    end else begin
        grp_fu_1358_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1358_p1 = y_re_6_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1358_p1 = y_re_5_reg_2974;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1358_p1 = y_re_4_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1358_p1 = y_re_reg_2874;
    end else begin
        grp_fu_1358_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1366_p0 = x_im_6_reg_2968;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1366_p0 = x_im_5_reg_2892;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1366_p0 = x_im_4_reg_2816;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1366_p0 = x_im_reg_2732;
    end else begin
        grp_fu_1366_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1366_p1 = y_im_6_reg_2992;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1366_p1 = y_im_5_reg_2980;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1366_p1 = y_im_4_reg_2956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1366_p1 = y_im_reg_2880;
    end else begin
        grp_fu_1366_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1374_p0 = x_re_6_reg_2962;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1374_p0 = x_re_5_reg_2886;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1374_p0 = x_re_4_reg_2810;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1374_p0 = x_re_reg_2726;
    end else begin
        grp_fu_1374_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1374_p1 = y_re_6_reg_2986;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1374_p1 = y_re_5_reg_2974;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1374_p1 = y_re_4_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1374_p1 = y_re_reg_2874;
    end else begin
        grp_fu_1374_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1378_p0 = x_im_6_reg_2968;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1378_p0 = x_im_5_reg_2892;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1378_p0 = x_im_4_reg_2816;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1378_p0 = x_im_reg_2732;
    end else begin
        grp_fu_1378_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1378_p1 = y_im_6_reg_2992;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1378_p1 = y_im_5_reg_2980;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1378_p1 = y_im_4_reg_2956;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1378_p1 = y_im_reg_2880;
    end else begin
        grp_fu_1378_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1382_p0 = tmp_re_6_reg_2602;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1382_p0 = tmp_re_5_reg_2522;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1382_p0 = tmp_re_4_reg_2437;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1382_p0 = tmp_re_reg_2340;
    end else begin
        grp_fu_1382_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1382_p1 = gm_re_6_reg_2421;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1382_p1 = gm_re_5_reg_2309;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1382_p1 = gm_re_4_reg_2207;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1382_p1 = gm_re_reg_2174;
    end else begin
        grp_fu_1382_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1386_p0 = tmp_im_6_reg_2608;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1386_p0 = tmp_im_5_reg_2528;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1386_p0 = tmp_im_4_reg_2443;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1386_p0 = tmp_im_reg_2346;
    end else begin
        grp_fu_1386_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1386_p1 = gm_im_6_reg_2427;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1386_p1 = gm_im_5_reg_2315;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1386_p1 = gm_im_4_reg_2213;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1386_p1 = gm_im_reg_2180;
    end else begin
        grp_fu_1386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p0 = tmp_re_6_reg_2602;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p0 = tmp_re_5_reg_2522;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p0 = tmp_re_4_reg_2437;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p0 = tmp_re_reg_2340;
    end else begin
        grp_fu_1390_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1390_p1 = gm_im_6_reg_2427;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1390_p1 = gm_im_5_reg_2315;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1390_p1 = gm_im_4_reg_2213;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1390_p1 = gm_im_reg_2180;
    end else begin
        grp_fu_1390_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p0 = tmp_im_6_reg_2608;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p0 = tmp_im_5_reg_2528;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p0 = tmp_im_4_reg_2443;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p0 = tmp_im_reg_2346;
    end else begin
        grp_fu_1394_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_p1 = gm_re_6_reg_2421;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1394_p1 = gm_re_5_reg_2309;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1394_p1 = gm_re_4_reg_2207;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1394_p1 = gm_re_reg_2174;
    end else begin
        grp_fu_1394_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_0_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_0_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_0_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_0_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_0_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_0_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_0_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_0_ce0 = 1'b1;
    end else begin
        in_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_0_ce1 = 1'b1;
    end else begin
        in_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_1_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_1_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_1_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_1_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_1_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_1_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_1_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_1_ce0 = 1'b1;
    end else begin
        in_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_1_ce1 = 1'b1;
    end else begin
        in_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_2_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_2_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_2_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_2_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_2_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_2_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_2_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_2_ce0 = 1'b1;
    end else begin
        in_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_2_ce1 = 1'b1;
    end else begin
        in_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_3_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_3_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_3_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_i_3_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_i_3_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_i_3_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_i_3_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_3_ce0 = 1'b1;
    end else begin
        in_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_i_3_ce1 = 1'b1;
    end else begin
        in_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_0_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_0_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_0_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_r_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_0_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_0_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_0_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_0_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_r_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_0_ce0 = 1'b1;
    end else begin
        in_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_0_ce1 = 1'b1;
    end else begin
        in_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_1_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_1_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_1_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_1_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_1_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_1_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_1_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_1_ce0 = 1'b1;
    end else begin
        in_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_1_ce1 = 1'b1;
    end else begin
        in_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_2_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_2_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_2_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_r_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_2_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_2_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_2_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_2_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_r_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_2_ce0 = 1'b1;
    end else begin
        in_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_2_ce1 = 1'b1;
    end else begin
        in_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_3_address0 = zext_ln86_9_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_3_address0 = zext_ln86_8_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_address0 = zext_ln86_7_fu_1925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_3_address0 = zext_ln86_fu_1888_p1;
    end else begin
        in_r_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_r_3_address1 = zext_ln88_6_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_r_3_address1 = zext_ln88_5_fu_1771_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_3_address1 = zext_ln88_4_fu_1698_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_r_3_address1 = zext_ln88_fu_1608_p1;
    end else begin
        in_r_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_3_ce0 = 1'b1;
    end else begin
        in_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_r_3_ce1 = 1'b1;
    end else begin
        in_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_ce0 = 1'b1;
    end else begin
        out_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_ce1 = 1'b1;
    end else begin
        out_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_0_d0 = sub50_2_reg_3038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_d0 = add41_2_reg_3022;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_0_d0 = sub50_1_reg_3006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_d0 = reg_1426;
    end else begin
        out_i_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_0_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_0_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_0_d1 = grp_fu_1366_p2;
    end else begin
        out_i_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd0 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_0_we0 = 1'b1;
    end else begin
        out_i_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_0_we1 = 1'b1;
    end else begin
        out_i_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_ce0 = 1'b1;
    end else begin
        out_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_ce1 = 1'b1;
    end else begin
        out_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_1_d0 = sub50_2_reg_3038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_d0 = add41_2_reg_3022;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_1_d0 = sub50_1_reg_3006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_d0 = reg_1426;
    end else begin
        out_i_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_1_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_1_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_1_d1 = grp_fu_1366_p2;
    end else begin
        out_i_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd1 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_1_we0 = 1'b1;
    end else begin
        out_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_1_we1 = 1'b1;
    end else begin
        out_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_i_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_ce0 = 1'b1;
    end else begin
        out_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_ce1 = 1'b1;
    end else begin
        out_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_2_d0 = sub50_2_reg_3038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_d0 = add41_2_reg_3022;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_2_d0 = sub50_1_reg_3006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_d0 = reg_1426;
    end else begin
        out_i_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_2_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_2_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_2_d1 = grp_fu_1366_p2;
    end else begin
        out_i_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd2 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_2_we0 = 1'b1;
    end else begin
        out_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_2_we1 = 1'b1;
    end else begin
        out_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_i_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_i_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_ce0 = 1'b1;
    end else begin
        out_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_ce1 = 1'b1;
    end else begin
        out_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_i_3_d0 = sub50_2_reg_3038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_d0 = add41_2_reg_3022;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_i_3_d0 = sub50_1_reg_3006;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_d0 = reg_1426;
    end else begin
        out_i_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_i_3_d1 = reg_1426;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_3_d1 = reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_i_3_d1 = grp_fu_1366_p2;
    end else begin
        out_i_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd3 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_i_3_we0 = 1'b1;
    end else begin
        out_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_i_3_we1 = 1'b1;
    end else begin
        out_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_r_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_r_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_ce0 = 1'b1;
    end else begin
        out_r_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_ce1 = 1'b1;
    end else begin
        out_r_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_0_d0 = sub44_3_reg_3030;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_d0 = add38_3_reg_3014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_0_d0 = sub44_2_reg_2998;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_d0 = reg_1414;
    end else begin
        out_r_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_0_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_0_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_0_d1 = grp_fu_1358_p2;
    end else begin
        out_r_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd0 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_0_we0 = 1'b1;
    end else begin
        out_r_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_0_we1 = 1'b1;
    end else begin
        out_r_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_ce0 = 1'b1;
    end else begin
        out_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_ce1 = 1'b1;
    end else begin
        out_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_1_d0 = sub44_3_reg_3030;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_d0 = add38_3_reg_3014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_1_d0 = sub44_2_reg_2998;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_d0 = reg_1414;
    end else begin
        out_r_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_1_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_1_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_1_d1 = grp_fu_1358_p2;
    end else begin
        out_r_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd1 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_1_we0 = 1'b1;
    end else begin
        out_r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_1_we1 = 1'b1;
    end else begin
        out_r_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_r_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_r_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_ce0 = 1'b1;
    end else begin
        out_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_ce1 = 1'b1;
    end else begin
        out_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_2_d0 = sub44_3_reg_3030;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_d0 = add38_3_reg_3014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_2_d0 = sub44_2_reg_2998;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_d0 = reg_1414;
    end else begin
        out_r_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_2_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_2_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_2_d1 = grp_fu_1358_p2;
    end else begin
        out_r_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd2 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_2_we0 = 1'b1;
    end else begin
        out_r_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_2_we1 = 1'b1;
    end else begin
        out_r_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_address0 = zext_ln88_6_reg_2546_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_address0 = zext_ln86_9_reg_2898_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_address0 = zext_ln88_5_reg_2461_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_address0 = zext_ln86_8_reg_2822_pp0_iter8_reg;
    end else begin
        out_r_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_address1 = zext_ln88_4_reg_2364_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_address1 = zext_ln86_7_reg_2738_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_address1 = zext_ln88_reg_2252_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_address1 = zext_ln86_reg_2654_pp0_iter6_reg;
    end else begin
        out_r_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_ce0 = 1'b1;
    end else begin
        out_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_ce1 = 1'b1;
    end else begin
        out_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_3_d0 = sub44_3_reg_3030;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_d0 = add38_3_reg_3014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_3_d0 = sub44_2_reg_2998;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_d0 = reg_1414;
    end else begin
        out_r_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_r_3_d1 = reg_1414;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_3_d1 = reg_1398;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_r_3_d1 = grp_fu_1358_p2;
    end else begin
        out_r_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((2'd3 == add_ln88_7_reg_2598_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln88_6_reg_2518_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_3_we0 = 1'b1;
    end else begin
        out_r_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln88_5_reg_2433_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln88_4_reg_2336_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_3_we1 = 1'b1;
    end else begin
        out_r_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to9 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter8_stage2) & (ap_idle_pp0_0to7 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln84_1_fu_1554_p2 = (zext_ln79_reg_2102 + zext_ln84_5_fu_1551_p1);

assign add_ln84_2_fu_1571_p2 = (zext_ln79_reg_2102 + zext_ln84_7_fu_1568_p1);

assign add_ln84_3_fu_1629_p2 = (zext_ln79_reg_2102 + zext_ln84_9_fu_1626_p1);

assign add_ln84_fu_1537_p2 = (zext_ln84_fu_1533_p1 + zext_ln79_reg_2102);

assign add_ln88_1_fu_1684_p2 = (grp_fu_2045_p3 + zext_ln73_reg_2089);

assign add_ln88_2_fu_1757_p2 = (grp_fu_2055_p3 + zext_ln73_reg_2089);

assign add_ln88_3_fu_1830_p2 = (grp_fu_2065_p3 + zext_ln73_reg_2089);

assign add_ln88_4_fu_1640_p2 = (trunc_ln82_reg_2240 + trunc_ln_reg_2110);

assign add_ln88_5_fu_1713_p2 = (trunc_ln82_1_reg_2352 + trunc_ln_reg_2110);

assign add_ln88_6_fu_1786_p2 = (trunc_ln82_2_reg_2449 + trunc_ln_reg_2110);

assign add_ln88_7_fu_1856_p2 = (trunc_ln82_3_reg_2534 + trunc_ln_reg_2110);

assign add_ln88_fu_1594_p0 = grp_fu_2036_p3;

assign add_ln88_fu_1594_p2 = ($signed(add_ln88_fu_1594_p0) + $signed(zext_ln73_reg_2089));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage3 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage3_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_585 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_587 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_589 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_591 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_593 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_595 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_597 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_599 = (trunc_ln82_reg_2240_pp0_iter6_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_619 = (2'd2 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_621 = (2'd2 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_623 = (2'd1 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_625 = (2'd1 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_627 = (2'd0 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_629 = (2'd0 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_631 = (2'd3 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_633 = (2'd3 == add_ln88_4_reg_2336_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_651 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_653 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_655 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_657 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_659 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_661 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_663 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_665 = (trunc_ln82_1_reg_2352_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_679 = (2'd2 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_681 = (2'd2 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_683 = (2'd1 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_685 = (2'd1 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_687 = (2'd0 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_689 = (2'd0 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_691 = (2'd3 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_693 = (2'd3 == add_ln88_5_reg_2433_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_703 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_705 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_707 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_709 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_711 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_713 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_715 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_717 = (trunc_ln82_2_reg_2449_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_723 = (2'd2 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_725 = (2'd2 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_727 = (2'd1 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_729 = (2'd1 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_731 = (2'd0 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_733 = (2'd0 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_735 = (2'd3 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_737 = (2'd3 == add_ln88_6_reg_2518_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_743 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_745 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_747 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_749 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_751 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_753 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_755 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_757 = (trunc_ln82_3_reg_2534_pp0_iter8_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_763 = (2'd2 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_765 = (2'd2 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_767 = (2'd1 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_769 = (2'd1 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_771 = (2'd0 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_773 = (2'd0 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_775 = (2'd3 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

always @ (*) begin
    ap_enable_operation_777 = (2'd3 == add_ln88_7_reg_2598_pp0_iter8_reg);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state32_pp0_iter7_stage3 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state33_pp0_iter8_stage0 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state34_pp0_iter8_stage1 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state35_pp0_iter8_stage2 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state36_pp0_iter8_stage3 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state37_pp0_iter9_stage0 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state38_pp0_iter9_stage1 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state39_pp0_iter9_stage2 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign grp_fu_1482_p1 = grp_fu_1482_p10;

assign grp_fu_1482_p10 = ht_fu_1438_p4;

assign grp_fu_1508_p0 = (trunc_ln79_fu_1499_p1 | 8'd1);

assign grp_fu_1518_p0 = (trunc_ln79_reg_2129 | 8'd2);

assign grp_fu_1528_p0 = (trunc_ln79_reg_2129 | 8'd3);

assign grp_fu_2036_p1 = zext_ln73_reg_2089;

assign grp_fu_2045_p0 = zext_ln73_reg_2089;

assign grp_fu_2045_p1 = grp_fu_2045_p10;

assign grp_fu_2045_p10 = i_gm_4_reg_2168;

assign grp_fu_2045_p2 = grp_fu_2045_p20;

assign grp_fu_2045_p20 = n_reg_2135_pp0_iter3_reg;

assign grp_fu_2055_p0 = zext_ln73_reg_2089;

assign grp_fu_2055_p1 = grp_fu_2055_p10;

assign grp_fu_2055_p10 = i_gm_5_reg_2201;

assign grp_fu_2055_p2 = grp_fu_2055_p20;

assign grp_fu_2055_p20 = n_6_reg_2141_pp0_iter3_reg;

assign grp_fu_2065_p0 = zext_ln73_reg_2089;

assign grp_fu_2065_p1 = grp_fu_2065_p10;

assign grp_fu_2065_p10 = i_gm_6_reg_2234;

assign grp_fu_2065_p2 = grp_fu_2065_p20;

assign grp_fu_2065_p20 = n_7_reg_2147_pp0_iter3_reg;

assign ht_fu_1438_p4 = {{t[8:1]}};

assign lshr_ln1_fu_1598_p4 = {{add_ln88_fu_1594_p2[8:2]}};

assign lshr_ln88_4_fu_1688_p4 = {{add_ln88_1_fu_1684_p2[8:2]}};

assign lshr_ln88_5_fu_1761_p4 = {{add_ln88_2_fu_1757_p2[8:2]}};

assign lshr_ln88_6_fu_1834_p4 = {{add_ln88_3_fu_1830_p2[8:2]}};

assign lshr_ln_fu_1585_p1 = grp_fu_2036_p3;

assign n_6_fu_1513_p2 = (trunc_ln79_reg_2129 | 8'd2);

assign n_7_fu_1523_p2 = (trunc_ln79_reg_2129 | 8'd3);

assign n_8_fu_1488_p2 = (ap_sig_allocacmp_n_5 + 9'd4);

assign n_fu_1502_p2 = (trunc_ln79_fu_1499_p1 | 8'd1);

assign tmp_fu_1474_p3 = ap_sig_allocacmp_n_5[32'd8];

assign trunc_ln79_fu_1499_p1 = n_5_reg_2118[7:0];

assign trunc_ln82_1_fu_1672_p1 = grp_fu_2045_p3[1:0];

assign trunc_ln82_2_fu_1745_p1 = grp_fu_2055_p3[1:0];

assign trunc_ln82_3_fu_1818_p1 = grp_fu_2065_p3[1:0];

assign trunc_ln82_fu_1582_p0 = grp_fu_2036_p3;

assign trunc_ln82_fu_1582_p1 = trunc_ln82_fu_1582_p0[1:0];

assign zext_ln73_fu_1448_p1 = ht_fu_1438_p4;

assign zext_ln79_fu_1452_p1 = m;

assign zext_ln84_10_fu_1634_p1 = add_ln84_3_fu_1629_p2;

assign zext_ln84_4_fu_1542_p1 = add_ln84_fu_1537_p2;

assign zext_ln84_5_fu_1551_p1 = i_gm_4_reg_2168;

assign zext_ln84_6_fu_1559_p1 = add_ln84_1_fu_1554_p2;

assign zext_ln84_7_fu_1568_p1 = i_gm_5_reg_2201;

assign zext_ln84_8_fu_1576_p1 = add_ln84_2_fu_1571_p2;

assign zext_ln84_9_fu_1626_p1 = i_gm_6_reg_2234;

assign zext_ln84_fu_1533_p1 = grp_fu_1482_p2;

assign zext_ln86_7_fu_1925_p1 = lshr_ln86_3_reg_2359_pp0_iter5_reg;

assign zext_ln86_8_fu_1962_p1 = lshr_ln86_4_reg_2456_pp0_iter5_reg;

assign zext_ln86_9_fu_1999_p1 = lshr_ln86_5_reg_2541_pp0_iter5_reg;

assign zext_ln86_fu_1888_p1 = lshr_ln_reg_2247_pp0_iter4_reg;

assign zext_ln88_4_fu_1698_p1 = lshr_ln88_4_fu_1688_p4;

assign zext_ln88_5_fu_1771_p1 = lshr_ln88_5_fu_1761_p4;

assign zext_ln88_6_fu_1844_p1 = lshr_ln88_6_fu_1834_p4;

assign zext_ln88_fu_1608_p1 = lshr_ln1_fu_1598_p4;

always @ (posedge ap_clk) begin
    zext_ln73_reg_2089[8] <= 1'b0;
    zext_ln79_reg_2102[9] <= 1'b0;
    n_reg_2135[0] <= 1'b1;
    n_reg_2135_pp0_iter1_reg[0] <= 1'b1;
    n_reg_2135_pp0_iter2_reg[0] <= 1'b1;
    n_reg_2135_pp0_iter3_reg[0] <= 1'b1;
    n_6_reg_2141[1] <= 1'b1;
    n_6_reg_2141_pp0_iter1_reg[1] <= 1'b1;
    n_6_reg_2141_pp0_iter2_reg[1] <= 1'b1;
    n_6_reg_2141_pp0_iter3_reg[1] <= 1'b1;
    n_7_reg_2147[1:0] <= 2'b11;
    n_7_reg_2147_pp0_iter1_reg[1:0] <= 2'b11;
    n_7_reg_2147_pp0_iter2_reg[1:0] <= 2'b11;
    n_7_reg_2147_pp0_iter3_reg[1:0] <= 2'b11;
    zext_ln88_reg_2252[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_2252_pp0_iter4_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_2252_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_2252_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_2252_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_4_reg_2364[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_4_reg_2364_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_4_reg_2364_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_4_reg_2364_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_4_reg_2364_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_5_reg_2461[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_5_reg_2461_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_5_reg_2461_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_5_reg_2461_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_5_reg_2461_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_6_reg_2546[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_6_reg_2546_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_6_reg_2546_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_6_reg_2546_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln88_6_reg_2546_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_reg_2654[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_reg_2654_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_7_reg_2738[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_7_reg_2738_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_7_reg_2738_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_8_reg_2822[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_8_reg_2822_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_8_reg_2822_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_9_reg_2898[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_9_reg_2898_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln86_9_reg_2898_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_fft_stage_clone
