<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FlipFlop_RS_MasterSlave.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FlipFlop_RS_MasterSlave.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FlipFlop_RS_MasterSlave.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FlipFlop_RS_MasterSlave.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FlipFlop_RS_MasterSlave.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FlipFlop_RS_MasterSlave.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FlipFlop_RS_MasterSlave.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FlipFlop_RS_MasterSlave.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FlipFlop_RS_MasterSlave.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FlipFlop_RS_MasterSlave.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_RS_MasterSlave.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FlipFlop_RS_MasterSlave.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FlipFlop_RS_MasterSlave.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FlipFlop_RS_MasterSlave.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FlipFlop_RS_MasterSlave.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FlipFlop_RS_MasterSlave.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FlipFlop_RS_MasterSlave.xst"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_map.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FlipFlop_RS_MasterSlave_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FlipFlop_RS_MasterSlave_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FlipFlop_RS_MasterSlave_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FlipFlop_RS_MasterSlave_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FlipFlop_RS_MasterSlave_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FlipFlop_RS_MasterSlave_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FlipFlop_RS_MasterSlave_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FlipFlop_RS_MasterSlave_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FlipFlop_RS_MasterSlave_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FlipFlop_RS_MasterSlave_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549643414" xil_pn:in_ck="5279324169563839410" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3470737180921719018" xil_pn:start_ts="1549643413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1549643414" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3156384391704277799" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643414" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643414" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2790881533550015604" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643414" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643414" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-955437620303069597" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643423" xil_pn:in_ck="5279324169563842840" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6898152187750963513" xil_pn:start_ts="1549643414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.lso"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.ngc"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.ngr"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.prj"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.stx"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.syr"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.xst"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549643423" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1919596976580567512" xil_pn:start_ts="1549643423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549643430" xil_pn:in_ck="5279324169563834092" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7097676407632394860" xil_pn:start_ts="1549643423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.bld"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.ngd"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549643453" xil_pn:in_ck="5279324169563834093" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1549643430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.pcf"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_map.map"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_map.mrp"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_map.ncd"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_map.ngm"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_map.xrpt"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_summary.xml"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549643670" xil_pn:in_ck="-433609770752736122" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="2516432636991085863" xil_pn:start_ts="1549643638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.ncd"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.pad"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.par"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.ptwx"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.unroutes"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.xpi"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_pad.csv"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_pad.txt"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549643683" xil_pn:in_ck="5279324169563833961" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="7631587107674817830" xil_pn:start_ts="1549643670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549644922" xil_pn:in_ck="7365256414015670500" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1549644922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_TB.vhd"/>
      <outfile xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/FlipFlop_RS_MasterSlave_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549644925" xil_pn:in_ck="-99331336940400934" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-982622700273783876" xil_pn:start_ts="1549644922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_par.exe"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549644925" xil_pn:in_ck="3523156578865652704" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-2875820092382127400" xil_pn:start_ts="1549644925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1549643670" xil_pn:in_ck="5279324169563833961" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1549643657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.twr"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1549643466" xil_pn:in_ck="-433609770752736122" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="1840930680446328908" xil_pn:start_ts="1549643453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.nlf"/>
      <outfile xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.sdf"/>
      <outfile xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549643466" xil_pn:in_ck="-637264980586068698" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1549643466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_TB.vhd"/>
      <outfile xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.sdf"/>
      <outfile xil_pn:name="netgen/map/FlipFlop_RS_MasterSlave_map.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1549643471" xil_pn:in_ck="-480738030090310949" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-982622700273783876" xil_pn:start_ts="1549643466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_map.exe"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_map.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549643471" xil_pn:in_ck="3523156574988876955" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="-1251369290916516984" xil_pn:start_ts="1549643471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop_RS_MasterSlave_FlipFlop_RS_MasterSlave_sch_tb_isim_map.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
