Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 11 11:54:32 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.693        0.000                      0                  168        0.211        0.000                      0                  168        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.693        0.000                      0                  168        0.211        0.000                      0                  168        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 2.871ns (30.992%)  route 6.393ns (69.008%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 r  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.558     8.485    sel
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  pixel_data[15]_i_149/O
                         net (fo=1, routed)           0.000     8.609    pixel_data[15]_i_149_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.033 r  pixel_data_reg[15]_i_101/O[1]
                         net (fo=23, routed)          1.076    10.109    border_shift[1]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.331    10.440 r  pixel_data[15]_i_152/O
                         net (fo=2, routed)           0.449    10.889    pixel_data[15]_i_152_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.326    11.215 r  pixel_data[15]_i_114/O
                         net (fo=1, routed)           0.480    11.695    oled/border_shift_reg[3]_1[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.099 r  oled/pixel_data_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.957    13.056    oled/pixel_data41_in
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.180 f  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.416    13.597    oled/pixel_data[15]_i_25_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.721 r  oled/pixel_data[15]_i_7/O
                         net (fo=2, routed)           0.504    14.225    oled/pixel_data[15]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.349 r  oled/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    14.349    oled_n_7
    SLICE_X40Y44         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.447    14.788    CLK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029    15.042    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 2.871ns (31.002%)  route 6.390ns (68.998%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 r  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 r  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 r  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.558     8.485    sel
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  pixel_data[15]_i_149/O
                         net (fo=1, routed)           0.000     8.609    pixel_data[15]_i_149_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.033 r  pixel_data_reg[15]_i_101/O[1]
                         net (fo=23, routed)          1.076    10.109    border_shift[1]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.331    10.440 r  pixel_data[15]_i_152/O
                         net (fo=2, routed)           0.449    10.889    pixel_data[15]_i_152_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.326    11.215 r  pixel_data[15]_i_114/O
                         net (fo=1, routed)           0.480    11.695    oled/border_shift_reg[3]_1[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.099 f  oled/pixel_data_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.957    13.056    oled/pixel_data41_in
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.124    13.180 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.416    13.597    oled/pixel_data[15]_i_25_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.721 f  oled/pixel_data[15]_i_7/O
                         net (fo=2, routed)           0.501    14.222    oled/pixel_data[15]_i_7_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.346 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    14.346    oled_n_6
    SLICE_X40Y44         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.447    14.788    CLK_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031    15.044    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.014ns (22.637%)  route 3.465ns (77.363%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.299     9.565    bounce_counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.014ns (22.637%)  route 3.465ns (77.363%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.299     9.565    bounce_counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.014ns (22.637%)  route 3.465ns (77.363%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.299     9.565    bounce_counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.014ns (22.637%)  route 3.465ns (77.363%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.299     9.565    bounce_counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.367%)  route 3.325ns (76.633%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.425    bounce_counter[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.367%)  route 3.325ns (76.633%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.425    bounce_counter[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.367%)  route 3.325ns (76.633%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.425    bounce_counter[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.014ns (23.367%)  route 3.325ns (76.633%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.564     5.085    CLK_IBUF_BUFG
    SLICE_X38Y42         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  bounce_counter_reg[16]/Q
                         net (fo=2, routed)           0.817     6.421    bounce_counter_reg[16]
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  bounce_counter[0]_i_15/O
                         net (fo=1, routed)           0.436     6.981    bounce_counter[0]_i_15_n_0
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  bounce_counter[0]_i_7/O
                         net (fo=1, routed)           0.698     7.803    bounce_counter[0]_i_7_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.927 f  bounce_counter[0]_i_2/O
                         net (fo=50, routed)          0.215     8.142    sel
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  bounce_counter[0]_i_1/O
                         net (fo=32, routed)          1.159     9.425    bounce_counter[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_box_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  box_delay_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  box_delay_counter_reg[26]/Q
                         net (fo=3, routed)           0.132     1.721    box_delay_counter_reg[26]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  draw_box_i_1/O
                         net (fo=1, routed)           0.000     1.766    draw_box_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  draw_box_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  draw_box_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.091     1.554    draw_box_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.695    box_delay_counter_reg_n_0_[3]
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  box_delay_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.803    box_delay_counter_reg[0]_i_2_n_4
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.695    box_delay_counter_reg_n_0_[7]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  box_delay_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    box_delay_counter_reg[4]_i_1_n_4
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.692    box_delay_counter_reg_n_0_[4]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  box_delay_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    box_delay_counter_reg[4]_i_1_n_7
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.697    box_delay_counter_reg_n_0_[2]
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  box_delay_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.808    box_delay_counter_reg[0]_i_2_n_5
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  box_delay_counter_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.697    box_delay_counter_reg_n_0_[6]
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  box_delay_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    box_delay_counter_reg[4]_i_1_n_5
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  box_delay_counter_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  box_delay_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  box_delay_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    box_delay_counter_reg[11]
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  box_delay_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    box_delay_counter_reg[8]_i_1_n_4
    SLICE_X45Y42         FDRE                                         r  box_delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    CLK_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  box_delay_counter_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.105     1.551    box_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  box_delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  box_delay_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    box_delay_counter_reg[19]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  box_delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    box_delay_counter_reg[16]_i_1_n_4
    SLICE_X45Y44         FDRE                                         r  box_delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  box_delay_counter_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.105     1.552    box_delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  box_delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  box_delay_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    box_delay_counter_reg[23]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  box_delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    box_delay_counter_reg[20]_i_1_n_4
    SLICE_X45Y45         FDRE                                         r  box_delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  box_delay_counter_reg[23]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.105     1.552    box_delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 box_delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            box_delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    CLK_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  box_delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  box_delay_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    box_delay_counter_reg[15]
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  box_delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    box_delay_counter_reg[12]_i_1_n_4
    SLICE_X45Y43         FDRE                                         r  box_delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.961    CLK_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  box_delay_counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.105     1.552    box_delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38   border_shift_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40   bounce_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40   bounce_counter_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   bounce_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   bounce_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   bounce_counter_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   bounce_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   bounce_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   bounce_counter_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   bounce_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   bounce_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   bounce_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   bounce_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   bounce_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   box_delay_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   box_delay_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   box_delay_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   box_delay_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   box_delay_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   border_shift_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   border_shift_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y37   border_shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   box_delay_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   border_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   border_shift_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40   bounce_counter_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40   bounce_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40   bounce_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y40   bounce_counter_reg[11]/C



