Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 27 19:34:58 2023
| Host         : DESKTOP-NE42FPG running 64-bit major release  (build 9200)
| Command      : report_methodology -file audio_testbench_methodology_drc_routed.rpt -pb audio_testbench_methodology_drc_routed.pb -rpx audio_testbench_methodology_drc_routed.rpx
| Design       : audio_testbench
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-18 | Warning  | Missing input or output delay                        | 34         |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 2          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnD relative to clock(s) clk_100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) clk_100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on volume[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on volume[10] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on volume[11] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on volume[12] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on volume[13] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on volume[14] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on volume[15] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on volume[16] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on volume[17] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on volume[18] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on volume[19] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on volume[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on volume[20] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on volume[21] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on volume[22] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on volume[23] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on volume[24] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on volume[25] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on volume[26] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on volume[27] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on volume[28] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on volume[29] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on volume[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on volume[30] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on volume[31] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on volume[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on volume[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on volume[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on volume[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on volume[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on volume[8] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on volume[9] relative to clock(s) clk_100
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock zed_audio_clk_48M is referenced by name inside timing constraint (see constraint position 2 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_audio/i_clocking/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock zed_audio_clk_48M is referenced by name inside timing constraint (see constraint position 3 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_audio/i_clocking/mmcm_adv_inst/CLKOUT0]
Related violations: <none>


