
*** Running vivado
    with args -log DataMemFourSetCache01.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DataMemFourSetCache01.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source DataMemFourSetCache01.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top DataMemFourSetCache01 -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Git/SimpleCPU/Module/Storage/BlockDesign/MemCacheData/ip/MemCacheData_dist_mem_gen_0_1/MemCacheData_dist_mem_gen_0_1.dcp' for cell 'memcacheData_01/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Git/SimpleCPU/Module/Cache/BlockDesign/DataMemCacheFourSetAssociative/ip/DataMemCacheFourSetAssociative_blk_mem_gen_0_0/DataMemCacheFourSetAssociative_blk_mem_gen_0_0.dcp' for cell 'u_datamem_cache01/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1385.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 275 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Git/SimpleCPU/Constraints/Cache01.xdc]
Finished Parsing XDC File [D:/Git/SimpleCPU/Constraints/Cache01.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1385.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 3 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.188 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1385.188 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1337f5969

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1925.875 ; gain = 540.688

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_10 into driver instance u_datamem_cache01_i_143, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_100 into driver instance u_datamem_cache01_i_233, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_101 into driver instance u_datamem_cache01_i_234, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_102 into driver instance u_datamem_cache01_i_235, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_103 into driver instance u_datamem_cache01_i_236, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_104 into driver instance u_datamem_cache01_i_237, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_105 into driver instance u_datamem_cache01_i_238, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_106 into driver instance u_datamem_cache01_i_239, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_107 into driver instance u_datamem_cache01_i_240, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_108 into driver instance u_datamem_cache01_i_241, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_109 into driver instance u_datamem_cache01_i_242, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_11 into driver instance u_datamem_cache01_i_144, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_110 into driver instance u_datamem_cache01_i_243, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_111 into driver instance u_datamem_cache01_i_244, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_112 into driver instance u_datamem_cache01_i_245, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_113 into driver instance u_datamem_cache01_i_246, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_114 into driver instance u_datamem_cache01_i_247, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_115 into driver instance u_datamem_cache01_i_248, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_116 into driver instance u_datamem_cache01_i_249, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_117 into driver instance u_datamem_cache01_i_250, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_118 into driver instance u_datamem_cache01_i_251, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_119 into driver instance u_datamem_cache01_i_252, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_12 into driver instance u_datamem_cache01_i_145, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_120 into driver instance u_datamem_cache01_i_253, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_121 into driver instance u_datamem_cache01_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_122 into driver instance u_datamem_cache01_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_123 into driver instance u_datamem_cache01_i_256, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_124 into driver instance u_datamem_cache01_i_257, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_125 into driver instance u_datamem_cache01_i_258, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_126 into driver instance u_datamem_cache01_i_259, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_127 into driver instance u_datamem_cache01_i_260, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_128 into driver instance u_datamem_cache01_i_261, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_129 into driver instance u_datamem_cache01_i_262, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_13 into driver instance u_datamem_cache01_i_146, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_130 into driver instance u_datamem_cache01_i_263, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_131 into driver instance u_datamem_cache01_i_264, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_132 into driver instance u_datamem_cache01_i_265, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_133 into driver instance u_datamem_cache01_i_266, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_134 into driver instance u_datamem_cache01_i_267, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_135 into driver instance u_datamem_cache01_i_268, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_136 into driver instance u_datamem_cache01_i_269, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_137 into driver instance u_datamem_cache01_i_270, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_14 into driver instance u_datamem_cache01_i_147, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_15 into driver instance u_datamem_cache01_i_148, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_16 into driver instance u_datamem_cache01_i_149, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_17 into driver instance u_datamem_cache01_i_150, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_18 into driver instance u_datamem_cache01_i_151, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_19 into driver instance u_datamem_cache01_i_152, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_20 into driver instance u_datamem_cache01_i_153, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_21 into driver instance u_datamem_cache01_i_154, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_22 into driver instance u_datamem_cache01_i_155, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_23 into driver instance u_datamem_cache01_i_156, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_24 into driver instance u_datamem_cache01_i_157, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_25 into driver instance u_datamem_cache01_i_158, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_26 into driver instance u_datamem_cache01_i_159, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_27 into driver instance u_datamem_cache01_i_160, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_28 into driver instance u_datamem_cache01_i_161, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_29 into driver instance u_datamem_cache01_i_162, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_30 into driver instance u_datamem_cache01_i_163, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_31 into driver instance u_datamem_cache01_i_164, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_32 into driver instance u_datamem_cache01_i_165, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_33 into driver instance u_datamem_cache01_i_166, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_34 into driver instance u_datamem_cache01_i_167, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_35 into driver instance u_datamem_cache01_i_168, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_36 into driver instance u_datamem_cache01_i_169, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_37 into driver instance u_datamem_cache01_i_170, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_38 into driver instance u_datamem_cache01_i_171, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_39 into driver instance u_datamem_cache01_i_172, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_40 into driver instance u_datamem_cache01_i_173, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_41 into driver instance u_datamem_cache01_i_174, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_42 into driver instance u_datamem_cache01_i_175, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_43 into driver instance u_datamem_cache01_i_176, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_44 into driver instance u_datamem_cache01_i_177, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_45 into driver instance u_datamem_cache01_i_178, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_46 into driver instance u_datamem_cache01_i_179, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_47 into driver instance u_datamem_cache01_i_180, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_48 into driver instance u_datamem_cache01_i_181, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_49 into driver instance u_datamem_cache01_i_182, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_50 into driver instance u_datamem_cache01_i_183, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_51 into driver instance u_datamem_cache01_i_184, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_52 into driver instance u_datamem_cache01_i_185, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_53 into driver instance u_datamem_cache01_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_54 into driver instance u_datamem_cache01_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_55 into driver instance u_datamem_cache01_i_188, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_56 into driver instance u_datamem_cache01_i_189, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_57 into driver instance u_datamem_cache01_i_190, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_58 into driver instance u_datamem_cache01_i_191, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_59 into driver instance u_datamem_cache01_i_192, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_60 into driver instance u_datamem_cache01_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_61 into driver instance u_datamem_cache01_i_194, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_62 into driver instance u_datamem_cache01_i_195, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_63 into driver instance u_datamem_cache01_i_196, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_64 into driver instance u_datamem_cache01_i_197, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_65 into driver instance u_datamem_cache01_i_198, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_66 into driver instance u_datamem_cache01_i_199, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_67 into driver instance u_datamem_cache01_i_200, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_68 into driver instance u_datamem_cache01_i_201, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_69 into driver instance u_datamem_cache01_i_202, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_70 into driver instance u_datamem_cache01_i_203, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_datamem_cache01_i_71 into driver instance u_datamem_cache01_i_204, which resulted in an inversion of 2 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ebbe1df0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 128 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ebbe1df0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d77cbbf2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 128 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d77cbbf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d77cbbf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d77cbbf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 2222.371 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             128  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             128  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2222.371 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bf54d360

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 2222.371 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: bf54d360

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2339.367 ; gain = 0.000
Ending Power Optimization Task | Checksum: bf54d360

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.367 ; gain = 116.996

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bf54d360

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2339.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bf54d360

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2339.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2339.367 ; gain = 954.180
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DataMemFourSetCache01_drc_opted.rpt -pb DataMemFourSetCache01_drc_opted.pb -rpx DataMemFourSetCache01_drc_opted.rpx
Command: report_drc -file DataMemFourSetCache01_drc_opted.rpt -pb DataMemFourSetCache01_drc_opted.pb -rpx DataMemFourSetCache01_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2339.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 06f33e6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2339.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17bb3b3d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22b813abc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22b813abc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22b813abc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26c16e8f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2210848e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2210848e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 3, total 13, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 13 LUTs, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2339.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |              8  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |              8  |                    21  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c9c738b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.367 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 15d92ff52

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15d92ff52

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1620b509f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148ecb1a6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cf448bf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cf448bf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e128a3d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 179b14980

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ef53521f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ef53521f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b66b649d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b66b649d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aa893d0d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.016 | TNS=-890.344 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fcc75e18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2341.984 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cc560a7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2341.984 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa893d0d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2341.984 ; gain = 2.617

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 187ade1ad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2341.984 ; gain = 2.617

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2341.984 ; gain = 2.617
Phase 4.1 Post Commit Optimization | Checksum: 187ade1ad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2341.984 ; gain = 2.617

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 187ade1ad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2341.984 ; gain = 2.617

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 187ade1ad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2341.984 ; gain = 2.617
Phase 4.3 Placer Reporting | Checksum: 187ade1ad

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2341.984 ; gain = 2.617

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2341.984 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2341.984 ; gain = 2.617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15148a9ee

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2341.984 ; gain = 2.617
Ending Placer Task | Checksum: 114aa726f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:47 . Memory (MB): peak = 2341.984 ; gain = 2.617
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2341.984 ; gain = 2.617
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 2341.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DataMemFourSetCache01_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2341.984 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DataMemFourSetCache01_utilization_placed.rpt -pb DataMemFourSetCache01_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DataMemFourSetCache01_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2341.984 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.66s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2341.984 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.570 | TNS=-770.659 |
Phase 1 Physical Synthesis Initialization | Checksum: 2223c3ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.737 . Memory (MB): peak = 2341.984 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.570 | TNS=-770.659 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2223c3ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.751 . Memory (MB): peak = 2341.984 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.570 | TNS=-770.659 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net p_3_in[26]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_180_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.561 | TNS=-770.231 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net p_3_in[9]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_197_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.561 | TNS=-770.311 |
INFO: [Physopt 32-710] Processed net p_3_in[14]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_192_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.558 | TNS=-770.043 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net p_3_in[10]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_196_comp.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_383_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.557 | TNS=-769.883 |
INFO: [Physopt 32-710] Processed net p_3_in[28]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_178_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.541 | TNS=-769.599 |
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_34_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_167_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.541 | TNS=-769.647 |
INFO: [Physopt 32-710] Processed net p_3_in[19]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_187_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.539 | TNS=-769.883 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_118_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_251_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.539 | TNS=-769.283 |
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_112_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_245_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.539 | TNS=-769.407 |
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_39_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_172_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.537 | TNS=-769.195 |
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_131_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_264_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-768.159 |
INFO: [Physopt 32-710] Processed net p_3_in[8]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_198_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.535 | TNS=-768.347 |
INFO: [Physopt 32-710] Processed net p_3_in[17]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_189_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-768.235 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_117_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_250_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-768.395 |
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_126_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_259_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.530 | TNS=-768.143 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.515 | TNS=-753.758 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_317_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-753.370 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_369_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.503 | TNS=-739.878 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.500 | TNS=-733.570 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_530_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.482 | TNS=-730.778 |
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Readhit_OBUF_inst_i_8_n_0.  Re-placed instance Readhit_OBUF_inst_i_8
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.473 | TNS=-721.830 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_485_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.472 | TNS=-721.798 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-721.190 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.444 | TNS=-707.667 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.439 | TNS=-707.419 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Readhit_OBUF_inst_i_7_n_0.  Re-placed instance Readhit_OBUF_inst_i_7
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-706.186 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Readhit_OBUF_inst_i_6_n_0.  Re-placed instance Readhit_OBUF_inst_i_6
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.435 | TNS=-705.782 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.433 | TNS=-703.783 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_114_n_0.  Re-placed instance u_datamem_cache01_i_247
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_114_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.430 | TNS=-703.533 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.425 | TNS=-701.532 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.420 | TNS=-699.617 |
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-699.537 |
INFO: [Physopt 32-663] Processed net p_3_in[25].  Re-placed instance u_datamem_cache01_i_181
INFO: [Physopt 32-735] Processed net p_3_in[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.416 | TNS=-699.399 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net p_3_in[30].  Re-placed instance u_datamem_cache01_i_176
INFO: [Physopt 32-735] Processed net p_3_in[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.415 | TNS=-699.175 |
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_108_n_0.  Re-placed instance u_datamem_cache01_i_241
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-698.821 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net p_3_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.373 |
INFO: [Physopt 32-663] Processed net p_3_in[27].  Re-placed instance u_datamem_cache01_i_179
INFO: [Physopt 32-735] Processed net p_3_in[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.249 |
INFO: [Physopt 32-702] Processed net p_3_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.249 |
Phase 3 Critical Path Optimization | Checksum: 2223c3ce0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2344.383 ; gain = 2.398

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.249 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net p_3_in[25]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_181_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.565 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_116_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_249_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-698.113 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net p_3_in[23]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_183_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.411 | TNS=-697.841 |
INFO: [Physopt 32-702] Processed net u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_137_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_270_comp.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_530_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.410 | TNS=-697.825 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_133_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_266_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-697.821 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_522_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_datamem_cache01_i_522_n_0. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_522_comp.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-697.889 |
INFO: [Physopt 32-710] Processed net p_3_in[11]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_195_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-698.097 |
INFO: [Physopt 32-710] Processed net p_3_in[15]. Critical path length was reduced through logic transformation on cell u_datamem_cache01_i_191_comp.
INFO: [Physopt 32-735] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-697.713 |
INFO: [Physopt 32-134] Processed net RD_OBUF[31]_inst_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net Readhit_OBUF_inst_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Readhit_OBUF_inst_i_4_n_0. Critical path length was reduced through logic transformation on cell Readhit_OBUF_inst_i_4_comp.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-695.401 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_530_n_0_repN.  Re-placed instance u_datamem_cache01_i_530_comp_1
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_530_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.402 | TNS=-695.361 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.400 | TNS=-693.913 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RD_OBUF[31]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Readhit_OBUF_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-693.253 |
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Readhit_OBUF_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_134_n_0.  Re-placed instance u_datamem_cache01_i_267
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-692.523 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net p_3_in[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.396 | TNS=-692.375 |
INFO: [Physopt 32-702] Processed net u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_275_n_0.  Re-placed instance u_datamem_cache01_i_275
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_275_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-691.659 |
INFO: [Physopt 32-663] Processed net u_datamem_cache01_i_132_n_0.  Re-placed instance u_datamem_cache01_i_265
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_132_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-691.684 |
INFO: [Physopt 32-702] Processed net u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_481_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.391 | TNS=-691.540 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/douta[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/douta[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_369_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net u_datamem_cache01_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.387 | TNS=-685.264 |
INFO: [Physopt 32-702] Processed net u_datamem_cache01_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.387 | TNS=-685.264 |
Phase 4 Critical Path Optimization | Checksum: 2223c3ce0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.410 ; gain = 2.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2344.410 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.387 | TNS=-685.264 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.183  |         85.395  |            0  |              0  |                    55  |           0  |           2  |  00:00:13  |
|  Total          |          0.183  |         85.395  |            0  |              0  |                    55  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2344.410 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fc811b04

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.410 ; gain = 2.426
INFO: [Common 17-83] Releasing license: Implementation
433 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2344.410 ; gain = 2.426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2351.117 ; gain = 6.707
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 1 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dafa6cc8 ConstDB: 0 ShapeSum: 776bc9e3 RouteDB: 0
Post Restoration Checksum: NetGraph: 531279a5 NumContArr: 9d5c0070 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f06e7a15

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2690.137 ; gain = 338.891

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f06e7a15

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2690.137 ; gain = 338.891

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f06e7a15

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.980 ; gain = 340.734

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f06e7a15

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2691.980 ; gain = 340.734
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 155f394b8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2837.457 ; gain = 486.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.376 | TNS=-621.142| WHS=0.217  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1726
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1726
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b58c9bf7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b58c9bf7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2837.457 ; gain = 486.211
Phase 3 Initial Routing | Checksum: 1090fbf35

Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 494
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.856 | TNS=-849.406| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a9ad737e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.825 | TNS=-846.889| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f53d5020

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2837.457 ; gain = 486.211
Phase 4 Rip-up And Reroute | Checksum: f53d5020

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d8e4b2b4

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 2837.457 ; gain = 486.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.737 | TNS=-791.631| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f2a25e8c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f2a25e8c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211
Phase 5 Delay and Skew Optimization | Checksum: f2a25e8c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d4af248

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.715 | TNS=-786.711| WHS=0.565  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d4af248

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211
Phase 6 Post Hold Fix | Checksum: 13d4af248

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.255586 %
  Global Horizontal Routing Utilization  = 0.198626 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X9Y36 -> INT_R_X9Y36
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1285c76b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1285c76b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ebd1eb63

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 2837.457 ; gain = 486.211

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.715 | TNS=-786.711| WHS=0.565  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ebd1eb63

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2837.457 ; gain = 486.211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2837.457 ; gain = 486.211

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
453 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 2837.457 ; gain = 486.340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2837.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DataMemFourSetCache01_drc_routed.rpt -pb DataMemFourSetCache01_drc_routed.pb -rpx DataMemFourSetCache01_drc_routed.rpx
Command: report_drc -file DataMemFourSetCache01_drc_routed.rpt -pb DataMemFourSetCache01_drc_routed.pb -rpx DataMemFourSetCache01_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DataMemFourSetCache01_methodology_drc_routed.rpt -pb DataMemFourSetCache01_methodology_drc_routed.pb -rpx DataMemFourSetCache01_methodology_drc_routed.rpx
Command: report_methodology -file DataMemFourSetCache01_methodology_drc_routed.rpt -pb DataMemFourSetCache01_methodology_drc_routed.pb -rpx DataMemFourSetCache01_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Git/SimpleCPU/SimpleCPU01Project/SimpleCPU01Project.runs/Cache01Impl/DataMemFourSetCache01_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DataMemFourSetCache01_power_routed.rpt -pb DataMemFourSetCache01_power_summary_routed.pb -rpx DataMemFourSetCache01_power_routed.rpx
Command: report_power -file DataMemFourSetCache01_power_routed.rpt -pb DataMemFourSetCache01_power_summary_routed.pb -rpx DataMemFourSetCache01_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
465 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DataMemFourSetCache01_route_status.rpt -pb DataMemFourSetCache01_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file DataMemFourSetCache01_timing_summary_routed.rpt -pb DataMemFourSetCache01_timing_summary_routed.pb -rpx DataMemFourSetCache01_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DataMemFourSetCache01_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DataMemFourSetCache01_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DataMemFourSetCache01_bus_skew_routed.rpt -pb DataMemFourSetCache01_bus_skew_routed.pb -rpx DataMemFourSetCache01_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 27 22:25:58 2022...
