<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>MOV (bitmask immediate)</h2> 
  <p>Move (bitmask immediate) writes a bitmask immediate value to a register.</p> 
  <p> This is an alias of <a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR (immediate)</a>. This means: </p> 
  <ul> 
   <li> The encodings in this description are named to match the encodings of <a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR (immediate)</a>. </li> 
   <li>The description of <a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR (immediate)</a> gives the operational pseudocode, any <small>constrained unpredictable</small> behavior, and any operational information for this instruction.</li> 
  </ul> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>sf</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>N</td> 
      <td colspan="6">immr</td> 
      <td colspan="6">imms</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td colspan="2">opc</td> 
      <td colspan="6"></td> 
      <td></td> 
      <td colspan="6"></td> 
      <td colspan="6"></td> 
      <td colspan="5">Rn</td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4>32-bit<span> (sf == 0 &amp;&amp; N == 0)</span></h4> 
   <a id="MOV_ORR_32_log_imm"></a> 
   <p>MOV <a title="32-bit destination general-purpose register or WSP (field &quot;Rd&quot;)" class="document-topic">&lt;Wd|WSP&gt;</a>, #<a title="Bitmask immediate (field &quot;imms:immr&quot;)" class="document-topic">&lt;imm&gt;</a></p> 
   <p> is equivalent to </p> 
   <p><a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR</a> <a title="32-bit destination general-purpose register or WSP (field &quot;Rd&quot;)" class="document-topic">&lt;Wd|WSP&gt;</a>, WZR, #<a title="Bitmask immediate (field &quot;imms:immr&quot;)" class="document-topic">&lt;imm&gt;</a></p> 
   <p> and is the preferred disassembly when <span>! MoveWidePreferred(sf, N, imms, immr)</span>. </p> 
  </div> 
  <div> 
   <h4>64-bit<span> (sf == 1)</span></h4> 
   <a id="MOV_ORR_64_log_imm"></a> 
   <p>MOV <a title="64-bit destination general-purpose register or SP (field &quot;Rd&quot;)" class="document-topic">&lt;Xd|SP&gt;</a>, #<a title="Bitmask immediate (field &quot;N:imms:immr&quot;)" class="document-topic">&lt;imm&gt;</a></p> 
   <p> is equivalent to </p> 
   <p><a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR</a> <a title="64-bit destination general-purpose register or SP (field &quot;Rd&quot;)" class="document-topic">&lt;Xd|SP&gt;</a>, XZR, #<a title="Bitmask immediate (field &quot;N:imms:immr&quot;)" class="document-topic">&lt;imm&gt;</a></p> 
   <p> and is the preferred disassembly when <span>! MoveWidePreferred(sf, N, imms, immr)</span>. </p> 
  </div> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wd|WSP&gt;</td> 
      <td><a id="sa_wd_wsp"></a> <p>Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xd|SP&gt;</td> 
      <td><a id="sa_xd_sp"></a> <p>Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;imm&gt;</td> 
      <td><a id="sa_imm_2"></a> <p>For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr", but excluding values which could be encoded by MOVZ or MOVN.</p> </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_imm_3"></a> <p>For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr", but excluding values which could be encoded by MOVZ or MOVN.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <h3>Operation</h3> 
   <p>The description of <a href="ORR--immediate---Bitwise-OR--immediate--.html" class="document-topic">ORR (immediate)</a> gives the operational pseudocode for this instruction.</p> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>