
================================================================================
                Starting Full Workflow: CounterFunctionalityTest                
================================================================================

2025-09-06 12:11:31 | INFO     | [CounterFunctionalityTest] Pre-sim: No external stimulus files needed.

================================================================================
                   Simulation Stage: CounterFunctionalityTest                   
================================================================================


--- Preparing Icarus Verilog Simulation for task: CounterFunctionalityTest ---

2025-09-06 12:11:31 | INFO     | Found 1 RTL file(s) in 'C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\rtl'.

----------------------- [Icarus] Starting Compilation ------------------------

2025-09-06 12:11:31 | DEBUG    | Executing command (Mode: buffered): "C:\Users\liyue\Desktop\projects\Veriflow\framework\utils\iverilog\bin\iverilog.exe" -o "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_iverilog\simulation.vvp" -s counter_tb -g2012 "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\rtl\counter.v" "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\tb\counter_tb.v"
2025-09-06 12:11:31 | DEBUG    | Using encoding: 'gbk' for subprocess output decoding.
2025-09-06 12:11:31 | DEBUG    | Buffered command executed successfully.
2025-09-06 12:11:31 | SUCCESS  | [Icarus] Compilation Successful

------------------------ [Icarus] Starting Simulation ------------------------

2025-09-06 12:11:31 | DEBUG    | Executing command (Mode: buffered): "C:\Users\liyue\Desktop\projects\Veriflow\framework\utils\iverilog\bin\vvp.exe" "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_iverilog\simulation.vvp"
2025-09-06 12:11:31 | DEBUG    | Working directory: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_iverilog
2025-09-06 12:11:31 | DEBUG    | Using encoding: 'gbk' for subprocess output decoding.
2025-09-06 12:11:32 | DEBUG    | Buffered command executed successfully.
2025-09-06 12:11:32 | INFO     | STDOUT:
---
VCD info: dumpfile waveform.vcd opened for output.
Time=0 rst_n=0 count=0000
Time=20000 rst_n=1 count=0000
Time=25000 rst_n=1 count=0001
Time=35000 rst_n=1 count=0010
Time=45000 rst_n=1 count=0011
Time=55000 rst_n=1 count=0100
Time=65000 rst_n=1 count=0101
Time=75000 rst_n=1 count=0110
Time=85000 rst_n=1 count=0111
Time=95000 rst_n=1 count=1000
Time=105000 rst_n=1 count=1001
Time=115000 rst_n=1 count=1010
Time=125000 rst_n=1 count=1011
Time=135000 rst_n=1 count=1100
Time=145000 rst_n=1 count=1101
Time=155000 rst_n=1 count=1110
Time=165000 rst_n=1 count=1111
Time=175000 rst_n=1 count=0000
Time=185000 rst_n=1 count=0001
Time=195000 rst_n=1 count=0010
Time=205000 rst_n=1 count=0011
Time=215000 rst_n=1 count=0100
Time=220000 rst_n=0 count=0000
Time=240000 rst_n=1 count=0000
Time=245000 rst_n=1 count=0001
Time=255000 rst_n=1 count=0010
Time=265000 rst_n=1 count=0011
Time=275000 rst_n=1 count=0100
Time=285000 rst_n=1 count=0101
Time=295000 rst_n=1 count=0110
Time=305000 rst_n=1 count=0111
Time=315000 rst_n=1 count=1000
Time=325000 rst_n=1 count=1001
Time=335000 rst_n=1 count=1010
C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\tb\counter_tb.v:46: $finish called at 340000 (1ps)
---
2025-09-06 12:11:32 | SUCCESS  | [Icarus] Simulation Successful
2025-09-06 12:11:32 | INFO     | Waveform file generated: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_iverilog\waveform.vcd
2025-09-06 12:11:32 | INFO     | Simulation stage completed successfully
2025-09-06 12:11:32 | INFO     | [CounterFunctionalityTest] Post-sim: Checking simulation results...
2025-09-06 12:11:32 | INFO     | [CounterFunctionalityTest] Assuming test passed for demonstration purposes.

================================================================================
             Task 'CounterFunctionalityTest' PASSED (Full Workflow)             
================================================================================

2025-09-06 12:11:32 | INFO     | ✅ Task 'CounterFunctionalityTest' completed successfully!
2025-09-06 12:11:32 | INFO     | Counter test (iverilog) completed successfully!
2025-09-06 12:11:32 | INFO     | Waveform file may be available at: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_iverilog\waveform.vcd

================================================================================
                Starting Full Workflow: CounterFunctionalityTest                
================================================================================

2025-09-06 12:11:32 | INFO     | [CounterFunctionalityTest] Pre-sim: No external stimulus files needed.

================================================================================
                   Simulation Stage: CounterFunctionalityTest                   
================================================================================


------ Preparing ModelSim Simulation for task: CounterFunctionalityTest ------


--------------------- [ModelSim] Creating 'work' library ---------------------

2025-09-06 12:11:32 | DEBUG    | Executing command (Mode: buffered): "vlib" work
2025-09-06 12:11:32 | DEBUG    | Working directory: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_modelsim
2025-09-06 12:11:32 | DEBUG    | Using encoding: 'gbk' for subprocess output decoding.
2025-09-06 12:11:32 | DEBUG    | Buffered command executed successfully.
2025-09-06 12:11:32 | DEBUG    | Library 'work' created or already exists.

---------------------- [ModelSim] Starting Compilation -----------------------

2025-09-06 12:11:32 | INFO     | Found 1 RTL file(s) in 'C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\rtl'.
2025-09-06 12:11:32 | DEBUG    | Executing command (Mode: buffered): "vlog" -work work -sv +acc +incdir+"C:\Users\liyue\Desktop\projects\Veriflow\path\to\includes" +define+MY_DEFINE=1 "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\rtl\counter.v" "C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\tb\counter_tb.v"
2025-09-06 12:11:32 | DEBUG    | Working directory: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_modelsim
2025-09-06 12:11:32 | DEBUG    | Using encoding: 'gbk' for subprocess output decoding.
2025-09-06 12:11:32 | DEBUG    | Buffered command executed successfully.
2025-09-06 12:11:32 | SUCCESS  | [ModelSim] Compilation Successful

----------------- [ModelSim] Generating Tcl script (run.tcl) -----------------

2025-09-06 12:11:32 | INFO     | Tcl script created at: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_modelsim\run.tcl

----------------------- [ModelSim] Starting Simulation -----------------------

2025-09-06 12:11:32 | DEBUG    | Executing command (Mode: streaming): "vsim" -c -do run.tcl work.counter_tb
2025-09-06 12:11:32 | DEBUG    | Working directory: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_modelsim
2025-09-06 12:11:32 | DEBUG    | Using encoding: 'gbk' for subprocess output decoding.
Reading pref.tcl

# 2020.4

# vsim -c -do "run.tcl" work.counter_tb
# Start time: 12:11:33 on Sep 06,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.counter_tb(fast)
# Loading work.counter(fast)
# do run.tcl
# Time=0 rst_n=0 count=0000
# Time=20000 rst_n=1 count=0000
# Time=25000 rst_n=1 count=0001
# Time=35000 rst_n=1 count=0010
# Time=45000 rst_n=1 count=0011
# Time=55000 rst_n=1 count=0100
# Time=65000 rst_n=1 count=0101
# Time=75000 rst_n=1 count=0110
# Time=85000 rst_n=1 count=0111
# Time=95000 rst_n=1 count=1000
# Time=105000 rst_n=1 count=1001
# Time=115000 rst_n=1 count=1010
# Time=125000 rst_n=1 count=1011
# Time=135000 rst_n=1 count=1100
# Time=145000 rst_n=1 count=1101
# Time=155000 rst_n=1 count=1110
# Time=165000 rst_n=1 count=1111
# Time=175000 rst_n=1 count=0000
# Time=185000 rst_n=1 count=0001
# Time=195000 rst_n=1 count=0010
# Time=205000 rst_n=1 count=0011
# Time=215000 rst_n=1 count=0100
# Time=220000 rst_n=0 count=0000
# Time=240000 rst_n=1 count=0000
# Time=245000 rst_n=1 count=0001
# Time=255000 rst_n=1 count=0010
# Time=265000 rst_n=1 count=0011
# Time=275000 rst_n=1 count=0100
# Time=285000 rst_n=1 count=0101
# Time=295000 rst_n=1 count=0110
# Time=305000 rst_n=1 count=0111
# Time=315000 rst_n=1 count=1000
# Time=325000 rst_n=1 count=1001
# Time=335000 rst_n=1 count=1010
# ** Note: $finish    : C:/Users/liyue/Desktop/projects/Veriflow/framework/demo-projects/counter/tb/counter_tb.v(46)
#    Time: 340 ns  Iteration: 0  Instance: /counter_tb
# End time: 12:11:34 on Sep 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
2025-09-06 12:11:34 | DEBUG    | Streaming command executed successfully.
2025-09-06 12:11:34 | SUCCESS  | [ModelSim] Simulation Successful
2025-09-06 12:11:34 | WARNING  | Waveform file 'waveform.wlf' not found. Check your Tcl script or simulation settings.
2025-09-06 12:11:34 | INFO     | Simulation stage completed successfully
2025-09-06 12:11:34 | INFO     | [CounterFunctionalityTest] Post-sim: Checking simulation results...
2025-09-06 12:11:34 | INFO     | [CounterFunctionalityTest] Assuming test passed for demonstration purposes.

================================================================================
             Task 'CounterFunctionalityTest' PASSED (Full Workflow)             
================================================================================

2025-09-06 12:11:34 | INFO     | ✅ Task 'CounterFunctionalityTest' completed successfully!
2025-09-06 12:11:34 | INFO     | Counter test (modelsim) completed successfully!
2025-09-06 12:11:34 | INFO     | Waveform file may be available at: C:\Users\liyue\Desktop\projects\Veriflow\framework\demo-projects\counter\sim_outputs\sim_outputs_modelsim\waveform.vcd
