-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pointwise_conv2d_fix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_depth : IN STD_LOGIC_VECTOR (15 downto 0);
    input_height : IN STD_LOGIC_VECTOR (15 downto 0);
    input_width : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_depth : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pointwise_conv2d_fix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv28_FFFF916 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111100100010110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_0_b_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_b_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_b_s_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_383 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_389 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_mul2_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_mul2_reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal out_d_1_fu_198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_d_1_reg_403 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond3_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal SeparableConv2D_0_b_3_fu_209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal SeparableConv2D_0_b_3_reg_413 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_6_fu_213_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_6_reg_418 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_h_1_fu_222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_h_1_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_s_fu_228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond2_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_436 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_238_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal out_w_1_fu_247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_w_1_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_3_fu_253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_454 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_addr_reg_459 : STD_LOGIC_VECTOR (13 downto 0);
    signal in_d_1_fu_272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_d_1_reg_467 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal next_mul_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_mul_reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_tmp_s_fu_310_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_tmp_s_reg_482 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp3_fu_318_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal input_load_reg_497 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_14_reg_502 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal tmp_16_fu_346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal out_d_reg_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul1_reg_111 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_h_reg_123 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_w_reg_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal output_load_1_reg_145 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_d_reg_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul_reg_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_tmp_cast_fu_352_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal SeparableConv2D_0_b_3_fu_209_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_213_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp1_fu_238_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_8_fu_292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_cast_fu_297_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp3_fu_318_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_356_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_15_fu_343_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);

    component network_mul_mul_16s_12s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component pointwise_conv2d_fix_SeparableConv2D_0_b_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    SeparableConv2D_0_b_s_U : component pointwise_conv2d_fix_SeparableConv2D_0_b_s
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_b_s_address0,
        ce0 => SeparableConv2D_0_b_s_ce0,
        q0 => SeparableConv2D_0_b_s_q0);

    network_mul_mul_16s_12s_28_1_1_U19 : component network_mul_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => input_load_reg_497,
        din1 => tmp_13_fu_356_p1,
        dout => tmp_13_fu_356_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    in_d_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                in_d_reg_158 <= in_d_1_reg_467;
            elsif (((exitcond1_fu_242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                in_d_reg_158 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    out_d_reg_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond2_fu_217_p2 = ap_const_lv1_1))) then 
                out_d_reg_100 <= out_d_1_reg_403;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_reg_100 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    out_h_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_242_p2 = ap_const_lv1_1))) then 
                out_h_reg_123 <= out_h_1_reg_426;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                out_h_reg_123 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    out_w_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                out_w_reg_134 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                out_w_reg_134 <= out_w_1_reg_449;
            end if; 
        end if;
    end process;

    output_load_1_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                output_load_1_reg_145 <= tmp_16_fu_346_p2;
            elsif (((exitcond1_fu_242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                output_load_1_reg_145 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    phi_mul1_reg_111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond2_fu_217_p2 = ap_const_lv1_1))) then 
                phi_mul1_reg_111 <= next_mul2_reg_395;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul1_reg_111 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                phi_mul_reg_169 <= next_mul_reg_472;
            elsif (((exitcond1_fu_242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                phi_mul_reg_169 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                SeparableConv2D_0_b_3_reg_413 <= SeparableConv2D_0_b_3_fu_209_p1;
                tmp_6_reg_418 <= tmp_6_fu_213_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                in_d_1_reg_467 <= in_d_1_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                input_load_reg_497 <= input_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                next_mul2_reg_395 <= next_mul2_fu_188_p2;
                out_d_1_reg_403 <= out_d_1_fu_198_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                next_mul_reg_472 <= next_mul_fu_278_p2;
                tmp2_reg_477 <= tmp2_fu_283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_h_1_reg_426 <= out_h_1_fu_222_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                out_w_1_reg_449 <= out_w_1_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                output_addr_reg_459 <= tmp_5_fu_262_p1(14 - 1 downto 0);
                    tmp_3_reg_454(15 downto 0) <= tmp_3_fu_253_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_267_p2 = ap_const_lv1_1))) then
                p_tmp_s_reg_482 <= p_tmp_s_fu_310_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp1_reg_441 <= tmp1_fu_238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp3_reg_487 <= tmp3_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                tmp_14_reg_502 <= tmp_13_fu_356_p2(27 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_1_reg_383(15 downto 0) <= tmp_1_fu_180_p1(15 downto 0);
                    tmp_2_reg_389(15 downto 0) <= tmp_2_fu_184_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_reg_436 <= tmp_fu_232_p2;
                    tmp_s_reg_431(15 downto 0) <= tmp_s_fu_228_p1(15 downto 0);
            end if;
        end if;
    end process;
    tmp_1_reg_383(31 downto 16) <= "0000000000000000";
    tmp_2_reg_389(31 downto 16) <= "0000000000000000";
    tmp_s_reg_431(31 downto 16) <= "0000000000000000";
    tmp_3_reg_454(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_193_p2, ap_CS_fsm_state4, exitcond2_fu_217_p2, ap_CS_fsm_state6, exitcond1_fu_242_p2, ap_CS_fsm_state7, exitcond_fu_267_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond2_fu_217_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_242_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_267_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    SeparableConv2D_0_b_3_fu_209_p0 <= SeparableConv2D_0_b_s_q0;
        SeparableConv2D_0_b_3_fu_209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SeparableConv2D_0_b_3_fu_209_p0),16));

    SeparableConv2D_0_b_s_address0 <= tmp_9_fu_204_p1(4 - 1 downto 0);

    SeparableConv2D_0_b_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_b_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond3_fu_193_p2)
    begin
        if ((((exitcond3_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond3_fu_193_p2)
    begin
        if (((exitcond3_fu_193_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_242_p2 <= "1" when (out_w_reg_134 = input_width) else "0";
    exitcond2_fu_217_p2 <= "1" when (out_h_reg_123 = input_height) else "0";
    exitcond3_fu_193_p2 <= "1" when (out_d_reg_100 = output_depth) else "0";
    exitcond_fu_267_p2 <= "1" when (in_d_reg_158 = input_depth) else "0";
    in_d_1_fu_272_p2 <= std_logic_vector(unsigned(in_d_reg_158) + unsigned(ap_const_lv16_1));
    input_r_address0 <= tmp_12_fu_326_p1(14 - 1 downto 0);

    input_r_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    next_mul2_fu_188_p2 <= std_logic_vector(unsigned(phi_mul1_reg_111) + unsigned(tmp_1_reg_383));
    next_mul_fu_278_p2 <= std_logic_vector(unsigned(phi_mul_reg_169) + unsigned(tmp_1_reg_383));
    out_d_1_fu_198_p2 <= std_logic_vector(unsigned(out_d_reg_100) + unsigned(ap_const_lv16_1));
    out_h_1_fu_222_p2 <= std_logic_vector(unsigned(out_h_reg_123) + unsigned(ap_const_lv16_1));
    out_w_1_fu_247_p2 <= std_logic_vector(unsigned(out_w_reg_134) + unsigned(ap_const_lv16_1));
    output_r_address0 <= output_addr_reg_459;

    output_r_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state13, output_load_1_reg_145, p_tmp_cast_fu_352_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_r_d0 <= p_tmp_cast_fu_352_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_r_d0 <= output_load_1_reg_145;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_tmp_cast_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_tmp_s_reg_482),16));
    p_tmp_s_fu_310_p3 <= 
        ap_const_lv15_0 when (tmp_10_fu_302_p3(0) = '1') else 
        tmp_8_cast_fu_297_p2;
    tmp1_fu_238_p1 <= tmp_2_reg_389(16 - 1 downto 0);
    tmp1_fu_238_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_reg_436) * signed('0' &tmp1_fu_238_p1))), 32));
    tmp2_fu_283_p2 <= std_logic_vector(unsigned(phi_mul_reg_169) + unsigned(tmp_s_reg_431));
    tmp3_fu_318_p1 <= tmp_2_reg_389(16 - 1 downto 0);
    tmp3_fu_318_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp2_reg_477) * signed('0' &tmp3_fu_318_p1))), 32));
    tmp_10_fu_302_p3 <= tmp_8_fu_292_p2(15 downto 15);
    tmp_11_fu_322_p2 <= std_logic_vector(unsigned(tmp3_reg_487) + unsigned(tmp_3_reg_454));
        tmp_12_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_322_p2),64));

    tmp_13_fu_356_p1 <= ap_const_lv28_FFFF916(12 - 1 downto 0);
        tmp_15_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_502),16));

    tmp_16_fu_346_p2 <= std_logic_vector(unsigned(output_load_1_reg_145) + unsigned(tmp_15_fu_343_p1));
    tmp_1_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_height),32));
    tmp_2_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_width),32));
    tmp_3_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_134),32));
    tmp_4_fu_257_p2 <= std_logic_vector(unsigned(tmp1_reg_441) + unsigned(tmp_3_fu_253_p1));
        tmp_5_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_257_p2),64));

    tmp_6_fu_213_p0 <= SeparableConv2D_0_b_s_q0;
        tmp_6_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_213_p0),15));

    tmp_7_fu_288_p1 <= output_load_1_reg_145(15 - 1 downto 0);
    tmp_8_cast_fu_297_p2 <= std_logic_vector(unsigned(tmp_7_fu_288_p1) + unsigned(tmp_6_reg_418));
    tmp_8_fu_292_p2 <= std_logic_vector(signed(SeparableConv2D_0_b_3_reg_413) + signed(output_load_1_reg_145));
    tmp_9_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_reg_100),64));
    tmp_fu_232_p2 <= std_logic_vector(unsigned(phi_mul1_reg_111) + unsigned(tmp_s_fu_228_p1));
    tmp_s_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_h_reg_123),32));
end behav;
