{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711012786564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711012786564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:19:46 2024 " "Processing started: Thu Mar 21 16:19:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711012786564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711012786564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_ex3 -c lab1_ex3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_ex3 -c lab1_ex3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711012786564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711012786783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711012786783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_ex3.v 4 4 " "Found 4 design units, including 4 entities, in source file lab1_ex3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_ex3 " "Found entity 1: lab1_ex3" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711012792470 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_DF " "Found entity 2: full_adder_DF" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711012792470 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_BH1 " "Found entity 3: full_adder_BH1" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711012792470 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder_STRU " "Found entity 4: full_adder_STRU" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711012792470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711012792470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a lab1_ex3.v(35) " "Verilog HDL error at lab1_ex3.v(35): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711012792470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b lab1_ex3.v(35) " "Verilog HDL error at lab1_ex3.v(35): object \"b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711012792470 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "cin lab1_ex3.v(35) " "Verilog HDL error at lab1_ex3.v(35): object \"cin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Cum lab1_ex3.v(35) " "Verilog HDL error at lab1_ex3.v(35): object \"Cum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Sum lab1_ex3.v(36) " "Verilog HDL Module Declaration error at lab1_ex3.v(36): top module port \"Sum\" is not found in the port list" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 36 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "A lab1_ex3.v(37) " "Verilog HDL Module Declaration error at lab1_ex3.v(37): top module port \"A\" is not found in the port list" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 37 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "B lab1_ex3.v(37) " "Verilog HDL Module Declaration error at lab1_ex3.v(37): top module port \"B\" is not found in the port list" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 37 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Cin lab1_ex3.v(37) " "Verilog HDL Module Declaration error at lab1_ex3.v(37): top module port \"Cin\" is not found in the port list" {  } { { "lab1_ex3.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week1/ex3/lab1_ex3.v" 37 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1711012792471 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711012792538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 16:19:52 2024 " "Processing ended: Thu Mar 21 16:19:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711012792538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711012792538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711012792538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711012792538 ""}
