Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 21:10:37 2024
| Host         : HP_VICTUS_ROB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        31          
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.769  -316869.875                  83765               139824        0.042        0.000                      0               139824        3.625        0.000                       0                 47762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.125}        8.250           121.212         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.219       -3.298                     16                20266        0.054        0.000                      0                20266        3.750        0.000                       0                  6970  
sys_clk_pin        -5.900   -83215.664                  39540                77664        0.052        0.000                      0                77664        3.625        0.000                       0                 40792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -3.729     -372.811                    185                  185        0.042        0.000                      0                  185  
clk_fpga_0    sys_clk_pin        -6.518   -21067.471                   4307                 4307        0.367        0.000                      0                 4307  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         sys_clk_pin             -6.769  -212210.641                  39717                39717        1.000        0.000                      0                39717  
**async_default**  sys_clk_pin        sys_clk_pin             -2.816   -10664.378                   7754                31356        0.554        0.000                      0                31356  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.219ns,  Total Violation       -3.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDSE (Setup_fdse_C_S)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.816ns (19.578%)  route 7.460ns (80.422%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.118    11.602 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.705    12.307    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]_0[0]
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.578    12.757    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X23Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X23Y4          FDRE (Setup_fdre_C_R)       -0.631    12.087    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 1.822ns (19.471%)  route 7.535ns (80.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.608 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.780    12.388    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SS[0]
    SLICE_X20Y5          FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579    12.759    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X20Y5          FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X20Y5          FDSE (Setup_fdse_C_S)       -0.524    12.195    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 1.822ns (19.471%)  route 7.535ns (80.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 f  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=39, routed)          5.835    10.316    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[18]
    SLICE_X25Y5          LUT4 (Prop_lut4_I1_O)        0.124    10.440 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3/O
                         net (fo=1, routed)           0.350    10.790    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_3_n_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I4_O)        0.124    10.914 f  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.570    11.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16]
    SLICE_X24Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.608 r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.780    12.388    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SS[0]
    SLICE_X20Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579    12.759    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X20Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X20Y5          FDRE (Setup_fdre_C_R)       -0.524    12.195    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                 -0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.597%)  route 0.143ns (43.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.656     0.992    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.143     1.276    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X27Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.321 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.321    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X27Y98         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.844     1.210    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y98         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.567%)  route 0.292ns (67.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X21Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.292     1.358    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.903     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     1.302    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.481%)  route 0.251ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/Q
                         net (fo=1, routed)           0.251     1.341    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.903     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.987    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     1.283    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.481%)  route 0.251ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.590     0.926    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.251     1.341    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.903     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.987    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.296     1.283    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.597     0.933    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X13Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.116     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X12Y1          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.866     1.232    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X12Y1          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.132    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.576     0.912    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.116     1.169    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.844     1.210    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/Q
                         net (fo=2, routed)           0.123     1.162    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[13]
    SLICE_X42Y4          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y4          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/CLK
                         clock pessimism             -0.281     0.914    
    SLICE_X42Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.040 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.123     1.163    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y2          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y2          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.281     0.915    
    SLICE_X42Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.947%)  route 0.280ns (63.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X20Y15         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1085]/Q
                         net (fo=1, routed)           0.280     1.370    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.903     1.269    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     1.302    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.777%)  route 0.181ns (56.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.624     0.960    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X1Y7           FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.101 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=16, routed)          0.181     1.282    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/A3
    SLICE_X0Y7           RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X0Y7           RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP/CLK
                         clock pessimism             -0.287     0.973    
    SLICE_X0Y7           RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.213    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y5     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y6      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y6      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y4      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y4      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        39540  Failing Endpoints,  Worst Slack       -5.900ns,  Total Violation   -83215.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.900ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.800ns  (logic 1.136ns (8.232%)  route 12.664ns (91.768%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 9.713 - 8.250 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.823     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X50Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.478     2.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)       11.990    14.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X48Y77         LUT4 (Prop_lut4_I2_O)        0.331    14.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[185]_i_2__3/O
                         net (fo=1, routed)           0.674    15.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[185]_i_2__3_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I0_O)        0.327    15.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[185]_i_1__3/O
                         net (fo=1, routed)           0.000    15.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/p_1_in[185]
    SLICE_X48Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.463     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/clk
    SLICE_X48Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[185]/C
                         clock pessimism              0.014     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X48Y77         FDCE (Setup_fdce_C_D)        0.032     9.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[185]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                         -15.623    
  -------------------------------------------------------------------
                         slack                                 -5.900    

Slack (VIOLATED) :        -5.833ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.803ns  (logic 0.903ns (6.542%)  route 12.900ns (93.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.783 - 8.250 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.823     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X50Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.478     2.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)       12.254    14.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.301    14.856 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[194]_i_3__3/O
                         net (fo=1, routed)           0.645    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[194]_i_3__3_n_0
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.124    15.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[194]_i_1__3/O
                         net (fo=1, routed)           0.000    15.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/p_1_in[194]
    SLICE_X55Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.533     9.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/clk
    SLICE_X55Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[194]/C
                         clock pessimism              0.014     9.797    
                         clock uncertainty           -0.035     9.761    
    SLICE_X55Y88         FDCE (Setup_fdce_C_D)        0.031     9.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[194]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 -5.833    

Slack (VIOLATED) :        -5.819ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[178]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.716ns  (logic 0.903ns (6.584%)  route 12.813ns (93.416%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 9.713 - 8.250 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.823     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X50Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.478     2.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)       12.148    14.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.301    14.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[178]_i_3__3/O
                         net (fo=1, routed)           0.665    15.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[178]_i_3__3_n_0
    SLICE_X47Y76         LUT4 (Prop_lut4_I1_O)        0.124    15.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[178]_i_1__3/O
                         net (fo=1, routed)           0.000    15.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/p_1_in[178]
    SLICE_X47Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.463     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/clk
    SLICE_X47Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[178]/C
                         clock pessimism              0.014     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X47Y76         FDCE (Setup_fdce_C_D)        0.029     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[178]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 -5.819    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.008ns  (logic 3.525ns (25.164%)  route 10.483ns (74.836%))
  Logic Levels:           18  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.841 - 8.250 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.650     1.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X41Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.419     2.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/Q
                         net (fo=81, routed)          7.707     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[201]
    SLICE_X104Y24        LUT4 (Prop_lut4_I2_O)        0.299    10.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[204]_i_14__4/O
                         net (fo=1, routed)           0.000    10.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_2924
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.009    10.617    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.734 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.734    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.851    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.085 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.085    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.319    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.436    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.670    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.787    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.904    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    12.021    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_14__4/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4_0[0]
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4/O[1]
                         net (fo=2, routed)           0.798    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4_n_6
    SLICE_X101Y40        LUT3 (Prop_lut3_I2_O)        0.306    13.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4/O
                         net (fo=127, routed)         1.969    15.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley1[258]
    SLICE_X95Y74         LUT5 (Prop_lut5_I3_O)        0.124    15.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[114]_i_1__4__0/O
                         net (fo=1, routed)           0.000    15.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley[114]
    SLICE_X95Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.591     9.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X95Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[114]/C
                         clock pessimism              0.014     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X95Y74         FDCE (Setup_fdce_C_D)        0.031     9.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[114]
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                 -5.808    

Slack (VIOLATED) :        -5.806ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.004ns  (logic 3.525ns (25.171%)  route 10.479ns (74.829%))
  Logic Levels:           18  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 9.841 - 8.250 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.650     1.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X41Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.419     2.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/Q
                         net (fo=81, routed)          7.707     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[201]
    SLICE_X104Y24        LUT4 (Prop_lut4_I2_O)        0.299    10.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[204]_i_14__4/O
                         net (fo=1, routed)           0.000    10.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_2924
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.009    10.617    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.734 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.734    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.851    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.085 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.085    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.319    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.436    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.670    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.787    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.904    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    12.021    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_14__4/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4_0[0]
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4/O[1]
                         net (fo=2, routed)           0.798    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4_n_6
    SLICE_X101Y40        LUT3 (Prop_lut3_I2_O)        0.306    13.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4/O
                         net (fo=127, routed)         1.965    15.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley1[258]
    SLICE_X95Y74         LUT5 (Prop_lut5_I3_O)        0.124    15.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[113]_i_1__4__0/O
                         net (fo=1, routed)           0.000    15.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley[113]
    SLICE_X95Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.591     9.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X95Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[113]/C
                         clock pessimism              0.014     9.855    
                         clock uncertainty           -0.035     9.819    
    SLICE_X95Y74         FDCE (Setup_fdce_C_D)        0.029     9.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[113]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                         -15.654    
  -------------------------------------------------------------------
                         slack                                 -5.806    

Slack (VIOLATED) :        -5.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[215]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.767ns  (logic 0.903ns (6.559%)  route 12.864ns (93.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.787 - 8.250 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.823     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X50Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.478     2.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)       12.108    14.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.301    14.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[215]_i_3__3/O
                         net (fo=1, routed)           0.756    15.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[215]_i_3__3_n_0
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.124    15.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r[215]_i_1__3/O
                         net (fo=1, routed)           0.000    15.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/p_1_in[215]
    SLICE_X57Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.537     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/clk
    SLICE_X57Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[215]/C
                         clock pessimism              0.014     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X57Y56         FDCE (Setup_fdce_C_D)        0.029     9.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/mod_mult/a_r_reg[215]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                         -15.590    
  -------------------------------------------------------------------
                         slack                                 -5.796    

Slack (VIOLATED) :        -5.765ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 3.525ns (25.148%)  route 10.492ns (74.852%))
  Logic Levels:           18  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.845 - 8.250 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.650     1.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X41Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.419     2.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/Q
                         net (fo=81, routed)          7.707     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[201]
    SLICE_X104Y24        LUT4 (Prop_lut4_I2_O)        0.299    10.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[204]_i_14__4/O
                         net (fo=1, routed)           0.000    10.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_2924
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.009    10.617    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.734 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.734    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.851    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.085 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.085    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.319    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.436    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.670    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.787    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.904    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    12.021    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_14__4/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4_0[0]
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4/O[1]
                         net (fo=2, routed)           0.798    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4_n_6
    SLICE_X101Y40        LUT3 (Prop_lut3_I2_O)        0.306    13.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4/O
                         net (fo=127, routed)         1.978    15.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley1[258]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.124    15.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[92]_i_1__4__0/O
                         net (fo=1, routed)           0.000    15.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley[92]
    SLICE_X92Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.595     9.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X92Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[92]/C
                         clock pessimism              0.014     9.859    
                         clock uncertainty           -0.035     9.823    
    SLICE_X92Y70         FDCE (Setup_fdce_C_D)        0.079     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[92]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -5.765    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.013ns  (logic 3.525ns (25.155%)  route 10.488ns (74.845%))
  Logic Levels:           18  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.845 - 8.250 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.650     1.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X41Y91         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.419     2.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[6][9]/Q
                         net (fo=81, routed)          7.707     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[201]
    SLICE_X104Y24        LUT4 (Prop_lut4_I2_O)        0.299    10.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[204]_i_14__4/O
                         net (fo=1, routed)           0.000    10.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_2924
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4/CO[3]
                         net (fo=1, routed)           0.009    10.617    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_7__4_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.734 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.734    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_7__4_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.851    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_7__4_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    10.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_7__4_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.085 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.085    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_7__4_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_7__4_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.319    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_7__4_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.436    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_7__4_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_7__4_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.670 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.670    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_7__4_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.787 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.787    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_7__4_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.904 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    11.904    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_7__4_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.021 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4/CO[3]
                         net (fo=1, routed)           0.000    12.021    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_7__4_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.138 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_14__4/CO[3]
                         net (fo=1, routed)           0.000    12.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4_0[0]
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4/O[1]
                         net (fo=2, routed)           0.798    13.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_i_12__4_n_6
    SLICE_X101Y40        LUT3 (Prop_lut3_I2_O)        0.306    13.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[126]_i_3__4/O
                         net (fo=127, routed)         1.974    15.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley1[258]
    SLICE_X92Y70         LUT5 (Prop_lut5_I3_O)        0.124    15.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[119]_i_1__4__0/O
                         net (fo=1, routed)           0.000    15.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/module_blakley[119]
    SLICE_X92Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.595     9.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X92Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[119]/C
                         clock pessimism              0.014     9.859    
                         clock uncertainty           -0.035     9.823    
    SLICE_X92Y70         FDCE (Setup_fdce_C_D)        0.079     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[119]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.934ns  (logic 1.075ns (7.715%)  route 12.859ns (92.285%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 9.935 - 8.250 ) 
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.801     1.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/clk
    SLICE_X95Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDCE (Prop_fdce_C_Q)         0.419     2.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[3]_rep__6/Q
                         net (fo=111, routed)         9.136    11.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[58]_0
    SLICE_X27Y103        LUT4 (Prop_lut4_I0_O)        0.324    11.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r[49]_i_2__4/O
                         net (fo=1, routed)           3.723    15.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r[49]_i_2__4_n_0
    SLICE_X112Y91        LUT4 (Prop_lut4_I0_O)        0.332    15.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r[49]_i_1__4/O
                         net (fo=1, routed)           0.000    15.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/p_1_in[49]
    SLICE_X112Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.685     9.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X112Y91        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[49]/C
                         clock pessimism              0.000     9.935    
                         clock uncertainty           -0.035     9.899    
    SLICE_X112Y91        FDCE (Setup_fdce_C_D)        0.079     9.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[49]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.742ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.013ns  (logic 1.073ns (7.657%)  route 12.940ns (92.343%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 9.859 - 8.250 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.697     1.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X63Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     2.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)       12.120    14.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X95Y99         LUT4 (Prop_lut4_I2_O)        0.322    14.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r[66]_i_2__1/O
                         net (fo=1, routed)           0.821    15.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r[66]_i_2__1_n_0
    SLICE_X95Y98         LUT4 (Prop_lut4_I0_O)        0.332    15.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r[66]_i_1__1/O
                         net (fo=1, routed)           0.000    15.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/p_1_in[66]
    SLICE_X95Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.609     9.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X95Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r_reg[66]/C
                         clock pessimism              0.114     9.973    
                         clock uncertainty           -0.035     9.938    
    SLICE_X95Y98         FDCE (Setup_fdce_C_D)        0.031     9.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/a_r_reg[66]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                 -5.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[152]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.869%)  route 0.220ns (54.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.586     0.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[152]/Q
                         net (fo=1, routed)           0.220     0.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r__0[152]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.991 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[120]_i_1/O
                         net (fo=1, routed)           0.000     0.991    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[120]
    SLICE_X63Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.848     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X63Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]/C
                         clock pessimism              0.000     0.848    
    SLICE_X63Y53         FDCE (Hold_fdce_C_D)         0.091     0.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[189]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.379%)  route 0.264ns (58.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.577     0.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X59Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.141     0.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[189]/Q
                         net (fo=1, routed)           0.264     0.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r[189]
    SLICE_X62Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r[190]_i_1__6/O
                         net (fo=1, routed)           0.000     1.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/p_1_in[190]
    SLICE_X62Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.853     0.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X62Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[190]/C
                         clock pessimism              0.000     0.853    
    SLICE_X62Y46         FDCE (Hold_fdce_C_D)         0.120     0.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/a_r_reg[190]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][203]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[203]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.259ns (57.654%)  route 0.190ns (42.346%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.560     0.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][203]/Q
                         net (fo=2, routed)           0.190     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[255]_5[203]
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r[203]_i_2__2/O
                         net (fo=1, routed)           0.000     0.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r[203]_i_2__2_n_0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.073     1.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[203]_i_1__2/O
                         net (fo=1, routed)           0.000     1.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_b[203]
    SLICE_X50Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.823     0.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X50Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[203]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.134     0.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[203]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/output_reg[203]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[3][203]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.623%)  route 0.324ns (66.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.576     0.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X54Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/output_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     0.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/output_reg[203]/Q
                         net (fo=8, routed)           0.324     1.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mult_out[203]
    SLICE_X57Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[3][203]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.933     0.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X57Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[3][203]/C
                         clock pessimism             -0.005     0.928    
    SLICE_X57Y103        FDCE (Hold_fdce_C_D)         0.075     1.003    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[3][203]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[0][195]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/partial_res_reg[195]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.645%)  route 0.322ns (63.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.576     0.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X57Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[0][195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     0.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[0][195]/Q
                         net (fo=2, routed)           0.322     1.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/partial_res_reg[255]_0[195]
    SLICE_X57Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/partial_res[195]_i_1__9/O
                         net (fo=1, routed)           0.000     1.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/p_2_in[195]
    SLICE_X57Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/partial_res_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.933     0.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/clk
    SLICE_X57Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/partial_res_reg[195]/C
                         clock pessimism             -0.005     0.928    
    SLICE_X57Y105        FDCE (Hold_fdce_C_D)         0.092     1.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/partial_res_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.411%)  route 0.138ns (26.589%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X87Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/Q
                         net (fo=3, routed)           0.137     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9710
    SLICE_X84Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.049    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[111]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.103 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[115]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[127]_2[112]
    SLICE_X84Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.939     0.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X84Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[112]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[176]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[176]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.676%)  route 0.220ns (51.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.556     0.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/clk
    SLICE_X38Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[176]/Q
                         net (fo=8, routed)           0.220     0.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[255]_0[176]
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/partial_res[176]_i_1__5/O
                         net (fo=1, routed)           0.000     0.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/p_2_in[176]
    SLICE_X41Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X41Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[176]/C
                         clock pessimism              0.000     0.830    
    SLICE_X41Y49         FDCE (Hold_fdce_C_D)         0.091     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.384ns (68.899%)  route 0.173ns (31.101%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.636     0.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X107Y97        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[100]/Q
                         net (fo=3, routed)           0.173     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_10224
    SLICE_X108Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.099 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[103]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.099    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[103]_i_1__1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.139 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.140    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1__1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.193 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[111]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[127]_2[108]
    SLICE_X108Y100       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.992     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X108Y100       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[108]/C
                         clock pessimism             -0.005     0.987    
    SLICE_X108Y100       FDCE (Hold_fdce_C_D)         0.134     1.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/partial_res_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.710%)  route 0.220ns (51.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.624     0.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/clk
    SLICE_X50Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/partial_res_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y127        FDCE (Prop_fdce_C_Q)         0.164     0.788 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/partial_res_reg[71]/Q
                         net (fo=3, routed)           0.220     1.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/partial_res_reg[255]_0[71]
    SLICE_X47Y127        LUT6 (Prop_lut6_I4_O)        0.045     1.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output[71]_i_1__5/O
                         net (fo=1, routed)           0.000     1.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output[71]_i_1__5_n_0
    SLICE_X47Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.897     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/clk
    SLICE_X47Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[71]/C
                         clock pessimism             -0.009     0.888    
    SLICE_X47Y127        FDCE (Hold_fdce_C_D)         0.091     0.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/output_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.392ns (73.962%)  route 0.138ns (26.038%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X87Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[104]/Q
                         net (fo=3, routed)           0.137     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9710
    SLICE_X84Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[107]_i_1_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.049    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[111]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_sum_reg[115]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[127]_2[114]
    SLICE_X84Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.939     0.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X84Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[114]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X84Y100        FDCE (Hold_fdce_C_D)         0.105     1.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_sum_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.125 }
Period(ns):         8.250
Sources:            { rsa_soc_i/rsa/rsa_acc/U0/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X83Y70   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].exp_valid_out_stable_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.250       7.250      SLICE_X57Y88   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_ready_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X84Y124  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][100]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X81Y113  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][101]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X65Y109  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][102]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X66Y107  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][103]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][104]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X80Y116  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][105]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.250       7.250      SLICE_X80Y116  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][106]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X83Y70   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].exp_valid_out_stable_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X83Y70   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].exp_valid_out_stable_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.125       3.625      SLICE_X57Y88   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_ready_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.125       3.625      SLICE_X57Y88   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_ready_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X84Y124  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][100]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X84Y124  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X81Y113  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][101]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X81Y113  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X83Y70   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].exp_valid_out_stable_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X83Y70   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].exp_valid_out_stable_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.125       3.625      SLICE_X57Y88   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_ready_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.125       3.625      SLICE_X57Y88   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_ready_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X64Y75   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X84Y124  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][100]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X84Y124  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X81Y113  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][101]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.125       3.625      SLICE_X81Y113  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENERATE_FIFO_OUT_READY[0].fifo_out_reg[0][101]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :          185  Failing Endpoints,  Worst Slack       -3.729ns,  Total Violation     -372.811ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.649ns  (logic 0.839ns (18.047%)  route 3.810ns (81.953%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 192.740 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.418   196.124    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y19         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.561   192.741    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y19         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.014   192.755    
                         clock uncertainty           -0.154   192.600    
    SLICE_X24Y19         FDRE (Setup_fdre_C_CE)      -0.205   192.395    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                        192.395    
                         arrival time                        -196.124    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.653ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.579ns  (logic 0.839ns (18.322%)  route 3.740ns (81.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 192.747 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.349   196.054    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.567   192.747    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[20]/C
                         clock pessimism              0.014   192.761    
                         clock uncertainty           -0.154   192.606    
    SLICE_X24Y14         FDRE (Setup_fdre_C_CE)      -0.205   192.401    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                        192.401    
                         arrival time                        -196.054    
  -------------------------------------------------------------------
                         slack                                 -3.653    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.411ns  (logic 0.839ns (19.021%)  route 3.572ns (80.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 192.745 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.180   195.886    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.565   192.745    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.014   192.759    
                         clock uncertainty           -0.154   192.604    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.205   192.399    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                        192.399    
                         arrival time                        -195.886    
  -------------------------------------------------------------------
                         slack                                 -3.487    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.411ns  (logic 0.839ns (19.021%)  route 3.572ns (80.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 192.745 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.180   195.886    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.565   192.745    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.014   192.759    
                         clock uncertainty           -0.154   192.604    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.205   192.399    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                        192.399    
                         arrival time                        -195.886    
  -------------------------------------------------------------------
                         slack                                 -3.487    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.411ns  (logic 0.839ns (19.021%)  route 3.572ns (80.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 192.745 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.180   195.886    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.565   192.745    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X31Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/C
                         clock pessimism              0.014   192.759    
                         clock uncertainty           -0.154   192.604    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.205   192.399    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                        192.399    
                         arrival time                        -195.886    
  -------------------------------------------------------------------
                         slack                                 -3.487    

Slack (VIOLATED) :        -3.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.402ns  (logic 0.839ns (19.060%)  route 3.563ns (80.940%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 192.747 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.171   195.877    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.567   192.747    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/C
                         clock pessimism              0.014   192.761    
                         clock uncertainty           -0.154   192.606    
    SLICE_X29Y12         FDRE (Setup_fdre_C_CE)      -0.205   192.401    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                        192.401    
                         arrival time                        -195.877    
  -------------------------------------------------------------------
                         slack                                 -3.475    

Slack (VIOLATED) :        -3.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.402ns  (logic 0.839ns (19.060%)  route 3.563ns (80.940%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 192.747 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.171   195.877    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.567   192.747    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/C
                         clock pessimism              0.014   192.761    
                         clock uncertainty           -0.154   192.606    
    SLICE_X29Y12         FDRE (Setup_fdre_C_CE)      -0.205   192.401    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                        192.401    
                         arrival time                        -195.877    
  -------------------------------------------------------------------
                         slack                                 -3.475    

Slack (VIOLATED) :        -3.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.402ns  (logic 0.839ns (19.060%)  route 3.563ns (80.940%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 192.747 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.171   195.877    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.567   192.747    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X29Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.014   192.761    
                         clock uncertainty           -0.154   192.606    
    SLICE_X29Y12         FDRE (Setup_fdre_C_CE)      -0.205   192.401    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                        192.401    
                         arrival time                        -195.877    
  -------------------------------------------------------------------
                         slack                                 -3.475    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.527ns  (logic 0.704ns (15.550%)  route 3.823ns (84.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 192.656 - 190.000 ) 
    Source Clock Delay      (SCD):    1.732ns = ( 191.482 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.732   191.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X85Y34         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34         FDPE (Prop_fdpe_C_Q)         0.456   191.938 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg/Q
                         net (fo=6, routed)           1.908   193.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgin_ready
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124   193.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_comp_1/O
                         net (fo=1, routed)           1.027   194.997    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_repN_1_alias
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.124   195.121 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_comp_1/O
                         net (fo=2, routed)           0.889   196.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X52Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.477   192.657    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X52Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.115   192.771    
                         clock uncertainty           -0.154   192.617    
    SLICE_X52Y14         FDRE (Setup_fdre_C_D)       -0.071   192.546    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                        192.546    
                         arrival time                        -196.009    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.372ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (clk_fpga_0 rise@190.000ns - sys_clk_pin rise@189.750ns)
  Data Path Delay:        4.297ns  (logic 0.839ns (19.526%)  route 3.458ns (80.474%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 192.745 - 190.000 ) 
    Source Clock Delay      (SCD):    1.725ns = ( 191.475 - 189.750 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    189.750   189.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   189.750 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.725   191.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X67Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.419   191.894 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[6]/Q
                         net (fo=2, routed)           0.858   192.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[6]
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.296   193.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=6, routed)           1.533   194.582    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/s00_axis_tready_INST_0_i_1_n_0_alias
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124   194.706 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_comp/O
                         net (fo=33, routed)          1.066   195.772    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X31Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   191.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   191.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.566   192.746    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X31Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/C
                         clock pessimism              0.014   192.760    
                         clock uncertainty           -0.154   192.605    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205   192.400    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                        192.400    
                         arrival time                        -195.772    
  -------------------------------------------------------------------
                         slack                                 -3.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.367ns (21.141%)  route 1.369ns (78.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.564     1.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.367     1.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[11]/Q
                         net (fo=2, routed)           1.369     3.300    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[11]
    SLICE_X87Y8          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.738     3.032    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X87Y8          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[11]/C
                         clock pessimism             -0.115     2.917    
                         clock uncertainty            0.154     3.072    
    SLICE_X87Y8          FDRE (Hold_fdre_C_D)         0.187     3.259    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.141ns (15.293%)  route 0.781ns (84.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.579     0.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X64Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/Q
                         net (fo=2, routed)           0.781     1.501    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[21]
    SLICE_X87Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X87Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.154     1.379    
    SLICE_X87Y1          FDRE (Hold_fdre_C_D)         0.055     1.434    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.871%)  route 0.807ns (85.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.579     0.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X63Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/Q
                         net (fo=2, routed)           0.807     1.527    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[3]
    SLICE_X88Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X88Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[3]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.154     1.379    
    SLICE_X88Y2          FDRE (Hold_fdre_C_D)         0.076     1.455    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.099%)  route 0.793ns (84.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.606     0.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X93Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDCE (Prop_fdce_C_Q)         0.141     0.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/Q
                         net (fo=2, routed)           0.793     1.540    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[31]
    SLICE_X94Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X94Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[31]/C
                         clock pessimism              0.000     1.249    
                         clock uncertainty            0.154     1.403    
    SLICE_X94Y5          FDRE (Hold_fdre_C_D)         0.052     1.455    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.518ns (27.576%)  route 1.360ns (72.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.622     1.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X90Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y43         FDCE (Prop_fdce_C_Q)         0.418     2.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/Q
                         net (fo=2, routed)           1.360     3.401    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[20]
    SLICE_X86Y1          LUT3 (Prop_lut3_I0_O)        0.100     3.501 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[20]_i_1__0/O
                         net (fo=1, routed)           0.000     3.501    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[20]
    SLICE_X86Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.740     3.034    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X86Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[20]/C
                         clock pessimism             -0.115     2.919    
                         clock uncertainty            0.154     3.074    
    SLICE_X86Y1          FDRE (Hold_fdre_C_D)         0.333     3.407    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.606%)  route 0.824ns (85.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[25]/Q
                         net (fo=2, routed)           0.824     1.549    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[25]
    SLICE_X88Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X88Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.154     1.379    
    SLICE_X88Y2          FDRE (Hold_fdre_C_D)         0.075     1.454    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.098%)  route 0.793ns (84.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.606     0.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X93Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDCE (Prop_fdce_C_Q)         0.141     0.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[6]/Q
                         net (fo=2, routed)           0.793     1.540    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[6]
    SLICE_X88Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.858     1.224    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X88Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[6]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.154     1.378    
    SLICE_X88Y3          FDRE (Hold_fdre_C_D)         0.066     1.444    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.583     0.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDCE (Prop_fdce_C_Q)         0.164     0.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[1]/Q
                         net (fo=2, routed)           0.805     1.551    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[1]
    SLICE_X92Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X92Y5          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[1]/C
                         clock pessimism              0.000     1.248    
                         clock uncertainty            0.154     1.402    
    SLICE_X92Y5          FDRE (Hold_fdre_C_D)         0.052     1.454    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.518ns (27.902%)  route 1.338ns (72.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.478     1.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.418     1.896 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.703     2.599    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[57]
    SLICE_X27Y92         LUT6 (Prop_lut6_I1_O)        0.100     2.699 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.636     3.334    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X31Y93         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.699     2.993    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism             -0.114     2.879    
                         clock uncertainty            0.154     3.033    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.196     3.229    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.109%)  route 0.841ns (81.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.579     0.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X64Y53         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[21]/Q
                         net (fo=2, routed)           0.841     1.561    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[21]
    SLICE_X86Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.606 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.606    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[21]
    SLICE_X86Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X86Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[21]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.154     1.379    
    SLICE_X86Y1          FDRE (Hold_fdre_C_D)         0.121     1.500    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :         4307  Failing Endpoints,  Worst Slack       -6.518ns,  Total Violation   -21067.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][24]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][24]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][25]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][25]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][26]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][27]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][27]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][28]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][29]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][29]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][30]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][30]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.999ns  (logic 1.706ns (34.127%)  route 3.293ns (65.873%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 141.721 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.559   145.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2/O
                         net (fo=63, routed)          1.592   147.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_2_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124   147.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1/O
                         net (fo=8, routed)           0.658   148.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.471   141.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X32Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]/C
                         clock pessimism              0.114   141.835    
                         clock uncertainty           -0.154   141.681    
    SLICE_X32Y82         FDRE (Setup_fdre_C_CE)      -0.169   141.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][31]
  -------------------------------------------------------------------
                         required time                        141.512    
                         arrival time                        -148.030    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.398ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.844ns  (logic 1.706ns (35.218%)  route 3.138ns (64.782%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 141.722 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.552   145.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[8][31]_i_2/O
                         net (fo=61, routed)          1.230   146.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[8][31]_i_2_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I2_O)        0.124   147.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][15]_i_1/O
                         net (fo=8, routed)           0.873   147.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][15]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.472   141.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X39Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][10]/C
                         clock pessimism              0.114   141.836    
                         clock uncertainty           -0.154   141.682    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205   141.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][10]
  -------------------------------------------------------------------
                         required time                        141.477    
                         arrival time                        -147.875    
  -------------------------------------------------------------------
                         slack                                 -6.398    

Slack (VIOLATED) :        -6.381ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.864ns  (logic 1.706ns (35.076%)  route 3.158ns (64.924%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 141.723 - 140.250 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 143.031 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.737   143.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334   144.365 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           0.483   144.848    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X27Y95         LUT5 (Prop_lut5_I1_O)        0.124   144.972 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=9, routed)           0.552   145.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wvalid
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.124   145.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[8][31]_i_2/O
                         net (fo=61, routed)          0.826   146.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[8][31]_i_2_n_0
    SLICE_X27Y92         LUT6 (Prop_lut6_I2_O)        0.124   146.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][23]_i_1/O
                         net (fo=8, routed)           1.296   147.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][23]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.473   141.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X46Y85         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][21]/C
                         clock pessimism              0.114   141.837    
                         clock uncertainty           -0.154   141.683    
    SLICE_X46Y85         FDRE (Setup_fdre_C_CE)      -0.169   141.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][21]
  -------------------------------------------------------------------
                         required time                        141.514    
                         arrival time                        -147.895    
  -------------------------------------------------------------------
                         slack                                 -6.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.286%)  route 0.390ns (67.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.390     1.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[184]_i_1/O
                         net (fo=1, routed)           0.000     1.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[184]
    SLICE_X66Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.854     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.154     1.008    
    SLICE_X66Y49         FDCE (Hold_fdce_C_D)         0.121     1.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.174%)  route 0.392ns (67.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.392     1.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X66Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[160]_i_1/O
                         net (fo=1, routed)           0.000     1.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[160]
    SLICE_X66Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.854     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[160]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.154     1.008    
    SLICE_X66Y49         FDCE (Hold_fdce_C_D)         0.120     1.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[160]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.419%)  route 0.294ns (67.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.658     0.994    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y103        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=11, routed)          0.294     1.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_awaddr[2]
    SLICE_X33Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.826     0.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X33Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[4]/C
                         clock pessimism             -0.005     0.821    
                         clock uncertainty            0.154     0.975    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.070     1.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.569%)  route 0.385ns (67.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.385     1.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X67Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[166]_i_1/O
                         net (fo=1, routed)           0.000     1.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[166]
    SLICE_X67Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.854     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.154     1.008    
    SLICE_X67Y49         FDCE (Hold_fdce_C_D)         0.092     1.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[242]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.435%)  route 0.387ns (67.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.387     1.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m00_axis_tready
    SLICE_X65Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msgbuf_r[242]_i_1/O
                         net (fo=1, routed)           0.000     1.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/D[18]
    SLICE_X65Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.854     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X65Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[242]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.154     1.008    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.092     1.100    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[227]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.388     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m00_axis_tready
    SLICE_X65Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msgbuf_r[227]_i_1/O
                         net (fo=1, routed)           0.000     1.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/D[3]
    SLICE_X65Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.854     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X65Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[227]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.154     1.008    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.091     1.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.117%)  route 0.393ns (67.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.393     1.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X85Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r[1]_i_1__0_n_0
    SLICE_X85Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.857     0.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X85Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.154     1.011    
    SLICE_X85Y40         FDCE (Hold_fdce_C_D)         0.092     1.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.061%)  route 0.394ns (67.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.394     1.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m00_axis_tready
    SLICE_X85Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msgbuf_last_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0[0]
    SLICE_X85Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.857     0.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X85Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.154     1.011    
    SLICE_X85Y40         FDCE (Hold_fdce_C_D)         0.091     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.740%)  route 0.350ns (71.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.658     0.994    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y103        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=11, routed)          0.350     1.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_awaddr[4]
    SLICE_X33Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.826     0.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X33Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[6]/C
                         clock pessimism             -0.005     0.821    
                         clock uncertainty            0.154     0.975    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.075     1.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.091%)  route 0.432ns (69.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X85Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=277, routed)         0.432     1.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X88Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.538    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_nxt[5]
    SLICE_X88Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.856     0.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.154     1.010    
    SLICE_X88Y39         FDCE (Hold_fdce_C_D)         0.092     1.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :        39717  Failing Endpoints,  Worst Slack       -6.769ns,  Total Violation  -212210.638ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[224]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.847ns  (logic 0.572ns (11.802%)  route 4.275ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 141.829 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.561   144.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/reset_n
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.116   144.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=9436, routed)        3.714   147.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[255]_0
    SLICE_X9Y41          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579   141.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X9Y41          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[224]/C
                         clock pessimism              0.000   141.829    
                         clock uncertainty           -0.154   141.675    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.609   141.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[224]
  -------------------------------------------------------------------
                         required time                        141.066    
                         arrival time                        -147.836    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[229]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.847ns  (logic 0.572ns (11.802%)  route 4.275ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 141.829 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.561   144.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/reset_n
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.116   144.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=9436, routed)        3.714   147.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[255]_0
    SLICE_X9Y41          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579   141.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X9Y41          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[229]/C
                         clock pessimism              0.000   141.829    
                         clock uncertainty           -0.154   141.675    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.609   141.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[229]
  -------------------------------------------------------------------
                         required time                        141.066    
                         arrival time                        -147.836    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[247]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.847ns  (logic 0.572ns (11.802%)  route 4.275ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 141.829 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.561   144.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/reset_n
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.116   144.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=9436, routed)        3.714   147.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[255]_0
    SLICE_X9Y41          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579   141.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X9Y41          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[247]/C
                         clock pessimism              0.000   141.829    
                         clock uncertainty           -0.154   141.675    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.609   141.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[247]
  -------------------------------------------------------------------
                         required time                        141.066    
                         arrival time                        -147.836    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.759ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        5.330ns  (logic 0.580ns (10.883%)  route 4.750ns (89.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 142.105 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.141   145.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/reset_n
    SLICE_X66Y139        LUT5 (Prop_lut5_I4_O)        0.124   145.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.608   148.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263_n_0
    SLICE_X110Y136       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.855   142.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X110Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[2]/C
                         clock pessimism              0.014   142.119    
                         clock uncertainty           -0.154   141.965    
    SLICE_X110Y136       FDCE (Recov_fdce_C_CLR)     -0.405   141.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[2]
  -------------------------------------------------------------------
                         required time                        141.560    
                         arrival time                        -148.319    
  -------------------------------------------------------------------
                         slack                                 -6.759    

Slack (VIOLATED) :        -6.759ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        5.330ns  (logic 0.580ns (10.883%)  route 4.750ns (89.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 142.105 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.141   145.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/reset_n
    SLICE_X66Y139        LUT5 (Prop_lut5_I4_O)        0.124   145.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.608   148.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263_n_0
    SLICE_X110Y136       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.855   142.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X110Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[3]/C
                         clock pessimism              0.014   142.119    
                         clock uncertainty           -0.154   141.965    
    SLICE_X110Y136       FDCE (Recov_fdce_C_CLR)     -0.405   141.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[3]
  -------------------------------------------------------------------
                         required time                        141.560    
                         arrival time                        -148.319    
  -------------------------------------------------------------------
                         slack                                 -6.759    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        5.325ns  (logic 0.580ns (10.892%)  route 4.745ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 142.105 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.141   145.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/reset_n
    SLICE_X66Y139        LUT5 (Prop_lut5_I4_O)        0.124   145.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.604   148.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263_n_0
    SLICE_X111Y136       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.855   142.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X111Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[14]/C
                         clock pessimism              0.014   142.119    
                         clock uncertainty           -0.154   141.965    
    SLICE_X111Y136       FDCE (Recov_fdce_C_CLR)     -0.405   141.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[14]
  -------------------------------------------------------------------
                         required time                        141.560    
                         arrival time                        -148.314    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[41]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        5.325ns  (logic 0.580ns (10.892%)  route 4.745ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 142.105 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.141   145.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/reset_n
    SLICE_X66Y139        LUT5 (Prop_lut5_I4_O)        0.124   145.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.604   148.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263_n_0
    SLICE_X111Y136       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.855   142.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X111Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[41]/C
                         clock pessimism              0.014   142.119    
                         clock uncertainty           -0.154   141.965    
    SLICE_X111Y136       FDCE (Recov_fdce_C_CLR)     -0.405   141.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[41]
  -------------------------------------------------------------------
                         required time                        141.560    
                         arrival time                        -148.314    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.754ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[82]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        5.325ns  (logic 0.580ns (10.892%)  route 4.745ns (89.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 142.105 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.141   145.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/reset_n
    SLICE_X66Y139        LUT5 (Prop_lut5_I4_O)        0.124   145.710 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.604   148.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/i___263_n_0
    SLICE_X111Y136       FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.855   142.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X111Y136       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[82]/C
                         clock pessimism              0.014   142.119    
                         clock uncertainty           -0.154   141.965    
    SLICE_X111Y136       FDCE (Recov_fdce_C_CLR)     -0.405   141.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_reg[82]
  -------------------------------------------------------------------
                         required time                        141.560    
                         arrival time                        -148.314    
  -------------------------------------------------------------------
                         slack                                 -6.754    

Slack (VIOLATED) :        -6.683ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[203]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.847ns  (logic 0.572ns (11.802%)  route 4.275ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 141.829 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.561   144.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/reset_n
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.116   144.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=9436, routed)        3.714   147.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[255]_0
    SLICE_X8Y41          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[203]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579   141.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X8Y41          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[203]/C
                         clock pessimism              0.000   141.829    
                         clock uncertainty           -0.154   141.675    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.523   141.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[203]
  -------------------------------------------------------------------
                         required time                        141.152    
                         arrival time                        -147.836    
  -------------------------------------------------------------------
                         slack                                 -6.683    

Slack (VIOLATED) :        -6.683ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[236]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.250ns  (sys_clk_pin rise@140.250ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        4.847ns  (logic 0.572ns (11.802%)  route 4.275ns (88.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 141.829 - 140.250 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695   142.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.561   144.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/reset_n
    SLICE_X62Y75         LUT1 (Prop_lut1_I0_O)        0.116   144.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=9436, routed)        3.714   147.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[255]_0
    SLICE_X8Y41          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    140.250   140.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   140.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579   141.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X8Y41          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[236]/C
                         clock pessimism              0.000   141.829    
                         clock uncertainty           -0.154   141.675    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.523   141.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/a_r_reg[236]
  -------------------------------------------------------------------
                         required time                        141.152    
                         arrival time                        -147.836    
  -------------------------------------------------------------------
                         slack                                 -6.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[107]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.051%)  route 0.905ns (82.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.437     1.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/reset_n
    SLICE_X67Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.524 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.468     1.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/AR[0]
    SLICE_X67Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X67Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[107]/C
                         clock pessimism             -0.005     0.930    
                         clock uncertainty            0.154     1.084    
    SLICE_X67Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[112]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.186ns (17.051%)  route 0.905ns (82.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.437     1.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/reset_n
    SLICE_X67Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.524 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.468     1.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/AR[0]
    SLICE_X67Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/clk
    SLICE_X67Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[112]/C
                         clock pessimism             -0.005     0.930    
                         clock uncertainty            0.154     1.084    
    SLICE_X67Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[9].exponentiation_inst/mod_mult/partial_res_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.590%)  route 0.935ns (83.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.667     1.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n
    SLICE_X67Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.754 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.269     2.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X66Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.929     0.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X66Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][11]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X66Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.590%)  route 0.935ns (83.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.667     1.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n
    SLICE_X67Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.754 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.269     2.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X66Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.929     0.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X66Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][12]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X66Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.590%)  route 0.935ns (83.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.667     1.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n
    SLICE_X67Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.754 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.269     2.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X66Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.929     0.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X66Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][16]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X66Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][182]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.590%)  route 0.935ns (83.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.667     1.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n
    SLICE_X67Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.754 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.269     2.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X66Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][182]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.929     0.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X66Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][182]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X66Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][182]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][214]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.590%)  route 0.935ns (83.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.667     1.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n
    SLICE_X67Y114        LUT5 (Prop_lut5_I4_O)        0.045     1.754 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.269     2.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X66Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.929     0.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X66Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][214]/C
                         clock pessimism             -0.005     0.924    
                         clock uncertainty            0.154     1.078    
    SLICE_X66Y113        FDCE (Remov_fdce_C_CLR)     -0.067     1.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[2][214]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.401     1.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/reset_n
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.518     2.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263_n_0
    SLICE_X61Y102        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X61Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[13]/C
                         clock pessimism             -0.005     0.930    
                         clock uncertainty            0.154     1.084    
    SLICE_X61Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.401     1.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/reset_n
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.518     2.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263_n_0
    SLICE_X61Y102        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X61Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[2]/C
                         clock pessimism             -0.005     0.930    
                         clock uncertainty            0.154     1.084    
    SLICE_X61Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.836%)  route 0.919ns (83.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.566     0.902    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.401     1.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/reset_n
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        0.518     2.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/i___263_n_0
    SLICE_X61Y102        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.935     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X61Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[3]/C
                         clock pessimism             -0.005     0.930    
                         clock uncertainty            0.154     1.084    
    SLICE_X61Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  1.014    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         7754  Failing Endpoints,  Worst Slack       -2.816ns,  Total Violation   -10664.378ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[143]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 0.642ns (6.177%)  route 9.752ns (93.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.724 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.306    12.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X41Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.474     9.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X41Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[143]/C
                         clock pessimism              0.014     9.738    
                         clock uncertainty           -0.035     9.702    
    SLICE_X41Y85         FDCE (Recov_fdce_C_CLR)     -0.405     9.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[143]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[63]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 0.642ns (6.177%)  route 9.752ns (93.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.724 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.306    12.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X41Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.474     9.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X41Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[63]/C
                         clock pessimism              0.014     9.738    
                         clock uncertainty           -0.035     9.702    
    SLICE_X41Y85         FDCE (Recov_fdce_C_CLR)     -0.405     9.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[63]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[69]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 0.642ns (6.177%)  route 9.752ns (93.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 9.724 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.306    12.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X41Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.474     9.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X41Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[69]/C
                         clock pessimism              0.014     9.738    
                         clock uncertainty           -0.035     9.702    
    SLICE_X41Y85         FDCE (Recov_fdce_C_CLR)     -0.405     9.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[69]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.808ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[156]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.621ns  (logic 0.716ns (6.742%)  route 9.905ns (93.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 9.950 - 8.250 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.697     1.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X63Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     2.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.441     9.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state[2]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.297     9.854 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.464    12.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263_n_0
    SLICE_X113Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.700     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X113Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[156]/C
                         clock pessimism              0.000     9.950    
                         clock uncertainty           -0.035     9.915    
    SLICE_X113Y10        FDCE (Recov_fdce_C_CLR)     -0.405     9.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[156]
  -------------------------------------------------------------------
                         required time                          9.510    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                 -2.808    

Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[117]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.642ns (6.040%)  route 9.987ns (93.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 9.971 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.541    12.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X88Y147        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.721     9.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X88Y147        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[117]/C
                         clock pessimism              0.014     9.985    
                         clock uncertainty           -0.035     9.950    
    SLICE_X88Y147        FDCE (Recov_fdce_C_CLR)     -0.405     9.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[117]
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[118]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 0.642ns (6.040%)  route 9.987ns (93.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 9.971 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.541    12.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X88Y147        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.721     9.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X88Y147        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[118]/C
                         clock pessimism              0.014     9.985    
                         clock uncertainty           -0.035     9.950    
    SLICE_X88Y147        FDCE (Recov_fdce_C_CLR)     -0.405     9.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/partial_res_reg[118]
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.768ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 0.642ns (6.158%)  route 9.784ns (93.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.719 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.338    12.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X32Y81         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.469     9.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X32Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[1]_rep__0/C
                         clock pessimism              0.014     9.733    
                         clock uncertainty           -0.035     9.697    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.319     9.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -2.768    

Slack (VIOLATED) :        -2.768ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 0.642ns (6.158%)  route 9.784ns (93.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.719 - 8.250 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.720     1.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X82Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.446     9.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state[2]
    SLICE_X67Y114        LUT5 (Prop_lut5_I1_O)        0.124     9.808 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.338    12.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/i___263_n_0
    SLICE_X32Y81         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.469     9.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X32Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[2]/C
                         clock pessimism              0.014     9.733    
                         clock uncertainty           -0.035     9.697    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.319     9.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/f_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -2.768    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 0.716ns (6.913%)  route 9.641ns (93.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 9.713 - 8.250 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.697     1.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X63Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     2.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.441     9.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state[2]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.297     9.854 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.200    12.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263_n_0
    SLICE_X45Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.463     9.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X45Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i_reg[1]/C
                         clock pessimism              0.014     9.727    
                         clock uncertainty           -0.035     9.691    
    SLICE_X45Y76         FDCE (Recov_fdce_C_CLR)     -0.405     9.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[242]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.250ns  (sys_clk_pin rise@8.250ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 0.716ns (6.821%)  route 9.781ns (93.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.790 - 8.250 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.697     1.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X63Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     2.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state_reg[2]/Q
                         net (fo=1293, routed)        7.441     9.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/curr_state[2]
    SLICE_X111Y75        LUT5 (Prop_lut5_I1_O)        0.297     9.854 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263/O
                         net (fo=2063, routed)        2.340    12.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i___263_n_0
    SLICE_X65Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.250     8.250 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.250 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.540     9.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X65Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[242]/C
                         clock pessimism              0.114     9.904    
                         clock uncertainty           -0.035     9.869    
    SLICE_X65Y92         FDCE (Recov_fdce_C_CLR)     -0.405     9.464    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_reg[242]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                 -2.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/is_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.542%)  route 0.542ns (74.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.642     0.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X111Y45        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/counter_reg[9]/Q
                         net (fo=4, routed)           0.363     1.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/counter_reg[9]
    SLICE_X112Y55        LUT5 (Prop_lut5_I3_O)        0.045     1.190 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/i_/O
                         net (fo=1, routed)           0.180     1.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/is_active_reg_0
    SLICE_X113Y55        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.908     0.908    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X113Y55        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/is_active_reg/C
                         clock pessimism              0.000     0.908    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     0.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/is_active_reg
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.213%)  route 0.582ns (75.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.223     1.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X53Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.825     0.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X53Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.213%)  route 0.582ns (75.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.223     1.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X53Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.825     0.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X53Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[8]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/is_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.667%)  route 0.463ns (71.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.586     0.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X24Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/counter_reg[9]/Q
                         net (fo=4, routed)           0.300     1.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/counter_reg[9]
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/i_/O
                         net (fo=1, routed)           0.163     1.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/is_active_reg_0
    SLICE_X29Y16         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X29Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/is_active_reg/C
                         clock pessimism             -0.233     0.618    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092     0.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/is_active_reg
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/is_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.534%)  route 0.515ns (73.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.595     0.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X11Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/counter_reg[9]/Q
                         net (fo=4, routed)           0.316     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/counter_reg[9]
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.045     1.097 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i_/O
                         net (fo=1, routed)           0.199     1.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/is_active_reg_0
    SLICE_X10Y41         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/is_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.864     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X10Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/is_active_reg/C
                         clock pessimism             -0.256     0.608    
    SLICE_X10Y41         FDCE (Remov_fdce_C_CLR)     -0.067     0.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/is_active_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[197]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.560%)  route 0.765ns (80.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.406     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X50Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X50Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[197]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[197]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[199]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.560%)  route 0.765ns (80.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.406     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X50Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[199]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X50Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[199]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[199]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[215]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.560%)  route 0.765ns (80.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.406     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X50Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X50Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[215]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[215]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[224]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.560%)  route 0.765ns (80.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.406     1.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X50Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X50Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[224]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[224]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_sum_reg[255]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.125ns period=8.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.245%)  route 0.833ns (81.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X48Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en_reg/Q
                         net (fo=517, routed)         0.359     1.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mult_en
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.106 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/i___778/O
                         net (fo=528, routed)         0.474     1.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/AR[0]
    SLICE_X58Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_sum_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/clk
    SLICE_X58Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_sum_reg[255]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X58Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_sum_reg[255]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.801    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.124ns (2.753%)  route 4.381ns (97.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.560     3.560    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y29          LUT1 (Prop_lut1_I0_O)        0.124     3.684 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.821     4.505    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y29          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.648     2.827    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y29          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.045ns (2.492%)  route 1.761ns (97.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.405     1.405    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.356     1.806    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y29          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.884     1.250    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y29          FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 0.580ns (11.715%)  route 4.371ns (88.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695     2.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          3.814     7.259    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.124     7.383 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.557     7.940    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y4           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X0Y4           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 0.456ns (11.496%)  route 3.510ns (88.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695     2.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          3.510     6.955    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X27Y115        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.689     2.868    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X27Y115        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.456ns (11.767%)  route 3.419ns (88.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.695     2.989    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X67Y74         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          3.419     6.864    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X40Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.495     2.674    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X40Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 0.670ns (23.083%)  route 2.233ns (76.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.385     4.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.152     5.106 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.848     5.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 0.670ns (23.083%)  route 2.233ns (76.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.385     4.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.152     5.106 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.848     5.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 0.670ns (23.083%)  route 2.233ns (76.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.385     4.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.152     5.106 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.848     5.954    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.660     2.839    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.661ns  (logic 0.670ns (25.178%)  route 1.991ns (74.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.454     5.023    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y3          LUT1 (Prop_lut1_I0_O)        0.152     5.175 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.537     5.712    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.661ns  (logic 0.670ns (25.178%)  route 1.991ns (74.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.454     5.023    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y3          LUT1 (Prop_lut1_I0_O)        0.152     5.175 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.537     5.712    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.661ns  (logic 0.670ns (25.178%)  route 1.991ns (74.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.454     5.023    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y3          LUT1 (Prop_lut1_I0_O)        0.152     5.175 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.537     5.712    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 0.642ns (24.706%)  route 1.957ns (75.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.757     3.051    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.300     4.869    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.993 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.657     5.650    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       1.579     2.758    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.477%)  route 0.500ns (70.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.337     1.432    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.477 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.641    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.477%)  route 0.500ns (70.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.337     1.432    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.477 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.641    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.477%)  route 0.500ns (70.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.337     1.432    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.477 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.164     1.641    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.207ns (27.117%)  route 0.556ns (72.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.224     1.695    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.207ns (27.117%)  route 0.556ns (72.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.224     1.695    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.207ns (27.117%)  route 0.556ns (72.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.043     1.471 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.224     1.695    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.007%)  route 0.565ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     1.705    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.007%)  route 0.565ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     1.705    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.007%)  route 0.565ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.333     1.428    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.232     1.705    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.213ns (25.397%)  route 0.626ns (74.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y5          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.337     1.432    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.049     1.481 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.289     1.770    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y10          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=47763, routed)       0.892     1.258    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y10          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





