--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mux8sch.twx mux8sch.ncd -o mux8sch.twr mux8sch.pcf

Design file:              mux8sch.ncd
Physical constraint file: mux8sch.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IN0<0>         |MUX_OUT<0>     |    6.489|
IN0<1>         |MUX_OUT<1>     |    7.343|
IN0<2>         |MUX_OUT<2>     |    6.726|
IN0<3>         |MUX_OUT<3>     |    6.367|
IN0<4>         |MUX_OUT<4>     |    7.359|
IN0<5>         |MUX_OUT<5>     |    7.191|
IN0<6>         |MUX_OUT<6>     |    6.170|
IN0<7>         |MUX_OUT<7>     |    6.483|
IN1<0>         |MUX_OUT<0>     |    6.567|
IN1<1>         |MUX_OUT<1>     |    6.729|
IN1<2>         |MUX_OUT<2>     |    6.567|
IN1<3>         |MUX_OUT<3>     |    6.445|
IN1<4>         |MUX_OUT<4>     |    7.046|
IN1<5>         |MUX_OUT<5>     |    7.005|
IN1<6>         |MUX_OUT<6>     |    6.124|
IN1<7>         |MUX_OUT<7>     |    6.355|
SEL            |MUX_OUT<0>     |    7.801|
SEL            |MUX_OUT<1>     |    7.816|
SEL            |MUX_OUT<2>     |    7.537|
SEL            |MUX_OUT<3>     |    7.223|
SEL            |MUX_OUT<4>     |    7.455|
SEL            |MUX_OUT<5>     |    7.456|
SEL            |MUX_OUT<6>     |    6.479|
SEL            |MUX_OUT<7>     |    6.445|
---------------+---------------+---------+


Analysis completed Fri Jan 12 12:41:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



