

================================================================
== Vitis HLS Report for 'demosaicing_3_13_17_1080_1920_1_false_s'
================================================================
* Date:           Wed Sep  4 19:39:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.558 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max   |   Type  |
    +---------+---------+-----------+----------+-------+---------+---------+
    |    14646|  2097966|  48.332 us|  6.923 ms|  14646|  2097966|       no|
    +---------+---------+-----------+----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298         |demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1         |     3842|     3842|  12.679 us|  12.679 us|  3842|  3842|       no|
        |grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310      |demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero      |        6|        6|  19.800 ns|  19.800 ns|     6|     6|       no|
        |grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322  |demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop  |     1928|     1928|   6.362 us|   6.362 us|  1928|  1928|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+-----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Row_Loop  |    10800|  2094120|  10 ~ 1939|          -|          -|  1080|        no|
        +------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%line0_V = alloca i32 1"   --->   Operation 10 'alloca' 'line0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lineStore = alloca i32 1"   --->   Operation 12 'alloca' 'lineStore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgblock_V_7_0 = alloca i32 1"   --->   Operation 13 'alloca' 'imgblock_V_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgblock_V_11_0 = alloca i32 1"   --->   Operation 14 'alloca' 'imgblock_V_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgblock_V_12_0 = alloca i32 1"   --->   Operation 15 'alloca' 'imgblock_V_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgblock_V_17_0 = alloca i32 1"   --->   Operation 16 'alloca' 'imgblock_V_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "%p_read_26 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 17 'read' 'p_read_26' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.20ns)   --->   "%p_read_27 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 18 'read' 'p_read_27' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%imgblock_V_5_loc = alloca i64 1"   --->   Operation 19 'alloca' 'imgblock_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%imgblock_V_8_loc = alloca i64 1"   --->   Operation 20 'alloca' 'imgblock_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%imgblock_V_9_loc = alloca i64 1"   --->   Operation 21 'alloca' 'imgblock_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imgblock_V_12_loc = alloca i64 1"   --->   Operation 22 'alloca' 'imgblock_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'imgblock_V_7_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'imgblock_V_11_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'imgblock_V_12_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'imgblock_V_17_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%linebuffer_V = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242]   --->   Operation 27 'alloca' 'linebuffer_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%linebuffer_V_1 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242]   --->   Operation 28 'alloca' 'linebuffer_V_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%linebuffer_V_2 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242]   --->   Operation 29 'alloca' 'linebuffer_V_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%linebuffer_V_3 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242]   --->   Operation 30 'alloca' 'linebuffer_V_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln285 = store i32 4, i32 %lineStore" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 31 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln285 = store i11 0, i11 %i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 32 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln285 = store i2 3, i2 %line0_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 33 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %p_read_26, i1 0"   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.55ns)   --->   "%call_ln0 = call void @demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1, i12 %tmp, i11 %p_read_26, i10 %linebuffer_V_3, i10 %linebuffer_V_2, i10 %linebuffer_V_1, i10 %linebuffer_V, i10 %gain_out_data240"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1, i12 %tmp, i11 %p_read_26, i10 %linebuffer_V_3, i10 %linebuffer_V_2, i10 %linebuffer_V_1, i10 %linebuffer_V, i10 %gain_out_data240"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.94>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_3, i64 666, i64 30, i64 18446744073709551615" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250]   --->   Operation 40 'specmemcore' 'specmemcore_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_2, i64 666, i64 30, i64 18446744073709551615" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250]   --->   Operation 41 'specmemcore' 'specmemcore_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_1, i64 666, i64 30, i64 18446744073709551615" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250]   --->   Operation 42 'specmemcore' 'specmemcore_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln250 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V, i64 666, i64 30, i64 18446744073709551615" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250]   --->   Operation 43 'specmemcore' 'specmemcore_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i11 %p_read_26" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265]   --->   Operation 44 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_106 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.94ns)   --->   "%icmp_ln269 = icmp_eq  i11 %p_read_26, i11 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269]   --->   Operation 46 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%src_mat_rows_load_cast11 = zext i11 %p_read_27"   --->   Operation 47 'zext' 'src_mat_rows_load_cast11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.79ns)   --->   "%sub161 = add i12 %src_mat_rows_load_cast11, i12 4094"   --->   Operation 48 'add' 'sub161' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.79ns)   --->   "%sub219 = add i12 %zext_ln265, i12 4094" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265]   --->   Operation 49 'add' 'sub219' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%linebuffer_V_addr = getelementptr i10 %linebuffer_V, i64 0, i64 0"   --->   Operation 50 'getelementptr' 'linebuffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr = getelementptr i10 %linebuffer_V_1, i64 0, i64 0"   --->   Operation 51 'getelementptr' 'linebuffer_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr = getelementptr i10 %linebuffer_V_2, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'linebuffer_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr = getelementptr i10 %linebuffer_V_3, i64 0, i64 0"   --->   Operation 53 'getelementptr' 'linebuffer_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_1 = getelementptr i10 %linebuffer_V, i64 0, i64 1"   --->   Operation 54 'getelementptr' 'linebuffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%linebuffer_V_1_addr_1 = getelementptr i10 %linebuffer_V_1, i64 0, i64 1"   --->   Operation 55 'getelementptr' 'linebuffer_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%linebuffer_V_2_addr_1 = getelementptr i10 %linebuffer_V_2, i64 0, i64 1"   --->   Operation 56 'getelementptr' 'linebuffer_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%linebuffer_V_3_addr_1 = getelementptr i10 %linebuffer_V_3, i64 0, i64 1"   --->   Operation 57 'getelementptr' 'linebuffer_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.body41" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 58 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 59 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i11 %i_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 60 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i11 %i_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 61 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.94ns)   --->   "%icmp_ln285 = icmp_eq  i11 %i_2, i11 %p_read_27" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 62 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.79ns)   --->   "%i_3 = add i11 %i_2, i11 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 63 'add' 'i_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %for.body41.split_ifconv, void %for.end433.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 64 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%imgblock_V_7_0_load = load i10 %imgblock_V_7_0"   --->   Operation 65 'load' 'imgblock_V_7_0_load' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%imgblock_V_11_0_load = load i10 %imgblock_V_11_0"   --->   Operation 66 'load' 'imgblock_V_11_0_load' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%imgblock_V_12_0_load = load i10 %imgblock_V_12_0"   --->   Operation 67 'load' 'imgblock_V_12_0_load' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%imgblock_V_17_0_load = load i10 %imgblock_V_17_0"   --->   Operation 68 'load' 'imgblock_V_17_0_load' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (0.42ns)   --->   "%call_ln0 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero, i10 %imgblock_V_17_0_load, i10 %imgblock_V_12_0_load, i10 %imgblock_V_11_0_load, i10 %imgblock_V_7_0_load, i10 %imgblock_V_17_1_loc, i10 %imgblock_V_12_1_loc, i10 %imgblock_V_11_1_loc, i10 %imgblock_V_7_1_loc"   --->   Operation 69 'call' 'call_ln0' <Predicate = (!icmp_ln285)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [2/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr"   --->   Operation 70 'load' 'linebuffer_V_load' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 71 [2/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr"   --->   Operation 71 'load' 'linebuffer_V_1_load' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 72 [2/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr"   --->   Operation 72 'load' 'linebuffer_V_2_load' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 73 [2/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr"   --->   Operation 73 'load' 'linebuffer_V_3_load' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 74 [2/2] (1.23ns)   --->   "%linebuffer_V_load_1 = load i11 %linebuffer_V_addr_1"   --->   Operation 74 'load' 'linebuffer_V_load_1' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%linebuffer_V_1_load_1 = load i11 %linebuffer_V_1_addr_1"   --->   Operation 75 'load' 'linebuffer_V_1_load_1' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 76 [2/2] (1.23ns)   --->   "%linebuffer_V_2_load_1 = load i11 %linebuffer_V_2_addr_1"   --->   Operation 76 'load' 'linebuffer_V_2_load_1' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%linebuffer_V_3_load_1 = load i11 %linebuffer_V_3_addr_1"   --->   Operation 77 'load' 'linebuffer_V_3_load_1' <Predicate = (!icmp_ln285)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_5 : Operation 78 [1/1] (0.97ns)   --->   "%cmp162 = icmp_slt  i12 %zext_ln285, i12 %sub161" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 78 'icmp' 'cmp162' <Predicate = (!icmp_ln285)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln437 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:437]   --->   Operation 79 'ret' 'ret_ln437' <Predicate = (icmp_ln285)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%line0_V_load = load i2 %line0_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 80 'load' 'line0_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%lineStore_load = load i32 %lineStore" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:291]   --->   Operation 81 'load' 'lineStore_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %lineStore_load, i32 2, i32 31" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:291]   --->   Operation 82 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.00ns)   --->   "%icmp_ln291 = icmp_sgt  i30 %tmp_49, i30 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:291]   --->   Operation 83 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.44ns)   --->   "%lineStore_1 = select i1 %icmp_ln291, i32 0, i32 %lineStore_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:291]   --->   Operation 84 'select' 'lineStore_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.44ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %line0_V_load, i2 2"   --->   Operation 85 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.44ns)   --->   "%icmp_ln294 = icmp_eq  i2 %line0_V_load, i2 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 86 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns)   --->   "%icmp_ln294_1 = icmp_eq  i2 %line0_V_load, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 87 'icmp' 'icmp_ln294_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.28ns)   --->   "%or_ln294 = or i1 %icmp_ln294_1, i1 %icmp_ln294" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 88 'or' 'or_ln294' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (0.58ns)   --->   "%call_ln0 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero, i10 %imgblock_V_17_0_load, i10 %imgblock_V_12_0_load, i10 %imgblock_V_11_0_load, i10 %imgblock_V_7_0_load, i10 %imgblock_V_17_1_loc, i10 %imgblock_V_12_1_loc, i10 %imgblock_V_11_1_loc, i10 %imgblock_V_7_1_loc"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 90 [1/2] (1.23ns)   --->   "%linebuffer_V_load = load i11 %linebuffer_V_addr"   --->   Operation 90 'load' 'linebuffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%linebuffer_V_1_load = load i11 %linebuffer_V_1_addr"   --->   Operation 91 'load' 'linebuffer_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 92 [1/2] (1.23ns)   --->   "%linebuffer_V_2_load = load i11 %linebuffer_V_2_addr"   --->   Operation 92 'load' 'linebuffer_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 93 [1/2] (1.23ns)   --->   "%linebuffer_V_3_load = load i11 %linebuffer_V_3_addr"   --->   Operation 93 'load' 'linebuffer_V_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 94 [1/2] (1.23ns)   --->   "%linebuffer_V_load_1 = load i11 %linebuffer_V_addr_1"   --->   Operation 94 'load' 'linebuffer_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%linebuffer_V_1_load_1 = load i11 %linebuffer_V_1_addr_1"   --->   Operation 95 'load' 'linebuffer_V_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 96 [1/2] (1.23ns)   --->   "%linebuffer_V_2_load_1 = load i11 %linebuffer_V_2_addr_1"   --->   Operation 96 'load' 'linebuffer_V_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>
ST_6 : Operation 97 [1/2] (1.23ns)   --->   "%linebuffer_V_3_load_1 = load i11 %linebuffer_V_3_addr_1"   --->   Operation 97 'load' 'linebuffer_V_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1920> <RAM>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:287]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:279]   --->   Operation 99 'specloopname' 'specloopname_ln279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node line1_V)   --->   "%xor_ln304 = xor i1 %icmp_ln1065, i1 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:304]   --->   Operation 100 'xor' 'xor_ln304' <Predicate = (!or_ln294)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node line1_V)   --->   "%zext_ln304 = zext i1 %xor_ln304" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:304]   --->   Operation 101 'zext' 'zext_ln304' <Predicate = (!or_ln294)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node line0_V_1)   --->   "%select_ln304_2 = select i1 %icmp_ln1065, i2 3, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:304]   --->   Operation 102 'select' 'select_ln304_2' <Predicate = (!or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node line2_V)   --->   "%select_ln304 = select i1 %icmp_ln1065, i2 1, i2 2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:304]   --->   Operation 103 'select' 'select_ln304' <Predicate = (!or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node line3_V)   --->   "%select_ln304_1 = select i1 %icmp_ln1065, i2 2, i2 3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:304]   --->   Operation 104 'select' 'select_ln304_1' <Predicate = (!or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node line1_V)   --->   "%select_ln294 = select i1 %icmp_ln294_1, i2 2, i2 3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 105 'select' 'select_ln294' <Predicate = (or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%line1_V = select i1 %or_ln294, i2 %select_ln294, i2 %zext_ln304" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 106 'select' 'line1_V' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node line0_V_1)   --->   "%select_ln294_2 = select i1 %icmp_ln294_1, i2 1, i2 2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 107 'select' 'select_ln294_2' <Predicate = (or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.17ns) (out node of the LUT)   --->   "%line0_V_1 = select i1 %or_ln294, i2 %select_ln294_2, i2 %select_ln304_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 108 'select' 'line0_V_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node line2_V)   --->   "%select_ln294_4 = select i1 %icmp_ln294_1, i2 3, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 109 'select' 'select_ln294_4' <Predicate = (or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.17ns) (out node of the LUT)   --->   "%line2_V = select i1 %or_ln294, i2 %select_ln294_4, i2 %select_ln304" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 110 'select' 'line2_V' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node line3_V)   --->   "%select_ln294_6 = select i1 %icmp_ln294_1, i2 0, i2 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 111 'select' 'select_ln294_6' <Predicate = (or_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.17ns) (out node of the LUT)   --->   "%line3_V = select i1 %or_ln294, i2 %select_ln294_6, i2 %select_ln304_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:294]   --->   Operation 112 'select' 'line3_V' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_loc_load = load i10 %imgblock_V_17_1_loc"   --->   Operation 113 'load' 'imgblock_V_17_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_loc_load = load i10 %imgblock_V_12_1_loc"   --->   Operation 114 'load' 'imgblock_V_12_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_loc_load = load i10 %imgblock_V_11_1_loc"   --->   Operation 115 'load' 'imgblock_V_11_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_loc_load = load i10 %imgblock_V_7_1_loc"   --->   Operation 116 'load' 'imgblock_V_7_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.52ns)   --->   "%p_Val2_s = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line0_V_1"   --->   Operation 117 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.52ns)   --->   "%p_Val2_28 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line1_V"   --->   Operation 118 'mux' 'p_Val2_28' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.52ns)   --->   "%p_Val2_29 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line2_V"   --->   Operation 119 'mux' 'p_Val2_29' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.52ns)   --->   "%p_Val2_30 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line3_V"   --->   Operation 120 'mux' 'p_Val2_30' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.52ns)   --->   "%p_Val2_31 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line0_V_1"   --->   Operation 121 'mux' 'p_Val2_31' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.52ns)   --->   "%p_Val2_32 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line1_V"   --->   Operation 122 'mux' 'p_Val2_32' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.52ns)   --->   "%p_Val2_33 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line2_V"   --->   Operation 123 'mux' 'p_Val2_33' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.52ns)   --->   "%p_Val2_34 = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load_1, i10 %linebuffer_V_1_load_1, i10 %linebuffer_V_2_load_1, i10 %linebuffer_V_3_load_1, i2 %line3_V"   --->   Operation 124 'mux' 'p_Val2_34' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln344 = br i1 %icmp_ln269, void %for.body159.lr.ph, void %for.inc431" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344]   --->   Operation 125 'br' 'br_ln344' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%empty_107 = trunc i32 %lineStore_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:291]   --->   Operation 126 'trunc' 'empty_107' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_108 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_108' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (1.37ns)   --->   "%call_ln674 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop, i10 %p_Val2_30, i10 %imgblock_V_17_1_loc_load, i10 %p_Val2_33, i10 %p_Val2_29, i10 %imgblock_V_12_1_loc_load, i10 %imgblock_V_11_1_loc_load, i10 %p_Val2_28, i10 %imgblock_V_7_1_loc_load, i10 %p_Val2_34, i10 %p_Val2_32, i10 %p_Val2_31, i10 %p_Val2_s, i11 %p_read_26, i30 %demosaic_out_data241, i1 %trunc_ln285, i10 %linebuffer_V, i10 %linebuffer_V_1, i10 %linebuffer_V_2, i10 %linebuffer_V_3, i2 %line0_V_1, i2 %line1_V, i2 %line2_V, i2 %line3_V, i2 %empty_107, i12 %sub219, i1 %cmp162, i10 %gain_out_data240, i10 %imgblock_V_12_loc, i10 %imgblock_V_9_loc, i10 %imgblock_V_8_loc, i10 %imgblock_V_5_loc"   --->   Operation 128 'call' 'call_ln674' <Predicate = (!icmp_ln269)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln674 = call void @demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop, i10 %p_Val2_30, i10 %imgblock_V_17_1_loc_load, i10 %p_Val2_33, i10 %p_Val2_29, i10 %imgblock_V_12_1_loc_load, i10 %imgblock_V_11_1_loc_load, i10 %p_Val2_28, i10 %imgblock_V_7_1_loc_load, i10 %p_Val2_34, i10 %p_Val2_32, i10 %p_Val2_31, i10 %p_Val2_s, i11 %p_read_26, i30 %demosaic_out_data241, i1 %trunc_ln285, i10 %linebuffer_V, i10 %linebuffer_V_1, i10 %linebuffer_V_2, i10 %linebuffer_V_3, i2 %line0_V_1, i2 %line1_V, i2 %line2_V, i2 %line3_V, i2 %empty_107, i12 %sub219, i1 %cmp162, i10 %gain_out_data240, i10 %imgblock_V_12_loc, i10 %imgblock_V_9_loc, i10 %imgblock_V_8_loc, i10 %imgblock_V_5_loc"   --->   Operation 129 'call' 'call_ln674' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.44>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%imgblock_V_12_loc_load = load i10 %imgblock_V_12_loc"   --->   Operation 130 'load' 'imgblock_V_12_loc_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%imgblock_V_9_loc_load = load i10 %imgblock_V_9_loc"   --->   Operation 131 'load' 'imgblock_V_9_loc_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%imgblock_V_8_loc_load = load i10 %imgblock_V_8_loc"   --->   Operation 132 'load' 'imgblock_V_8_loc_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%imgblock_V_5_loc_load = load i10 %imgblock_V_5_loc"   --->   Operation 133 'load' 'imgblock_V_5_loc_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc431"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln269)> <Delay = 0.42>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%imgblock_V_17_4 = phi i10 %imgblock_V_12_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_17_1_loc_load, void %for.body41.split_ifconv"   --->   Operation 135 'phi' 'imgblock_V_17_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%imgblock_V_12_4 = phi i10 %imgblock_V_9_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_12_1_loc_load, void %for.body41.split_ifconv"   --->   Operation 136 'phi' 'imgblock_V_12_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%imgblock_V_11_4 = phi i10 %imgblock_V_8_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_11_1_loc_load, void %for.body41.split_ifconv"   --->   Operation 137 'phi' 'imgblock_V_11_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%imgblock_V_7_4 = phi i10 %imgblock_V_5_loc_load, void %for.body159.lr.ph, i10 %imgblock_V_7_1_loc_load, void %for.body41.split_ifconv"   --->   Operation 138 'phi' 'imgblock_V_7_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.01ns)   --->   "%add_ln285 = add i32 %lineStore_1, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 139 'add' 'add_ln285' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln285 = store i10 %imgblock_V_17_4, i10 %imgblock_V_17_0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 140 'store' 'store_ln285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln285 = store i10 %imgblock_V_12_4, i10 %imgblock_V_12_0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 141 'store' 'store_ln285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln285 = store i10 %imgblock_V_11_4, i10 %imgblock_V_11_0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 142 'store' 'store_ln285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln285 = store i10 %imgblock_V_7_4, i10 %imgblock_V_7_0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 143 'store' 'store_ln285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln285 = store i32 %add_ln285, i32 %lineStore" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 144 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln285 = store i11 %i_3, i11 %i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 145 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln285 = store i2 %line0_V_1, i2 %line0_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 146 'store' 'store_ln285' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.body41" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285]   --->   Operation 147 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gain_out_data240]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line0_V                  (alloca           ) [ 0111111111]
i                        (alloca           ) [ 0111111111]
lineStore                (alloca           ) [ 0111111111]
imgblock_V_7_0           (alloca           ) [ 0011111111]
imgblock_V_11_0          (alloca           ) [ 0011111111]
imgblock_V_12_0          (alloca           ) [ 0011111111]
imgblock_V_17_0          (alloca           ) [ 0011111111]
p_read_26                (read             ) [ 0011111111]
p_read_27                (read             ) [ 0011111111]
imgblock_V_5_loc         (alloca           ) [ 0011111111]
imgblock_V_8_loc         (alloca           ) [ 0011111111]
imgblock_V_9_loc         (alloca           ) [ 0011111111]
imgblock_V_12_loc        (alloca           ) [ 0011111111]
imgblock_V_7_1_loc       (alloca           ) [ 0011111111]
imgblock_V_11_1_loc      (alloca           ) [ 0011111111]
imgblock_V_12_1_loc      (alloca           ) [ 0011111111]
imgblock_V_17_1_loc      (alloca           ) [ 0011111111]
linebuffer_V             (alloca           ) [ 0011111111]
linebuffer_V_1           (alloca           ) [ 0011111111]
linebuffer_V_2           (alloca           ) [ 0011111111]
linebuffer_V_3           (alloca           ) [ 0011111111]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
tmp                      (bitconcatenate   ) [ 0001000000]
empty                    (wait             ) [ 0000000000]
call_ln0                 (call             ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specmemcore_ln250        (specmemcore      ) [ 0000000000]
specmemcore_ln250        (specmemcore      ) [ 0000000000]
specmemcore_ln250        (specmemcore      ) [ 0000000000]
specmemcore_ln250        (specmemcore      ) [ 0000000000]
zext_ln265               (zext             ) [ 0000000000]
empty_106                (wait             ) [ 0000000000]
icmp_ln269               (icmp             ) [ 0000011111]
src_mat_rows_load_cast11 (zext             ) [ 0000000000]
sub161                   (add              ) [ 0000011111]
sub219                   (add              ) [ 0000011111]
linebuffer_V_addr        (getelementptr    ) [ 0000011111]
linebuffer_V_1_addr      (getelementptr    ) [ 0000011111]
linebuffer_V_2_addr      (getelementptr    ) [ 0000011111]
linebuffer_V_3_addr      (getelementptr    ) [ 0000011111]
linebuffer_V_addr_1      (getelementptr    ) [ 0000011111]
linebuffer_V_1_addr_1    (getelementptr    ) [ 0000011111]
linebuffer_V_2_addr_1    (getelementptr    ) [ 0000011111]
linebuffer_V_3_addr_1    (getelementptr    ) [ 0000011111]
br_ln285                 (br               ) [ 0000000000]
i_2                      (load             ) [ 0000000000]
zext_ln285               (zext             ) [ 0000000000]
trunc_ln285              (trunc            ) [ 0000001110]
icmp_ln285               (icmp             ) [ 0000011111]
i_3                      (add              ) [ 0000001111]
br_ln285                 (br               ) [ 0000000000]
imgblock_V_7_0_load      (load             ) [ 0000001000]
imgblock_V_11_0_load     (load             ) [ 0000001000]
imgblock_V_12_0_load     (load             ) [ 0000001000]
imgblock_V_17_0_load     (load             ) [ 0000001000]
cmp162                   (icmp             ) [ 0000001110]
ret_ln437                (ret              ) [ 0000000000]
line0_V_load             (load             ) [ 0000000000]
lineStore_load           (load             ) [ 0000000000]
tmp_49                   (partselect       ) [ 0000000000]
icmp_ln291               (icmp             ) [ 0000000000]
lineStore_1              (select           ) [ 0000000111]
icmp_ln1065              (icmp             ) [ 0000000100]
icmp_ln294               (icmp             ) [ 0000000000]
icmp_ln294_1             (icmp             ) [ 0000000100]
or_ln294                 (or               ) [ 0000000100]
call_ln0                 (call             ) [ 0000000000]
linebuffer_V_load        (load             ) [ 0000000100]
linebuffer_V_1_load      (load             ) [ 0000000100]
linebuffer_V_2_load      (load             ) [ 0000000100]
linebuffer_V_3_load      (load             ) [ 0000000100]
linebuffer_V_load_1      (load             ) [ 0000000100]
linebuffer_V_1_load_1    (load             ) [ 0000000100]
linebuffer_V_2_load_1    (load             ) [ 0000000100]
linebuffer_V_3_load_1    (load             ) [ 0000000100]
speclooptripcount_ln287  (speclooptripcount) [ 0000000000]
specloopname_ln279       (specloopname     ) [ 0000000000]
xor_ln304                (xor              ) [ 0000000000]
zext_ln304               (zext             ) [ 0000000000]
select_ln304_2           (select           ) [ 0000000000]
select_ln304             (select           ) [ 0000000000]
select_ln304_1           (select           ) [ 0000000000]
select_ln294             (select           ) [ 0000000000]
line1_V                  (select           ) [ 0000000010]
select_ln294_2           (select           ) [ 0000000000]
line0_V_1                (select           ) [ 0000000011]
select_ln294_4           (select           ) [ 0000000000]
line2_V                  (select           ) [ 0000000010]
select_ln294_6           (select           ) [ 0000000000]
line3_V                  (select           ) [ 0000000010]
imgblock_V_17_1_loc_load (load             ) [ 0000011111]
imgblock_V_12_1_loc_load (load             ) [ 0000011111]
imgblock_V_11_1_loc_load (load             ) [ 0000011111]
imgblock_V_7_1_loc_load  (load             ) [ 0000011111]
p_Val2_s                 (mux              ) [ 0000000010]
p_Val2_28                (mux              ) [ 0000000010]
p_Val2_29                (mux              ) [ 0000000010]
p_Val2_30                (mux              ) [ 0000000010]
p_Val2_31                (mux              ) [ 0000000010]
p_Val2_32                (mux              ) [ 0000000010]
p_Val2_33                (mux              ) [ 0000000010]
p_Val2_34                (mux              ) [ 0000000010]
br_ln344                 (br               ) [ 0000011111]
empty_107                (trunc            ) [ 0000000010]
empty_108                (wait             ) [ 0000000000]
call_ln674               (call             ) [ 0000000000]
imgblock_V_12_loc_load   (load             ) [ 0000000000]
imgblock_V_9_loc_load    (load             ) [ 0000000000]
imgblock_V_8_loc_load    (load             ) [ 0000000000]
imgblock_V_5_loc_load    (load             ) [ 0000000000]
br_ln0                   (br               ) [ 0000000000]
imgblock_V_17_4          (phi              ) [ 0000000001]
imgblock_V_12_4          (phi              ) [ 0000000001]
imgblock_V_11_4          (phi              ) [ 0000000001]
imgblock_V_7_4           (phi              ) [ 0000000001]
add_ln285                (add              ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
store_ln285              (store            ) [ 0000000000]
br_ln285                 (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gain_out_data240">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_out_data240"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i10.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="line0_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line0_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lineStore_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineStore/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="imgblock_V_7_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_7_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imgblock_V_11_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_11_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="imgblock_V_12_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_12_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="imgblock_V_17_0_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_17_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="imgblock_V_5_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_5_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="imgblock_V_8_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_8_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="imgblock_V_9_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_9_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="imgblock_V_12_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_12_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="imgblock_V_7_1_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_7_1_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="imgblock_V_11_1_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_11_1_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="imgblock_V_12_1_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_12_1_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="imgblock_V_17_1_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgblock_V_17_1_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="linebuffer_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuffer_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="linebuffer_V_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuffer_V_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="linebuffer_V_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuffer_V_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="linebuffer_V_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuffer_V_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_26_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_27_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="linebuffer_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="linebuffer_V_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_1_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="linebuffer_V_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_2_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="linebuffer_V_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="linebuffer_V_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr_1/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="linebuffer_V_1_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_1_addr_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="linebuffer_V_2_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_2_addr_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="linebuffer_V_3_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_3_addr_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="1"/>
<pin id="228" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="1"/>
<pin id="231" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="10" slack="1"/>
<pin id="234" dir="1" index="7" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="linebuffer_V_load/5 linebuffer_V_load_1/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="1"/>
<pin id="240" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="241" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="10" slack="1"/>
<pin id="243" dir="1" index="7" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="linebuffer_V_1_load/5 linebuffer_V_1_load_1/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="1"/>
<pin id="246" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="1"/>
<pin id="249" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="250" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="10" slack="1"/>
<pin id="252" dir="1" index="7" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="linebuffer_V_2_load/5 linebuffer_V_2_load_1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="1"/>
<pin id="255" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="258" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="10" slack="1"/>
<pin id="261" dir="1" index="7" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="linebuffer_V_3_load/5 linebuffer_V_3_load_1/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="imgblock_V_17_4_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="imgblock_V_17_4 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="imgblock_V_17_4_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imgblock_V_17_4/9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="imgblock_V_12_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="273" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="imgblock_V_12_4 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="imgblock_V_12_4_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imgblock_V_12_4/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="imgblock_V_11_4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="imgblock_V_11_4 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="imgblock_V_11_4_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imgblock_V_11_4/9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="imgblock_V_7_4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="imgblock_V_7_4 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="imgblock_V_7_4_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imgblock_V_7_4/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="1"/>
<pin id="302" dir="0" index="3" bw="10" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="304" dir="0" index="5" bw="10" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="10" slack="2147483647"/>
<pin id="306" dir="0" index="7" bw="10" slack="0"/>
<pin id="307" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="0" index="3" bw="10" slack="0"/>
<pin id="315" dir="0" index="4" bw="10" slack="0"/>
<pin id="316" dir="0" index="5" bw="10" slack="4"/>
<pin id="317" dir="0" index="6" bw="10" slack="4"/>
<pin id="318" dir="0" index="7" bw="10" slack="4"/>
<pin id="319" dir="0" index="8" bw="10" slack="4"/>
<pin id="320" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="0" index="3" bw="10" slack="0"/>
<pin id="327" dir="0" index="4" bw="10" slack="0"/>
<pin id="328" dir="0" index="5" bw="10" slack="0"/>
<pin id="329" dir="0" index="6" bw="10" slack="0"/>
<pin id="330" dir="0" index="7" bw="10" slack="0"/>
<pin id="331" dir="0" index="8" bw="10" slack="0"/>
<pin id="332" dir="0" index="9" bw="10" slack="0"/>
<pin id="333" dir="0" index="10" bw="10" slack="0"/>
<pin id="334" dir="0" index="11" bw="10" slack="0"/>
<pin id="335" dir="0" index="12" bw="10" slack="0"/>
<pin id="336" dir="0" index="13" bw="11" slack="6"/>
<pin id="337" dir="0" index="14" bw="30" slack="0"/>
<pin id="338" dir="0" index="15" bw="1" slack="2"/>
<pin id="339" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="340" dir="0" index="17" bw="10" slack="2147483647"/>
<pin id="341" dir="0" index="18" bw="10" slack="2147483647"/>
<pin id="342" dir="0" index="19" bw="10" slack="2147483647"/>
<pin id="343" dir="0" index="20" bw="2" slack="0"/>
<pin id="344" dir="0" index="21" bw="2" slack="0"/>
<pin id="345" dir="0" index="22" bw="2" slack="0"/>
<pin id="346" dir="0" index="23" bw="2" slack="0"/>
<pin id="347" dir="0" index="24" bw="2" slack="0"/>
<pin id="348" dir="0" index="25" bw="12" slack="3"/>
<pin id="349" dir="0" index="26" bw="1" slack="2"/>
<pin id="350" dir="0" index="27" bw="10" slack="0"/>
<pin id="351" dir="0" index="28" bw="10" slack="6"/>
<pin id="352" dir="0" index="29" bw="10" slack="6"/>
<pin id="353" dir="0" index="30" bw="10" slack="6"/>
<pin id="354" dir="0" index="31" bw="10" slack="6"/>
<pin id="355" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln674/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln285_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln285_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln285_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="1"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln265_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="3"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln269_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="3"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="src_mat_rows_load_cast11_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="3"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="src_mat_rows_load_cast11/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub161_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub161/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub219_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub219/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_2_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="4"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln285_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln285_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln285/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln285_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="4"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="imgblock_V_7_0_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="4"/>
<pin id="429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_7_0_load/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="imgblock_V_11_0_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="4"/>
<pin id="433" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_11_0_load/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="imgblock_V_12_0_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="4"/>
<pin id="437" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_12_0_load/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="imgblock_V_17_0_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="4"/>
<pin id="441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_17_0_load/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="cmp162_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp162/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="line0_V_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="5"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line0_V_load/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lineStore_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="5"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lineStore_load/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_49_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="30" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="3" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln291_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="30" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln291/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="lineStore_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lineStore_1/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln1065_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln294_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln294/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln294_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln294_1/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln294_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln294/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln304_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln304/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln304_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln304_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304_2/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln304_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="0"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln304_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304_1/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln294_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln294/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="line1_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line1_V/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln294_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="2" slack="0"/>
<pin id="551" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln294_2/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="line0_V_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line0_V_1/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln294_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln294_4/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="line2_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="0" index="2" bw="2" slack="0"/>
<pin id="573" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line2_V/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln294_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln294_6/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="line3_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="2" slack="0"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line3_V/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="imgblock_V_17_1_loc_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="6"/>
<pin id="594" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_17_1_loc_load/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="imgblock_V_12_1_loc_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="6"/>
<pin id="598" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_12_1_loc_load/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="imgblock_V_11_1_loc_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="6"/>
<pin id="602" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_11_1_loc_load/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="imgblock_V_7_1_loc_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="6"/>
<pin id="606" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_7_1_loc_load/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_Val2_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="10" slack="1"/>
<pin id="611" dir="0" index="2" bw="10" slack="1"/>
<pin id="612" dir="0" index="3" bw="10" slack="1"/>
<pin id="613" dir="0" index="4" bw="10" slack="1"/>
<pin id="614" dir="0" index="5" bw="2" slack="0"/>
<pin id="615" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Val2_28_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="1"/>
<pin id="622" dir="0" index="2" bw="10" slack="1"/>
<pin id="623" dir="0" index="3" bw="10" slack="1"/>
<pin id="624" dir="0" index="4" bw="10" slack="1"/>
<pin id="625" dir="0" index="5" bw="2" slack="0"/>
<pin id="626" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_28/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Val2_29_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="1"/>
<pin id="633" dir="0" index="2" bw="10" slack="1"/>
<pin id="634" dir="0" index="3" bw="10" slack="1"/>
<pin id="635" dir="0" index="4" bw="10" slack="1"/>
<pin id="636" dir="0" index="5" bw="2" slack="0"/>
<pin id="637" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_29/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Val2_30_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="10" slack="1"/>
<pin id="644" dir="0" index="2" bw="10" slack="1"/>
<pin id="645" dir="0" index="3" bw="10" slack="1"/>
<pin id="646" dir="0" index="4" bw="10" slack="1"/>
<pin id="647" dir="0" index="5" bw="2" slack="0"/>
<pin id="648" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_30/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Val2_31_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="10" slack="1"/>
<pin id="655" dir="0" index="2" bw="10" slack="1"/>
<pin id="656" dir="0" index="3" bw="10" slack="1"/>
<pin id="657" dir="0" index="4" bw="10" slack="1"/>
<pin id="658" dir="0" index="5" bw="2" slack="0"/>
<pin id="659" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_31/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_Val2_32_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="0" index="1" bw="10" slack="1"/>
<pin id="666" dir="0" index="2" bw="10" slack="1"/>
<pin id="667" dir="0" index="3" bw="10" slack="1"/>
<pin id="668" dir="0" index="4" bw="10" slack="1"/>
<pin id="669" dir="0" index="5" bw="2" slack="0"/>
<pin id="670" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_32/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Val2_33_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="1"/>
<pin id="677" dir="0" index="2" bw="10" slack="1"/>
<pin id="678" dir="0" index="3" bw="10" slack="1"/>
<pin id="679" dir="0" index="4" bw="10" slack="1"/>
<pin id="680" dir="0" index="5" bw="2" slack="0"/>
<pin id="681" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_33/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Val2_34_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="1"/>
<pin id="688" dir="0" index="2" bw="10" slack="1"/>
<pin id="689" dir="0" index="3" bw="10" slack="1"/>
<pin id="690" dir="0" index="4" bw="10" slack="1"/>
<pin id="691" dir="0" index="5" bw="2" slack="0"/>
<pin id="692" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_34/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="empty_107_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_107/7 "/>
</bind>
</comp>

<comp id="700" class="1004" name="imgblock_V_12_loc_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="8"/>
<pin id="702" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_12_loc_load/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="imgblock_V_9_loc_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="8"/>
<pin id="706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_9_loc_load/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="imgblock_V_8_loc_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="8"/>
<pin id="710" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_8_loc_load/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="imgblock_V_5_loc_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="8"/>
<pin id="714" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imgblock_V_5_loc_load/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln285_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="3"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln285/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln285_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="10" slack="8"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln285_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="0" index="1" bw="10" slack="8"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln285_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="8"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln285_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="0" index="1" bw="10" slack="8"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln285_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="8"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln285_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="4"/>
<pin id="748" dir="0" index="1" bw="11" slack="8"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln285_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="2"/>
<pin id="752" dir="0" index="1" bw="2" slack="8"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/9 "/>
</bind>
</comp>

<comp id="754" class="1005" name="line0_V_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="line0_V "/>
</bind>
</comp>

<comp id="761" class="1005" name="i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="0"/>
<pin id="763" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="768" class="1005" name="lineStore_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lineStore "/>
</bind>
</comp>

<comp id="775" class="1005" name="imgblock_V_7_0_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="4"/>
<pin id="777" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_7_0 "/>
</bind>
</comp>

<comp id="781" class="1005" name="imgblock_V_11_0_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="4"/>
<pin id="783" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_11_0 "/>
</bind>
</comp>

<comp id="787" class="1005" name="imgblock_V_12_0_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="4"/>
<pin id="789" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_12_0 "/>
</bind>
</comp>

<comp id="793" class="1005" name="imgblock_V_17_0_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="4"/>
<pin id="795" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_17_0 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_read_26_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="1"/>
<pin id="801" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_26 "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_read_27_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="3"/>
<pin id="810" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="p_read_27 "/>
</bind>
</comp>

<comp id="814" class="1005" name="imgblock_V_5_loc_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="6"/>
<pin id="816" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="imgblock_V_5_loc "/>
</bind>
</comp>

<comp id="820" class="1005" name="imgblock_V_8_loc_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="6"/>
<pin id="822" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="imgblock_V_8_loc "/>
</bind>
</comp>

<comp id="826" class="1005" name="imgblock_V_9_loc_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="6"/>
<pin id="828" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="imgblock_V_9_loc "/>
</bind>
</comp>

<comp id="832" class="1005" name="imgblock_V_12_loc_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="6"/>
<pin id="834" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="imgblock_V_12_loc "/>
</bind>
</comp>

<comp id="838" class="1005" name="imgblock_V_7_1_loc_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="4"/>
<pin id="840" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_7_1_loc "/>
</bind>
</comp>

<comp id="844" class="1005" name="imgblock_V_11_1_loc_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="4"/>
<pin id="846" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_11_1_loc "/>
</bind>
</comp>

<comp id="850" class="1005" name="imgblock_V_12_1_loc_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="4"/>
<pin id="852" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_12_1_loc "/>
</bind>
</comp>

<comp id="856" class="1005" name="imgblock_V_17_1_loc_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="4"/>
<pin id="858" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="imgblock_V_17_1_loc "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="1"/>
<pin id="864" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="867" class="1005" name="icmp_ln269_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="3"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="871" class="1005" name="sub161_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="1"/>
<pin id="873" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub161 "/>
</bind>
</comp>

<comp id="876" class="1005" name="sub219_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="3"/>
<pin id="878" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sub219 "/>
</bind>
</comp>

<comp id="881" class="1005" name="linebuffer_V_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="1"/>
<pin id="883" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="linebuffer_V_1_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="11" slack="1"/>
<pin id="888" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_1_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="linebuffer_V_2_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="1"/>
<pin id="893" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_2_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="linebuffer_V_3_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="1"/>
<pin id="898" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="linebuffer_V_addr_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="1"/>
<pin id="903" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="linebuffer_V_1_addr_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="1"/>
<pin id="908" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_1_addr_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="linebuffer_V_2_addr_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="1"/>
<pin id="913" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_2_addr_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="linebuffer_V_3_addr_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="1"/>
<pin id="918" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_addr_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="trunc_ln285_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="2"/>
<pin id="923" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln285 "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_3_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="4"/>
<pin id="931" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="946" class="1005" name="cmp162_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="2"/>
<pin id="948" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp162 "/>
</bind>
</comp>

<comp id="951" class="1005" name="lineStore_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lineStore_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln1065_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln294_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln294_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="or_ln294_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln294 "/>
</bind>
</comp>

<comp id="981" class="1005" name="linebuffer_V_load_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_load "/>
</bind>
</comp>

<comp id="989" class="1005" name="linebuffer_V_1_load_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="1"/>
<pin id="991" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_1_load "/>
</bind>
</comp>

<comp id="997" class="1005" name="linebuffer_V_2_load_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="1"/>
<pin id="999" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_2_load "/>
</bind>
</comp>

<comp id="1005" class="1005" name="linebuffer_V_3_load_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="1"/>
<pin id="1007" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_load "/>
</bind>
</comp>

<comp id="1013" class="1005" name="linebuffer_V_load_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="10" slack="1"/>
<pin id="1015" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_load_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="linebuffer_V_1_load_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="10" slack="1"/>
<pin id="1023" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_1_load_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="linebuffer_V_2_load_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="1"/>
<pin id="1031" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_2_load_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="linebuffer_V_3_load_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="1"/>
<pin id="1039" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_3_load_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="line1_V_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="2" slack="1"/>
<pin id="1047" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line1_V "/>
</bind>
</comp>

<comp id="1050" class="1005" name="line0_V_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="2" slack="1"/>
<pin id="1052" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line0_V_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="line2_V_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="2" slack="1"/>
<pin id="1058" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line2_V "/>
</bind>
</comp>

<comp id="1061" class="1005" name="line3_V_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="1"/>
<pin id="1063" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line3_V "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_Val2_s_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="1"/>
<pin id="1080" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1083" class="1005" name="p_Val2_28_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="1"/>
<pin id="1085" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="p_Val2_29_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="p_Val2_30_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="1"/>
<pin id="1095" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="p_Val2_31_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="1"/>
<pin id="1100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="p_Val2_32_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="1"/>
<pin id="1105" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="p_Val2_33_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="10" slack="1"/>
<pin id="1110" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="p_Val2_34_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="1"/>
<pin id="1115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_34 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="empty_107_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="2" slack="1"/>
<pin id="1120" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_107 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="298" pin=7"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="356"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="322" pin=14"/></net>

<net id="358"><net_src comp="4" pin="0"/><net_sink comp="322" pin=27"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="382" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="405" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="447"><net_src comp="408" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="454" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="32" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="451" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="448" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="448" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="448" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="484" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="18" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="62" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="18" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="62" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="18" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="507" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="546"><net_src comp="539" pin="3"/><net_sink comp="322" pin=21"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="511" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="561"><net_src comp="554" pin="3"/><net_sink comp="322" pin=20"/></net>

<net id="567"><net_src comp="18" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="66" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="518" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="569" pin="3"/><net_sink comp="322" pin=22"/></net>

<net id="582"><net_src comp="66" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="64" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="525" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="591"><net_src comp="584" pin="3"/><net_sink comp="322" pin=23"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="607"><net_src comp="604" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="616"><net_src comp="78" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="554" pin="3"/><net_sink comp="608" pin=5"/></net>

<net id="618"><net_src comp="608" pin="6"/><net_sink comp="322" pin=12"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="539" pin="3"/><net_sink comp="619" pin=5"/></net>

<net id="629"><net_src comp="619" pin="6"/><net_sink comp="322" pin=7"/></net>

<net id="638"><net_src comp="78" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="569" pin="3"/><net_sink comp="630" pin=5"/></net>

<net id="640"><net_src comp="630" pin="6"/><net_sink comp="322" pin=4"/></net>

<net id="649"><net_src comp="78" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="584" pin="3"/><net_sink comp="641" pin=5"/></net>

<net id="651"><net_src comp="641" pin="6"/><net_sink comp="322" pin=1"/></net>

<net id="660"><net_src comp="78" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="554" pin="3"/><net_sink comp="652" pin=5"/></net>

<net id="662"><net_src comp="652" pin="6"/><net_sink comp="322" pin=11"/></net>

<net id="671"><net_src comp="78" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="539" pin="3"/><net_sink comp="663" pin=5"/></net>

<net id="673"><net_src comp="663" pin="6"/><net_sink comp="322" pin=10"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="569" pin="3"/><net_sink comp="674" pin=5"/></net>

<net id="684"><net_src comp="674" pin="6"/><net_sink comp="322" pin=3"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="584" pin="3"/><net_sink comp="685" pin=5"/></net>

<net id="695"><net_src comp="685" pin="6"/><net_sink comp="322" pin=9"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="322" pin=24"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="720"><net_src comp="8" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="265" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="274" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="283" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="740"><net_src comp="292" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="716" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="757"><net_src comp="82" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="764"><net_src comp="86" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="771"><net_src comp="90" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="778"><net_src comp="94" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="784"><net_src comp="98" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="790"><net_src comp="102" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="796"><net_src comp="106" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="802"><net_src comp="158" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="322" pin=13"/></net>

<net id="811"><net_src comp="164" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="817"><net_src comp="110" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="322" pin=31"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="823"><net_src comp="114" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="322" pin=30"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="829"><net_src comp="118" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="322" pin=29"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="835"><net_src comp="122" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="322" pin=28"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="841"><net_src comp="126" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="847"><net_src comp="130" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="310" pin=7"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="853"><net_src comp="134" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="859"><net_src comp="138" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="310" pin=5"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="865"><net_src comp="374" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="870"><net_src comp="385" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="393" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="879"><net_src comp="399" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="322" pin=25"/></net>

<net id="884"><net_src comp="170" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="889"><net_src comp="177" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="894"><net_src comp="184" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="899"><net_src comp="191" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="904"><net_src comp="198" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="909"><net_src comp="205" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="914"><net_src comp="212" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="919"><net_src comp="219" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="924"><net_src comp="412" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="322" pin=15"/></net>

<net id="932"><net_src comp="421" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="949"><net_src comp="443" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="322" pin=26"/></net>

<net id="954"><net_src comp="470" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="960"><net_src comp="478" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="968"><net_src comp="490" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="972"><net_src comp="965" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="976"><net_src comp="496" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="984"><net_src comp="226" pin="7"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="987"><net_src comp="981" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="988"><net_src comp="981" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="992"><net_src comp="235" pin="7"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1000"><net_src comp="244" pin="7"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="608" pin=3"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="619" pin=3"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="630" pin=3"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="641" pin=3"/></net>

<net id="1008"><net_src comp="253" pin="7"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="608" pin=4"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="619" pin=4"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="630" pin=4"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="641" pin=4"/></net>

<net id="1016"><net_src comp="226" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1020"><net_src comp="1013" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1024"><net_src comp="235" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1032"><net_src comp="244" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="652" pin=3"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="663" pin=3"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="674" pin=3"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="685" pin=3"/></net>

<net id="1040"><net_src comp="253" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="663" pin=4"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="674" pin=4"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="1048"><net_src comp="539" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="322" pin=21"/></net>

<net id="1053"><net_src comp="554" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="322" pin=20"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1059"><net_src comp="569" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="322" pin=22"/></net>

<net id="1064"><net_src comp="584" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="322" pin=23"/></net>

<net id="1081"><net_src comp="608" pin="6"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="322" pin=12"/></net>

<net id="1086"><net_src comp="619" pin="6"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="322" pin=7"/></net>

<net id="1091"><net_src comp="630" pin="6"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="1096"><net_src comp="641" pin="6"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1101"><net_src comp="652" pin="6"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="322" pin=11"/></net>

<net id="1106"><net_src comp="663" pin="6"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="322" pin=10"/></net>

<net id="1111"><net_src comp="674" pin="6"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="1116"><net_src comp="685" pin="6"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="322" pin=9"/></net>

<net id="1121"><net_src comp="696" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="322" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: demosaic_out_data241 | {7 8 }
 - Input state : 
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false> : p_read | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false> : p_read1 | {1 }
	Port: demosaicing<3, 13, 17, 1080, 1920, 1, false> : gain_out_data240 | {2 3 7 8 }
  - Chain level:
	State 1
		store_ln285 : 1
		store_ln285 : 1
		store_ln285 : 1
	State 2
		call_ln0 : 1
	State 3
	State 4
		sub161 : 1
		sub219 : 1
	State 5
		zext_ln285 : 1
		trunc_ln285 : 1
		icmp_ln285 : 1
		i_3 : 1
		br_ln285 : 2
		call_ln0 : 1
		cmp162 : 2
	State 6
		tmp_49 : 1
		icmp_ln291 : 2
		lineStore_1 : 3
		icmp_ln1065 : 1
		icmp_ln294 : 1
		icmp_ln294_1 : 1
		or_ln294 : 2
	State 7
		line1_V : 1
		line0_V_1 : 1
		line2_V : 1
		line3_V : 1
		p_Val2_s : 2
		p_Val2_28 : 2
		p_Val2_29 : 2
		p_Val2_30 : 2
		p_Val2_31 : 2
		p_Val2_32 : 2
		p_Val2_33 : 2
		p_Val2_34 : 2
		call_ln674 : 3
	State 8
	State 9
		imgblock_V_17_4 : 1
		imgblock_V_12_4 : 1
		imgblock_V_11_4 : 1
		imgblock_V_7_4 : 1
		store_ln285 : 2
		store_ln285 : 2
		store_ln285 : 2
		store_ln285 : 2
		store_ln285 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |     grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298    |    0    |    37   |    81   |
|   call   |   grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310   |    0    |    43   |    96   |
|          | grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  16.226 |   783   |   1538  |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                           p_Val2_s_fu_608                          |    0    |    0    |    20   |
|          |                          p_Val2_28_fu_619                          |    0    |    0    |    20   |
|          |                          p_Val2_29_fu_630                          |    0    |    0    |    20   |
|    mux   |                          p_Val2_30_fu_641                          |    0    |    0    |    20   |
|          |                          p_Val2_31_fu_652                          |    0    |    0    |    20   |
|          |                          p_Val2_32_fu_663                          |    0    |    0    |    20   |
|          |                          p_Val2_33_fu_674                          |    0    |    0    |    20   |
|          |                          p_Val2_34_fu_685                          |    0    |    0    |    20   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                            sub161_fu_393                           |    0    |    0    |    18   |
|    add   |                            sub219_fu_399                           |    0    |    0    |    18   |
|          |                             i_3_fu_421                             |    0    |    0    |    18   |
|          |                          add_ln285_fu_716                          |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                          icmp_ln269_fu_385                         |    0    |    0    |    11   |
|          |                          icmp_ln285_fu_416                         |    0    |    0    |    11   |
|          |                            cmp162_fu_443                           |    0    |    0    |    12   |
|   icmp   |                          icmp_ln291_fu_464                         |    0    |    0    |    19   |
|          |                         icmp_ln1065_fu_478                         |    0    |    0    |    8    |
|          |                          icmp_ln294_fu_484                         |    0    |    0    |    8    |
|          |                         icmp_ln294_1_fu_490                        |    0    |    0    |    8    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                         lineStore_1_fu_470                         |    0    |    0    |    32   |
|          |                        select_ln304_2_fu_511                       |    0    |    0    |    2    |
|          |                         select_ln304_fu_518                        |    0    |    0    |    2    |
|          |                        select_ln304_1_fu_525                       |    0    |    0    |    2    |
|          |                         select_ln294_fu_532                        |    0    |    0    |    2    |
|  select  |                           line1_V_fu_539                           |    0    |    0    |    2    |
|          |                        select_ln294_2_fu_547                       |    0    |    0    |    2    |
|          |                          line0_V_1_fu_554                          |    0    |    0    |    2    |
|          |                        select_ln294_4_fu_562                       |    0    |    0    |    2    |
|          |                           line2_V_fu_569                           |    0    |    0    |    2    |
|          |                        select_ln294_6_fu_577                       |    0    |    0    |    2    |
|          |                           line3_V_fu_584                           |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|    or    |                           or_ln294_fu_496                          |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|    xor   |                          xor_ln304_fu_502                          |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   read   |                        p_read_26_read_fu_158                       |    0    |    0    |    0    |
|          |                        p_read_27_read_fu_164                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                             tmp_fu_374                             |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                          zext_ln265_fu_382                         |    0    |    0    |    0    |
|   zext   |                   src_mat_rows_load_cast11_fu_390                  |    0    |    0    |    0    |
|          |                          zext_ln285_fu_408                         |    0    |    0    |    0    |
|          |                          zext_ln304_fu_507                         |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                         trunc_ln285_fu_412                         |    0    |    0    |    0    |
|          |                          empty_107_fu_696                          |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|partselect|                            tmp_49_fu_454                           |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                    |  16.226 |   863   |   2103  |
|----------|--------------------------------------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
| linebuffer_V |    2   |    0   |    0   |
|linebuffer_V_1|    2   |    0   |    0   |
|linebuffer_V_2|    2   |    0   |    0   |
|linebuffer_V_3|    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    8   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        cmp162_reg_946        |    1   |
|      empty_107_reg_1118      |    2   |
|          i_3_reg_929         |   11   |
|           i_reg_761          |   11   |
|      icmp_ln1065_reg_957     |    1   |
|      icmp_ln269_reg_867      |    1   |
|     icmp_ln294_1_reg_965     |    1   |
|    imgblock_V_11_0_reg_781   |   10   |
|  imgblock_V_11_1_loc_reg_844 |   10   |
|    imgblock_V_11_4_reg_280   |   10   |
|    imgblock_V_12_0_reg_787   |   10   |
|  imgblock_V_12_1_loc_reg_850 |   10   |
|    imgblock_V_12_4_reg_271   |   10   |
|   imgblock_V_12_loc_reg_832  |   10   |
|    imgblock_V_17_0_reg_793   |   10   |
|  imgblock_V_17_1_loc_reg_856 |   10   |
|    imgblock_V_17_4_reg_262   |   10   |
|   imgblock_V_5_loc_reg_814   |   10   |
|    imgblock_V_7_0_reg_775    |   10   |
|  imgblock_V_7_1_loc_reg_838  |   10   |
|    imgblock_V_7_4_reg_289    |   10   |
|   imgblock_V_8_loc_reg_820   |   10   |
|   imgblock_V_9_loc_reg_826   |   10   |
|      line0_V_1_reg_1050      |    2   |
|        line0_V_reg_754       |    2   |
|       line1_V_reg_1045       |    2   |
|       line2_V_reg_1056       |    2   |
|       line3_V_reg_1061       |    2   |
|      lineStore_1_reg_951     |   32   |
|       lineStore_reg_768      |   32   |
| linebuffer_V_1_addr_1_reg_906|   11   |
|  linebuffer_V_1_addr_reg_886 |   11   |
|linebuffer_V_1_load_1_reg_1021|   10   |
|  linebuffer_V_1_load_reg_989 |   10   |
| linebuffer_V_2_addr_1_reg_911|   11   |
|  linebuffer_V_2_addr_reg_891 |   11   |
|linebuffer_V_2_load_1_reg_1029|   10   |
|  linebuffer_V_2_load_reg_997 |   10   |
| linebuffer_V_3_addr_1_reg_916|   11   |
|  linebuffer_V_3_addr_reg_896 |   11   |
|linebuffer_V_3_load_1_reg_1037|   10   |
| linebuffer_V_3_load_reg_1005 |   10   |
|  linebuffer_V_addr_1_reg_901 |   11   |
|   linebuffer_V_addr_reg_881  |   11   |
| linebuffer_V_load_1_reg_1013 |   10   |
|   linebuffer_V_load_reg_981  |   10   |
|       or_ln294_reg_973       |    1   |
|      p_Val2_28_reg_1083      |   10   |
|      p_Val2_29_reg_1088      |   10   |
|      p_Val2_30_reg_1093      |   10   |
|      p_Val2_31_reg_1098      |   10   |
|      p_Val2_32_reg_1103      |   10   |
|      p_Val2_33_reg_1108      |   10   |
|      p_Val2_34_reg_1113      |   10   |
|       p_Val2_s_reg_1078      |   10   |
|       p_read_26_reg_799      |   11   |
|       p_read_27_reg_808      |   11   |
|        sub161_reg_871        |   12   |
|        sub219_reg_876        |   12   |
|          tmp_reg_862         |   12   |
|      trunc_ln285_reg_921     |    1   |
+------------------------------+--------+
|             Total            |   570  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|     grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298    |  p1  |   2  |  12  |   24   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p1  |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p3  |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p4  |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p7  |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p9  |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p10 |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p11 |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p12 |   2  |  10  |   20   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p20 |   2  |   2  |    4   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p21 |   2  |   2  |    4   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p22 |   2  |   2  |    4   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p23 |   2  |   2  |    4   ||    9    |
| grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322 |  p24 |   2  |   2  |    4   ||    9    |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                               |      |      |      |   204  ||  5.978  ||   126   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   16   |   863  |  2103  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   126  |
|  Register |    -   |    -   |   570  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   22   |  1433  |  2229  |
+-----------+--------+--------+--------+--------+
