Info: Starting: Create testbench Platform Designer system
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios.ipx
Info: qsys-generate C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios.qsys --testbench=STANDARD --output-directory=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading qsys/crypto_wallet2_nios.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding epcs_flash_controller [altera_avalon_epcs_flash_controller 18.1]
Progress: Parameterizing module epcs_flash_controller
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding po_led [altera_avalon_pio 18.1]
Progress: Parameterizing module po_led
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: crypto_wallet2_nios.epcs_flash_controller: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: crypto_wallet2_nios.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: crypto_wallet2_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: crypto_wallet2_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: crypto_wallet2_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_wallet2_nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios\testbench\crypto_wallet2_nios.ipx
Progress: Loading qsys/crypto_wallet2_nios.qsys
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/* matched 5 files in 0.00 seconds
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/*/* matched 16 files in 0.00 seconds
Info: C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios\testbench\crypto_wallet2_nios.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/* matched 4 files in 0.01 seconds
Info: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/Class2018/AppData/Roaming/SPB_16.6/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.21 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.23 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.27 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.27 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: crypto_wallet2_nios
Info: TB_Gen: System design is: crypto_wallet2_nios
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in
Info: get_interface_property epcs_flash_controller_external EXPORT_OF
Info: get_instance_property epcs_flash_controller CLASS_NAME
Info: get_instance_assignment epcs_flash_controller testbench.partner.map.external
Info: get_interface_property po_led_external_connection EXPORT_OF
Info: get_instance_property po_led CLASS_NAME
Info: get_instance_assignment po_led testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_50 CLASS_NAME
Info: get_instance_assignment clk_50 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_interface_property uart_external_connection EXPORT_OF
Info: get_instance_property uart CLASS_NAME
Info: get_instance_assignment uart testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : crypto_wallet2_nios_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : crypto_wallet2_nios_tb with all standard BFMs
Info: create_system crypto_wallet2_nios_tb
Info: add_instance crypto_wallet2_nios_inst crypto_wallet2_nios 
Info: set_use_testbench_naming_pattern true crypto_wallet2_nios
Info: get_instance_interfaces crypto_wallet2_nios_inst
Info: get_instance_interface_property crypto_wallet2_nios_inst clk CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst epcs_flash_controller_external CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst po_led_external_connection CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst reset CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst uart_external_connection CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property crypto_wallet2_nios_inst clk CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property crypto_wallet2_nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst clk clockRate
Info: set_instance_parameter_value crypto_wallet2_nios_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property crypto_wallet2_nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst clk CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_clk_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_clk_bfm clk CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_clk_bfm.clk crypto_wallet2_nios_inst.clk
Info: get_instance_interface_property crypto_wallet2_nios_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property crypto_wallet2_nios_inst reset CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property crypto_wallet2_nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports crypto_wallet2_nios_inst reset
Info: get_instance_interface_port_property crypto_wallet2_nios_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value crypto_wallet2_nios_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property crypto_wallet2_nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_reset_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property crypto_wallet2_nios_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst reset associatedClock
Info: get_instance_interfaces crypto_wallet2_nios_inst_clk_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: crypto_wallet2_nios_inst_reset_bfm is not associated to any clock; connecting crypto_wallet2_nios_inst_reset_bfm to 'crypto_wallet2_nios_inst_clk_bfm.clk'
Warning: TB_Gen: crypto_wallet2_nios_inst_reset_bfm is not associated to any clock; connecting crypto_wallet2_nios_inst_reset_bfm to 'crypto_wallet2_nios_inst_clk_bfm.clk'
Info: add_connection crypto_wallet2_nios_inst_clk_bfm.clk crypto_wallet2_nios_inst_reset_bfm.clk
Info: get_instance_interface_property crypto_wallet2_nios_inst reset CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_reset_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst_reset_bfm reset CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_reset_bfm.reset crypto_wallet2_nios_inst.reset
Info: get_instance_interface_property crypto_wallet2_nios_inst epcs_flash_controller_external CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: epcs_flash_controller_external
Info: TB_Gen: conduit_end found: epcs_flash_controller_external
Info: get_instance_interface_property crypto_wallet2_nios_inst epcs_flash_controller_external CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm altera_conduit_bfm 
Info: get_instance_property crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst epcs_flash_controller_external associatedClock
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst epcs_flash_controller_external associatedReset
Info: get_instance_interface_ports crypto_wallet2_nios_inst epcs_flash_controller_external
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_data0 ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_data0 WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_data0 DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_dclk ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_dclk WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_dclk DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sce ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sce WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sce DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sdo ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sdo WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst epcs_flash_controller_external epcs_flash_controller_external_sdo DIRECTION
Info: set_instance_parameter_value crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm ENABLE_RESET 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm SIGNAL_ROLES data0 dclk sce sdo
Info: set_instance_parameter_value crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm SIGNAL_WIDTHS 1 1 1 1
Info: set_instance_parameter_value crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm SIGNAL_DIRECTIONS output input input input
Info: get_instance_property crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst epcs_flash_controller_external CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm conduit CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm.conduit crypto_wallet2_nios_inst.epcs_flash_controller_external
Info: get_instance_interface_property crypto_wallet2_nios_inst po_led_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: po_led_external_connection
Info: TB_Gen: conduit_end found: po_led_external_connection
Info: get_instance_interface_property crypto_wallet2_nios_inst po_led_external_connection CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_po_led_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property crypto_wallet2_nios_inst_po_led_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst po_led_external_connection associatedClock
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst po_led_external_connection associatedReset
Info: get_instance_interface_ports crypto_wallet2_nios_inst po_led_external_connection
Info: get_instance_interface_port_property crypto_wallet2_nios_inst po_led_external_connection po_led_external_connection_export ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst po_led_external_connection po_led_external_connection_export WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst po_led_external_connection po_led_external_connection_export DIRECTION
Info: set_instance_parameter_value crypto_wallet2_nios_inst_po_led_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_po_led_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_po_led_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value crypto_wallet2_nios_inst_po_led_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value crypto_wallet2_nios_inst_po_led_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property crypto_wallet2_nios_inst_po_led_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst po_led_external_connection CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_po_led_external_connection_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_po_led_external_connection_bfm conduit CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_po_led_external_connection_bfm.conduit crypto_wallet2_nios_inst.po_led_external_connection
Info: get_instance_interface_property crypto_wallet2_nios_inst sdram_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sdram_wire
Info: TB_Gen: conduit_end found: sdram_wire
Info: get_instance_interface_property crypto_wallet2_nios_inst sdram_wire CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_sdram_wire_bfm altera_conduit_bfm 
Info: get_instance_property crypto_wallet2_nios_inst_sdram_wire_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst sdram_wire associatedClock
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst sdram_wire associatedReset
Info: get_instance_interface_ports crypto_wallet2_nios_inst sdram_wire
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_addr ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_addr WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_addr DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ba ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ba WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ba DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cas_n ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cas_n WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cas_n DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cke ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cke WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cke DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cs_n ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cs_n WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_cs_n DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dq ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dq WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dq DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dqm ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dqm WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_dqm DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ras_n ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ras_n WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_ras_n DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_we_n ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_we_n WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst sdram_wire sdram_wire_we_n DIRECTION
Info: set_instance_parameter_value crypto_wallet2_nios_inst_sdram_wire_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_sdram_wire_bfm ENABLE_RESET 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_sdram_wire_bfm SIGNAL_ROLES addr ba cas_n cke cs_n dq dqm ras_n we_n
Info: set_instance_parameter_value crypto_wallet2_nios_inst_sdram_wire_bfm SIGNAL_WIDTHS 13 2 1 1 1 16 2 1 1
Info: set_instance_parameter_value crypto_wallet2_nios_inst_sdram_wire_bfm SIGNAL_DIRECTIONS input input input input input bidir input input input
Info: get_instance_property crypto_wallet2_nios_inst_sdram_wire_bfm CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst sdram_wire CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_sdram_wire_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_sdram_wire_bfm conduit CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_sdram_wire_bfm.conduit crypto_wallet2_nios_inst.sdram_wire
Info: get_instance_interface_property crypto_wallet2_nios_inst uart_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: uart_external_connection
Info: TB_Gen: conduit_end found: uart_external_connection
Info: get_instance_interface_property crypto_wallet2_nios_inst uart_external_connection CLASS_NAME
Info: add_instance crypto_wallet2_nios_inst_uart_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property crypto_wallet2_nios_inst_uart_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst uart_external_connection associatedClock
Info: get_instance_interface_parameter_value crypto_wallet2_nios_inst uart_external_connection associatedReset
Info: get_instance_interface_ports crypto_wallet2_nios_inst uart_external_connection
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_rxd ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_rxd WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_rxd DIRECTION
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_txd ROLE
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_txd WIDTH
Info: get_instance_interface_port_property crypto_wallet2_nios_inst uart_external_connection uart_external_connection_txd DIRECTION
Info: set_instance_parameter_value crypto_wallet2_nios_inst_uart_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_uart_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value crypto_wallet2_nios_inst_uart_external_connection_bfm SIGNAL_ROLES rxd txd
Info: set_instance_parameter_value crypto_wallet2_nios_inst_uart_external_connection_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value crypto_wallet2_nios_inst_uart_external_connection_bfm SIGNAL_DIRECTIONS output input
Info: get_instance_property crypto_wallet2_nios_inst_uart_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property crypto_wallet2_nios_inst uart_external_connection CLASS_NAME
Info: get_instance_interfaces crypto_wallet2_nios_inst_uart_external_connection_bfm
Info: get_instance_interface_property crypto_wallet2_nios_inst_uart_external_connection_bfm conduit CLASS_NAME
Info: add_connection crypto_wallet2_nios_inst_uart_external_connection_bfm.conduit crypto_wallet2_nios_inst.uart_external_connection
Info: send_message Info TB_Gen: Saving testbench system: crypto_wallet2_nios_tb.qsys
Info: TB_Gen: Saving testbench system: crypto_wallet2_nios_tb.qsys
Info: save_system crypto_wallet2_nios_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb.qsys
Info: Done
Info: qsys-generate C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios\testbench\crypto_wallet2_nios_tb\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading testbench/crypto_wallet2_nios_tb.qsys
Progress: Reading input file
Progress: Adding crypto_wallet2_nios_inst [crypto_wallet2_nios 1.0]
Progress: Parameterizing module crypto_wallet2_nios_inst
Progress: Adding crypto_wallet2_nios_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_clk_bfm
Progress: Adding crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm
Progress: Adding crypto_wallet2_nios_inst_po_led_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_po_led_external_connection_bfm
Progress: Adding crypto_wallet2_nios_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_reset_bfm
Progress: Adding crypto_wallet2_nios_inst_sdram_wire_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_sdram_wire_bfm
Progress: Adding crypto_wallet2_nios_inst_uart_external_connection_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module crypto_wallet2_nios_inst_uart_external_connection_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.epcs_flash_controller: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design.
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst.sysid: Time stamp will be automatically updated when this component is generated.
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_clk_bfm: Elaborate: altera_clock_source
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_clk_bfm:            $Revision: #1 $
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_clk_bfm:            $Date: 2018/07/18 $
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_reset_bfm: Elaborate: altera_reset_source
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_reset_bfm:            $Revision: #1 $
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_reset_bfm:            $Date: 2018/07/18 $
Info: crypto_wallet2_nios_tb.crypto_wallet2_nios_inst_reset_bfm: Reset is negatively asserted.
Info: crypto_wallet2_nios_tb: Generating crypto_wallet2_nios_tb "crypto_wallet2_nios_tb" for SIM_VERILOG
Info: crypto_wallet2_nios_inst: "crypto_wallet2_nios_tb" instantiated crypto_wallet2_nios "crypto_wallet2_nios_inst"
Info: crypto_wallet2_nios_inst_clk_bfm: "crypto_wallet2_nios_tb" instantiated altera_avalon_clock_source "crypto_wallet2_nios_inst_clk_bfm"
Info: crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm: "crypto_wallet2_nios_tb" instantiated altera_conduit_bfm "crypto_wallet2_nios_inst_epcs_flash_controller_external_bfm"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/verbosity_pkg.sv
Info: crypto_wallet2_nios_inst_po_led_external_connection_bfm: "crypto_wallet2_nios_tb" instantiated altera_conduit_bfm "crypto_wallet2_nios_inst_po_led_external_connection_bfm"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/verbosity_pkg.sv
Info: crypto_wallet2_nios_inst_reset_bfm: "crypto_wallet2_nios_tb" instantiated altera_avalon_reset_source "crypto_wallet2_nios_inst_reset_bfm"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/verbosity_pkg.sv
Info: crypto_wallet2_nios_inst_sdram_wire_bfm: "crypto_wallet2_nios_tb" instantiated altera_conduit_bfm "crypto_wallet2_nios_inst_sdram_wire_bfm"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/verbosity_pkg.sv
Info: crypto_wallet2_nios_inst_uart_external_connection_bfm: "crypto_wallet2_nios_tb" instantiated altera_conduit_bfm "crypto_wallet2_nios_inst_uart_external_connection_bfm"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/verbosity_pkg.sv
Info: cpu: "crypto_wallet2_nios_inst" instantiated altera_nios2_gen2 "cpu"
Info: epcs_flash_controller: Starting RTL generation for module 'crypto_wallet2_nios_epcs_flash_controller'
Info: epcs_flash_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=crypto_wallet2_nios_epcs_flash_controller --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0008_epcs_flash_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0008_epcs_flash_controller_gen//crypto_wallet2_nios_epcs_flash_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0008_epcs_flash_controller_gen/  ]
Info: epcs_flash_controller: Done RTL generation for module 'crypto_wallet2_nios_epcs_flash_controller'
Info: epcs_flash_controller: "crypto_wallet2_nios_inst" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller"
Info: jtag_uart: Starting RTL generation for module 'crypto_wallet2_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=crypto_wallet2_nios_jtag_uart --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0009_jtag_uart_gen//crypto_wallet2_nios_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0009_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'crypto_wallet2_nios_jtag_uart'
Info: jtag_uart: "crypto_wallet2_nios_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'crypto_wallet2_nios_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crypto_wallet2_nios_onchip_memory2 --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0010_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0010_onchip_memory2_gen//crypto_wallet2_nios_onchip_memory2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0010_onchip_memory2_gen/  ]
Info: onchip_memory2: Done RTL generation for module 'crypto_wallet2_nios_onchip_memory2'
Info: onchip_memory2: "crypto_wallet2_nios_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: po_led: Starting RTL generation for module 'crypto_wallet2_nios_po_led'
Info: po_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=crypto_wallet2_nios_po_led --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0011_po_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0011_po_led_gen//crypto_wallet2_nios_po_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0011_po_led_gen/  ]
Info: po_led: Done RTL generation for module 'crypto_wallet2_nios_po_led'
Info: po_led: "crypto_wallet2_nios_inst" instantiated altera_avalon_pio "po_led"
Info: sdram: Starting RTL generation for module 'crypto_wallet2_nios_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=crypto_wallet2_nios_sdram --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0012_sdram_gen//crypto_wallet2_nios_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0012_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'crypto_wallet2_nios_sdram'
Info: sdram: "crypto_wallet2_nios_inst" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid: "crypto_wallet2_nios_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: uart: Starting RTL generation for module 'crypto_wallet2_nios_uart'
Info: uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=crypto_wallet2_nios_uart --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0014_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0014_uart_gen//crypto_wallet2_nios_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0014_uart_gen/  ]
Info: uart: Done RTL generation for module 'crypto_wallet2_nios_uart'
Info: uart: "crypto_wallet2_nios_inst" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "crypto_wallet2_nios_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "crypto_wallet2_nios_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "crypto_wallet2_nios_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'crypto_wallet2_nios_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=crypto_wallet2_nios_cpu_cpu --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0017_cpu_gen//crypto_wallet2_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0017_cpu_gen/  ]
Info: cpu: # 2019.02.07 09:12:39 (*) Starting Nios II generation
Info: cpu: # 2019.02.07 09:12:39 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.07 09:12:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.02.07 09:12:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.07 09:12:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.07 09:12:46 (*)   Plaintext license not found.
Info: cpu: # 2019.02.07 09:12:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.02.07 09:12:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.07 09:12:46 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.07 09:12:48 (*)   Creating 'C:/Users/CLASS2~1/AppData/Local/Temp/alt7934_5536271651155707413.dir/0017_cpu_gen//crypto_wallet2_nios_cpu_cpu_nios2_waves.do'
Info: cpu: # 2019.02.07 09:12:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.07 09:12:48 (*)   Creating plain-text RTL
Info: cpu: # 2019.02.07 09:12:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'crypto_wallet2_nios_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/crypto_wallet2_nios_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: crypto_wallet2_nios_tb: Done "crypto_wallet2_nios_tb" with 44 modules, 75 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios_tb.spd --output-directory=C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\crypto_wallet2_nios_tb.spd --output-directory=C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	42 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/crypto_wallet2_nios/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
