/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p72vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 49791.100000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007210;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007052;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001675;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.965271, 0.980918, 1.001682, 1.036343, 1.095339" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004028 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.183859, 0.201246, 0.224317, 0.262830, 0.328381" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.350929, 0.368316, 0.391387, 0.429899, 0.495450" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.072523, 1.089909, 1.112980, 1.151492, 1.217044" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.072520" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.008770") ;
            }
            fall_power("scalar") {
                values ("0.112086") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.949680") ;
            }
            fall_power("scalar") {
                values ("0.105520") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.979225") ;
            }
            fall_power("scalar") {
                values ("0.108803") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005720") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001824 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280279, 0.296898, 0.319699, 0.365825, 0.445635",\
              "0.263462, 0.280081, 0.302882, 0.349008, 0.428818",\
              "0.243437, 0.260056, 0.282857, 0.328983, 0.408793",\
              "0.208443, 0.225062, 0.247863, 0.293989, 0.373799",\
              "0.155282, 0.171901, 0.194702, 0.240828, 0.320638"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280279, 0.296898, 0.319699, 0.365825, 0.445635",\
              "0.263462, 0.280081, 0.302882, 0.349008, 0.428818",\
              "0.243437, 0.260056, 0.282857, 0.328983, 0.408793",\
              "0.208443, 0.225062, 0.247863, 0.293989, 0.373799",\
              "0.155282, 0.171901, 0.194702, 0.240828, 0.320638"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.147318, 0.139848, 0.129648, 0.112629, 0.088094",\
              "0.171339, 0.163868, 0.153669, 0.136650, 0.112114",\
              "0.202352, 0.194881, 0.184682, 0.167663, 0.143127",\
              "0.255253, 0.247783, 0.237583, 0.220564, 0.196029",\
              "0.343005, 0.335535, 0.325336, 0.308316, 0.283781"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.147318, 0.139848, 0.129648, 0.112629, 0.088094",\
              "0.171339, 0.163868, 0.153669, 0.136650, 0.112114",\
              "0.202352, 0.194881, 0.184682, 0.167663, 0.143127",\
              "0.255253, 0.247783, 0.237583, 0.220564, 0.196029",\
              "0.343005, 0.335535, 0.325336, 0.308316, 0.283781"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003613") ;
            }
            fall_power("scalar") {
                values ("0.003613") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001238 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205514, 0.222376, 0.245029, 0.288286, 0.361311",\
              "0.188306, 0.205168, 0.227821, 0.271078, 0.344103",\
              "0.166311, 0.183173, 0.205827, 0.249084, 0.322108",\
              "0.128484, 0.145346, 0.168000, 0.211257, 0.284281",\
              "0.065815, 0.082677, 0.105330, 0.148587, 0.221611"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205514, 0.222376, 0.245029, 0.288286, 0.361311",\
              "0.188306, 0.205168, 0.227821, 0.271078, 0.344103",\
              "0.166311, 0.183173, 0.205827, 0.249084, 0.322108",\
              "0.128484, 0.145346, 0.168000, 0.211257, 0.284281",\
              "0.065815, 0.082677, 0.105330, 0.148587, 0.221611"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.281919, 0.274906, 0.264679, 0.247791, 0.223450",\
              "0.305939, 0.298927, 0.288699, 0.271812, 0.247470",\
              "0.336953, 0.329940, 0.319712, 0.302825, 0.278483",\
              "0.389854, 0.382841, 0.372614, 0.355726, 0.331384",\
              "0.477606, 0.470594, 0.460366, 0.443479, 0.419137"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.281919, 0.274906, 0.264679, 0.247791, 0.223450",\
              "0.305939, 0.298927, 0.288699, 0.271812, 0.247470",\
              "0.336953, 0.329940, 0.319712, 0.302825, 0.278483",\
              "0.389854, 0.382841, 0.372614, 0.355726, 0.331384",\
              "0.477606, 0.470594, 0.460366, 0.443479, 0.419137"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026739") ;
            }
            fall_power("scalar") {
                values ("0.026739") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001600 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140856, 0.158400, 0.184423, 0.231838, 0.314755",\
              "0.123648, 0.141192, 0.167215, 0.214630, 0.297547",\
              "0.101654, 0.119197, 0.145220, 0.192635, 0.275552",\
              "0.063827, 0.081370, 0.107393, 0.154808, 0.237725",\
              "0.001157, 0.018700, 0.044724, 0.092138, 0.175055"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.140856, 0.158400, 0.184423, 0.231838, 0.314755",\
              "0.123648, 0.141192, 0.167215, 0.214630, 0.297547",\
              "0.101654, 0.119197, 0.145220, 0.192635, 0.275552",\
              "0.063827, 0.081370, 0.107393, 0.154808, 0.237725",\
              "0.001157, 0.018700, 0.044724, 0.092138, 0.175055"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.371018, 0.354273, 0.326971, 0.280568, 0.207648",\
              "0.388175, 0.371431, 0.344129, 0.297725, 0.224805",\
              "0.410327, 0.393583, 0.366281, 0.319878, 0.246958",\
              "0.448114, 0.431370, 0.404068, 0.357664, 0.284744",\
              "0.510794, 0.494050, 0.466748, 0.420344, 0.347425"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.371018, 0.354273, 0.326971, 0.280568, 0.207648",\
              "0.388175, 0.371431, 0.344129, 0.297725, 0.224805",\
              "0.410327, 0.393583, 0.366281, 0.319878, 0.246958",\
              "0.448114, 0.431370, 0.404068, 0.357664, 0.284744",\
              "0.510794, 0.494050, 0.466748, 0.420344, 0.347425"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009671") ;
            }
            fall_power("scalar") {
                values ("0.009671") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001689 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157918, 0.175767, 0.202782, 0.249751, 0.332232",\
              "0.141101, 0.158950, 0.185965, 0.232934, 0.315415",\
              "0.121076, 0.138925, 0.165940, 0.212909, 0.295390",\
              "0.086082, 0.103931, 0.130946, 0.177915, 0.260396",\
              "0.032921, 0.050770, 0.077785, 0.124754, 0.207235"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.157918, 0.175767, 0.202782, 0.249751, 0.332232",\
              "0.141101, 0.158950, 0.185965, 0.232934, 0.315415",\
              "0.121076, 0.138925, 0.165940, 0.212909, 0.295390",\
              "0.086082, 0.103931, 0.130946, 0.177915, 0.260396",\
              "0.032921, 0.050770, 0.077785, 0.124754, 0.207235"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.299765, 0.282786, 0.259745, 0.219741, 0.150356",\
              "0.316923, 0.299943, 0.276902, 0.236898, 0.167514",\
              "0.339075, 0.322095, 0.299055, 0.259051, 0.189666",\
              "0.376861, 0.359882, 0.336841, 0.296837, 0.227453",\
              "0.439542, 0.422562, 0.399522, 0.359517, 0.290133"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.299765, 0.282786, 0.259745, 0.219741, 0.150356",\
              "0.316923, 0.299943, 0.276902, 0.236898, 0.167514",\
              "0.339075, 0.322095, 0.299055, 0.259051, 0.189666",\
              "0.376861, 0.359882, 0.336841, 0.296837, 0.227453",\
              "0.439542, 0.422562, 0.399522, 0.359517, 0.290133"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006681") ;
            }
            fall_power("scalar") {
                values ("0.006681") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004025 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.331249, 0.339819, 0.346461, 0.355208, 0.365061" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.764760, 0.773329, 0.779971, 0.788718, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.764760, 0.773329, 0.779971, 0.788718, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.764760" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.588054") ;
            }
            fall_power("scalar") {
                values ("0.882079") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006210") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001820 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309856, 0.327364, 0.350545, 0.395458, 0.475329",\
              "0.290706, 0.308215, 0.331395, 0.376308, 0.456179",\
              "0.268382, 0.285891, 0.309071, 0.353984, 0.433855",\
              "0.234293, 0.251802, 0.274982, 0.319895, 0.399766",\
              "0.176954, 0.194463, 0.217644, 0.262556, 0.342428"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309856, 0.327364, 0.350545, 0.395458, 0.475329",\
              "0.290706, 0.308215, 0.331395, 0.376308, 0.456179",\
              "0.268382, 0.285891, 0.309071, 0.353984, 0.433855",\
              "0.234293, 0.251802, 0.274982, 0.319895, 0.399766",\
              "0.176954, 0.194463, 0.217644, 0.262556, 0.342428"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141996, 0.134520, 0.124109, 0.107020, 0.082118",\
              "0.153986, 0.146511, 0.136100, 0.119011, 0.094108",\
              "0.163180, 0.155705, 0.145294, 0.128205, 0.103302",\
              "0.175155, 0.167679, 0.157268, 0.140179, 0.115276",\
              "0.189334, 0.181858, 0.171448, 0.154359, 0.129456"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.141996, 0.134520, 0.124109, 0.107020, 0.082118",\
              "0.153986, 0.146511, 0.136100, 0.119011, 0.094108",\
              "0.163180, 0.155705, 0.145294, 0.128205, 0.103302",\
              "0.175155, 0.167679, 0.157268, 0.140179, 0.115276",\
              "0.189334, 0.181858, 0.171448, 0.154359, 0.129456"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004092") ;
            }
            fall_power("scalar") {
                values ("0.004092") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001250 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204543, 0.217055, 0.232751, 0.256519, 0.293491",\
              "0.195961, 0.208474, 0.224169, 0.247938, 0.284909",\
              "0.189409, 0.201921, 0.217617, 0.241385, 0.278357",\
              "0.180824, 0.193337, 0.209032, 0.232801, 0.269773",\
              "0.170729, 0.183241, 0.198937, 0.222705, 0.259677"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204543, 0.217055, 0.232751, 0.256519, 0.293491",\
              "0.195961, 0.208474, 0.224169, 0.247938, 0.284909",\
              "0.189409, 0.201921, 0.217617, 0.241385, 0.278357",\
              "0.180824, 0.193337, 0.209032, 0.232801, 0.269773",\
              "0.170729, 0.183241, 0.198937, 0.222705, 0.259677"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167702, 0.161718, 0.155586, 0.146955, 0.134914",\
              "0.179692, 0.173709, 0.167577, 0.158946, 0.146905",\
              "0.188886, 0.182903, 0.176771, 0.168140, 0.156099",\
              "0.200860, 0.194877, 0.188745, 0.180114, 0.168073",\
              "0.215040, 0.209057, 0.202925, 0.194294, 0.182253"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167702, 0.161718, 0.155586, 0.146955, 0.134914",\
              "0.179692, 0.173709, 0.167577, 0.158946, 0.146905",\
              "0.188886, 0.182903, 0.176771, 0.168140, 0.156099",\
              "0.200860, 0.194877, 0.188745, 0.180114, 0.168073",\
              "0.215040, 0.209057, 0.202925, 0.194294, 0.182253"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026739") ;
            }
            fall_power("scalar") {
                values ("0.026739") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.354247, 0.395699, 0.437929, 0.518055, 0.677714",\
              "0.362816, 0.404268, 0.446499, 0.526625, 0.686283",\
              "0.369458, 0.410911, 0.453141, 0.533268, 0.692925",\
              "0.378205, 0.419657, 0.461888, 0.542014, 0.701672",\
              "0.388058, 0.429511, 0.471741, 0.551867, 0.711525"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.354247, 0.395699, 0.437929, 0.518055, 0.677714",\
              "0.362816, 0.404268, 0.446499, 0.526625, 0.686283",\
              "0.369458, 0.410911, 0.453141, 0.533268, 0.692925",\
              "0.378205, 0.419657, 0.461888, 0.542014, 0.701672",\
              "0.388058, 0.429511, 0.471741, 0.551867, 0.711525"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.213760, 0.239098, 0.265601, 0.315810, 0.416160",\
              "0.221921, 0.247259, 0.273762, 0.323971, 0.424321",\
              "0.228248, 0.253585, 0.280089, 0.330298, 0.430647",\
              "0.236577, 0.261915, 0.288419, 0.338627, 0.438977",\
              "0.245962, 0.271299, 0.297803, 0.348012, 0.448361"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.213760, 0.239098, 0.265601, 0.315810, 0.416160",\
              "0.221921, 0.247259, 0.273762, 0.323971, 0.424321",\
              "0.228248, 0.253585, 0.280089, 0.330298, 0.430647",\
              "0.236577, 0.261915, 0.288419, 0.338627, 0.438977",\
              "0.245962, 0.271299, 0.297803, 0.348012, 0.448361"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027009, 0.087436, 0.160984, 0.305782, 0.607279" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027009, 0.087436, 0.160984, 0.305782, 0.607279" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.016706, 0.058025, 0.106094, 0.202370, 0.395183" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.016706, 0.058025, 0.106094, 0.202370, 0.395183" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003045, 0.003045, 0.003045, 0.003045, 0.003045") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.053200;
  }
  


}   /* cell() */

}   /* library() */

