<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://zikwq.github.io/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/01_AXI4%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/02_AXI4_Lite%E7%9A%84%E8%AF%BB%E5%86%99%E9%80%9A%E9%81%93%E5%92%8C%E4%BB%BF%E7%9C%9F%E4%BB%A3%E7%A0%81%E7%9A%84%E5%AE%9E%E7%8E%B0/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/AD%E5%A4%96%E8%AE%BE%E7%9A%84%E5%8E%9F%E7%90%86/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/DDR3%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E9%AA%8C%E8%AF%81/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/DHT11%E6%B8%A9%E6%B9%BF%E5%BA%A6%E6%98%BE%E7%A4%BA/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/FFT%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/FPGA%E4%B8%8ECPLD%E7%9A%84%E5%8C%BA%E5%88%AB%E4%B8%8E%E8%81%94%E7%B3%BB/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/FPGA%E5%AE%9E%E7%8E%B0CAN%E9%80%9A%E4%BF%A1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDMI%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8%E8%AE%BE%E8%AE%A1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/I2C%E5%8D%8F%E8%AE%AE/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/RAM%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/ROM%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/ROM%E3%80%81RAM%E3%80%81FIFO%E7%9F%A5%E8%AF%86%E7%82%B9%E6%95%B4%E7%90%86%E3%80%81%E5%8C%BA%E5%88%86%E3%80%81%E5%BA%94%E7%94%A8%E6%A1%88%E4%BE%8B/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/RS485%E4%B8%B2%E5%8F%A3%E5%8D%8F%E8%AE%AE/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/SPI%E5%8D%8F%E8%AE%AE/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/TestBench%E7%BC%96%E5%86%99%E6%8A%80%E5%B7%A7/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8--%E5%AD%97%E7%AC%A6%E6%B8%B8%E8%B5%B0/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8%E8%AE%BE%E8%AE%A1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/ZYNQ%E4%BB%8B%E7%BB%8D/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/fpga%E7%9A%84mt9v034%E6%91%84%E5%83%8F%E5%A4%B4%E9%85%8D%E7%BD%AE%E5%8F%8Ahdmi%E6%98%BE%E7%A4%BA%E8%BE%93%E5%87%BA/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E4%B8%BA%E4%BB%80%E4%B9%88FPGA%E7%9A%84%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E4%BC%9A%E5%BB%B6%E6%97%B6%E4%B8%80%E4%B8%AA%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F%EF%BC%8C%E8%80%8C%E5%9C%A8%E6%9F%90%E4%BA%9B%E6%83%85%E5%86%B5%E4%B8%8B%E4%B8%8D%E5%BB%B6%E6%97%B6%E4%B8%80%E4%B8%AA%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F%E5%91%90%EF%BC%9F/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E4%B8%BA%E4%BB%80%E4%B9%88%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E9%9C%80%E8%A6%81%E6%BB%9E%E5%90%8E%E4%B8%80%E4%B8%AA%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E4%BB%A5%E5%A4%AA%E7%BD%91%E9%80%9A%E4%BF%A1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E4%BF%AE%E6%94%B9%E5%9B%BE%E5%83%8F%E6%A0%BC%E5%BC%8F/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E5%9B%9B%E7%A7%8D%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E5%9F%BA%E4%BA%8EROM%E7%9A%84VGA%E5%9B%BE%E5%83%8F%E6%98%BE%E7%A4%BA/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E5%B7%AE%E5%88%86%E5%AF%B9%E5%92%8C%E5%B7%AE%E5%88%86%E4%BF%A1%E5%8F%B7/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%9F%BA%E7%A1%80/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E6%95%B0%E5%AD%97%E7%A4%BA%E6%B3%A2%E5%99%A8%E8%AE%BE%E8%AE%A1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E6%95%B0%E7%A0%81%E7%AE%A1%E5%8A%A8%E6%80%81%E6%98%BE%E7%A4%BA/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E7%94%B5%E8%B7%AF%E7%9A%84%E5%8A%A8%E6%80%81%E7%89%B9%E6%80%A7/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E7%AC%94%E8%AF%95%E9%A2%98%E7%9B%AE%E6%B1%87%E6%80%BB/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E7%AE%80%E6%98%93%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E9%AA%8C%E8%AF%81/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%B0%81%E8%A3%85/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%94%81%E5%AD%98%E5%99%A8%E5%92%8C%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84%E7%90%86%E8%A7%A3%E4%B8%8E%E6%95%B4%E7%90%86/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%AB%98%E9%80%9F%E5%85%89%E9%80%9A%E4%BF%A1%E9%A1%B9%E7%9B%AE/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%AB%98%E9%80%9F%E6%8E%A5%E5%8F%A3%E7%9A%84%E5%AD%A6%E4%B9%A0/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/4-bit_shift_register_and_down_counter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/Counter_with_period_1000/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/FSM_Enable_shift_register/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/FSM_One-hot_logic_equations/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/FSM_Sequence_1101_recognizer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/FSM_The_complete_FSM/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Building_Larger_Circuits/The_complete_timer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/100-bit_binary_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/3-bit_binary_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/4-digit_BCD_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/Adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/Full_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/Half_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Arithmetic_Circuits/Signed_addition_overflow/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/3-bit_population_count/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/7420_chip/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Another_gate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Combine_circuits_A_and_B/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Even_longer_vectors/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/GND/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Gates_and_vectors/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/More_logic_gates/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/NOR/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Ring_or_vibrate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Simple_circuit_A/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Simple_circuit_B/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Thermostat/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Truth_tables/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Two-bit_equality/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Two_gates/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Basic_Gates/Wire/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/3-variable/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/4-variable%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/4-variable%282%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/4-variable/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/K-map_implemented_with_a_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/Karnaugh_map%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/Karnaugh_map/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Karnaugh_Map_to_Circuit/Minimum_SOP_and_POS/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Multiplexers/2-to-1_bus_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Multiplexers/2-to-1_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Multiplexers/256-to-1_4-bit_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Multiplexers/256-to-1_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Combinational_Logic/Multiplexers/9-to-1_multiplexer/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/12-hour_clock/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/4-digit_decimal_counter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Counter_1-12/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Counter_1000/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Decade_counter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Decade_counter_again/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Four-bit_binary_counter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Counters/Slow_decade_counter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Another_FSM/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Design_a_Mealy_FSM/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Design_a_Moore_FSM/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM%282%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM%283%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM%284%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM%285%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM_logic/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM_next-state_logic/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/FSM_one-hot_next-state_logic/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Lemmings_1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Lemmings_2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Lemmings_3/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Lemmings_4/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/One-hot_FSM/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/One-hot_FSM_equations/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/PS2_packet_parser/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/PS2_packet_parser_and_datapath/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Sequence_recognition/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Serial_receiver/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Serial_receiver_and_datapath/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Serial_receiver_with_parity_checking/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Serial_twos_complementer_Mealy/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Serial_twos_complementer_Moore/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_1_async/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_1_sync/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_2_async/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_2_sync/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_3_async/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_FSM_3_sync/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_one-hot_state_transitions_3/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Finite_State_Machines/Simple_state_transitions_3/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Create_circuit_from_truth_table/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF%282%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF%2Bgate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF_with_asynchronous_reset/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF_with_byte_enable/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF_with_reset/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFF_with_reset_value/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/DFFs_and_gates/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/D_Latch/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/D_flip-flop/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/D_flip-flops/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Detect_an_edge/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Detect_both_edges/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Dual-edge_triggered_flip-flop/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Edge_capture_register/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Mux_and_DFF%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Latches_and_Flip-Flops/Mux_and_DFF/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/More_Circuits/Conways_Game_of_Life_16x16/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/More_Circuits/Rule_110/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/More_Circuits/Rule_90/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/3-bit_LFSR/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/3-input_LUT/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/32-bit_LFSR/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/4-bit_shift_register/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/5-bit_LFSR/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/Left-right_arithmetic_shift/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/Left-right_rotator/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/Shift_register%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Circuits/Sequential_Logic/Shift_Registers/Shift_register%282%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Getting_Started/Getting_Started/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Getting_Started/Output_Zero/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit3/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit4/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit5/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Combinational_circuit6/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Sequential_circuit10/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Sequential_circuit7/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Sequential_circuit8/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Build_a_circuit_from_a_simulation_waveform/Sequential_circuit9/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Finding_bugs_in_code/Add_sub/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Finding_bugs_in_code/Case_statement/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Finding_bugs_in_code/Mux%281%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Finding_bugs_in_code/Mux/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Reading%20Simulations/Finding_bugs_in_code/NAND/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Writing_Testbenches/AND_gate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Writing_Testbenches/Clock/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Writing_Testbenches/T_flip-flop/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Writing_Testbenches/Testbench1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verification_Writing_Testbenches/Testbench2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/7458_chip/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/AND_gate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Adder-subtractor/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Adder_1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Adder_2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Always_blocks_%28clocked%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Always_blocks_%28combinational%29/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Avoiding_latches/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Bitwise_operators/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Carry-select_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Case_statement/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Combinational_for-loop_255-bit_population_count/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Combinational_for-loop_Vector_reversal_2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Conditional_ternary_operator/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Connecting_ports_by_name/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Connecting_ports_by_position/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Declaring_wires/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Four-input_gates/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Four_wires/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Generate_for-loop_100-bit_binary_adder_2/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Generate_for-loop_100-digit_BCD_adder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/If_statement/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/If_statement_latches/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Inverter/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Modules/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Modules_and_vectors/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/More_replication/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/NOR_gate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Priority_encoder/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Priority_encoder_with_casez/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Reduction_Even_wider_gates/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Reduction_operators/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Replication_operator/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Simple_wire/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Three_modules/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Vector_concatenation_operator/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Vector_part_select/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Vector_reversal_1/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Vectors/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/Vectors_in_more_detail/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/HDLBits/Verilog_Language/XNOR_gate/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%9D%A2%E8%AF%95%E9%A2%98/59_%E6%A0%B9%E6%8D%AERTL%E5%9B%BE%E7%BC%96%E5%86%99Verilog%E7%A8%8B%E5%BA%8F/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%9D%A2%E8%AF%95%E9%A2%98/60_%E4%BD%BF%E7%94%A8%E6%8F%A1%E6%89%8B%E4%BF%A1%E5%8F%B7%E5%AE%9E%E7%8E%B0%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E6%95%B0%E6%8D%AE%E4%BC%A0%E8%BE%93/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%9D%A2%E8%AF%95%E9%A2%98/IIC%E4%B8%8ESCCB%E5%8D%8F%E8%AE%AE%E7%9A%84%E8%81%94%E7%B3%BB%E5%92%8C%E5%8C%BA%E5%88%AB/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/fpga/%E9%9D%A2%E8%AF%95%E9%A2%98/%E9%9D%A2%E8%AF%95%E5%AE%9E%E6%88%98/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
    <url>
         <loc>https://zikwq.github.io/%E5%8E%9F%E7%90%86%E5%9B%BE%26PCB%E8%AE%BE%E8%AE%A1/%E7%94%B5%E9%98%BB/</loc>
         <lastmod>2025-03-08</lastmod>
    </url>
</urlset>