|kappa3_light
sys_clock => sys_clock.IN2
reset => reset.IN24
clock => clock.IN1
psw_a0 => psw_a0.IN1
psw_a1 => psw_a1.IN1
psw_a2 => psw_a2.IN1
psw_a3 => psw_a3.IN1
psw_a4 => psw_a4.IN1
psw_b0 => psw_b0.IN1
psw_b1 => psw_b1.IN1
psw_b2 => psw_b2.IN1
psw_b3 => psw_b3.IN1
psw_b4 => psw_b4.IN1
psw_c0 => psw_c0.IN1
psw_c1 => psw_c1.IN1
psw_c2 => psw_c2.IN1
psw_c3 => psw_c3.IN1
psw_c4 => psw_c4.IN1
psw_d0 => psw_d0.IN1
psw_d1 => psw_d1.IN1
psw_d2 => psw_d2.IN1
psw_d3 => psw_d3.IN1
psw_d4 => psw_d4.IN1
hex_a[0] => hex_a[0].IN1
hex_a[1] => hex_a[1].IN1
hex_a[2] => hex_a[2].IN1
hex_a[3] => hex_a[3].IN1
hex_b[0] => hex_b[0].IN1
hex_b[1] => hex_b[1].IN1
hex_b[2] => hex_b[2].IN1
hex_b[3] => hex_b[3].IN1
dip_a[0] => dip_a[0].IN1
dip_a[1] => dip_a[1].IN1
dip_a[2] => dip_a[2].IN1
dip_a[3] => dip_a[3].IN1
dip_a[4] => dip_a[4].IN1
dip_a[5] => dip_a[5].IN1
dip_a[6] => dip_a[6].IN1
dip_a[7] => dip_a[7].IN1
dip_b[0] => dip_b[0].IN1
dip_b[1] => dip_b[1].IN1
dip_b[2] => dip_b[2].IN1
dip_b[3] => dip_b[3].IN1
dip_b[4] => dip_b[4].IN1
dip_b[5] => dip_b[5].IN1
dip_b[6] => dip_b[6].IN1
dip_b[7] => dip_b[7].IN1
seg_x[0] << led_driver:led_driver_inst.seg_x
seg_x[1] << led_driver:led_driver_inst.seg_x
seg_x[2] << led_driver:led_driver_inst.seg_x
seg_x[3] << led_driver:led_driver_inst.seg_x
seg_x[4] << led_driver:led_driver_inst.seg_x
seg_x[5] << led_driver:led_driver_inst.seg_x
seg_x[6] << led_driver:led_driver_inst.seg_x
seg_x[7] << led_driver:led_driver_inst.seg_x
sel_x[0] << led_driver:led_driver_inst.sel_x
sel_x[1] << led_driver:led_driver_inst.sel_x
sel_x[2] << led_driver:led_driver_inst.sel_x
sel_x[3] << led_driver:led_driver_inst.sel_x
seg_y[0] << led_driver:led_driver_inst.seg_y
seg_y[1] << led_driver:led_driver_inst.seg_y
seg_y[2] << led_driver:led_driver_inst.seg_y
seg_y[3] << led_driver:led_driver_inst.seg_y
seg_y[4] << led_driver:led_driver_inst.seg_y
seg_y[5] << led_driver:led_driver_inst.seg_y
seg_y[6] << led_driver:led_driver_inst.seg_y
seg_y[7] << led_driver:led_driver_inst.seg_y
sel_y[0] << led_driver:led_driver_inst.sel_y
sel_y[1] << led_driver:led_driver_inst.sel_y
sel_y[2] << led_driver:led_driver_inst.sel_y
sel_y[3] << led_driver:led_driver_inst.sel_y
led_out[0] << debugger:dbg_inst.led_out
led_out[1] << debugger:dbg_inst.led_out
led_out[2] << debugger:dbg_inst.led_out
led_out[3] << debugger:dbg_inst.led_out
led_out[4] << debugger:dbg_inst.led_out
led_out[5] << debugger:dbg_inst.led_out
led_out[6] << debugger:dbg_inst.led_out
led_out[7] << debugger:dbg_inst.led_out
seg_a[0] << led_driver:led_driver_inst.seg_a
seg_a[1] << led_driver:led_driver_inst.seg_a
seg_a[2] << led_driver:led_driver_inst.seg_a
seg_a[3] << led_driver:led_driver_inst.seg_a
seg_a[4] << led_driver:led_driver_inst.seg_a
seg_a[5] << led_driver:led_driver_inst.seg_a
seg_a[6] << led_driver:led_driver_inst.seg_a
seg_a[7] << led_driver:led_driver_inst.seg_a
seg_b[0] << led_driver:led_driver_inst.seg_b
seg_b[1] << led_driver:led_driver_inst.seg_b
seg_b[2] << led_driver:led_driver_inst.seg_b
seg_b[3] << led_driver:led_driver_inst.seg_b
seg_b[4] << led_driver:led_driver_inst.seg_b
seg_b[5] << led_driver:led_driver_inst.seg_b
seg_b[6] << led_driver:led_driver_inst.seg_b
seg_b[7] << led_driver:led_driver_inst.seg_b
seg_c[0] << led_driver:led_driver_inst.seg_c
seg_c[1] << led_driver:led_driver_inst.seg_c
seg_c[2] << led_driver:led_driver_inst.seg_c
seg_c[3] << led_driver:led_driver_inst.seg_c
seg_c[4] << led_driver:led_driver_inst.seg_c
seg_c[5] << led_driver:led_driver_inst.seg_c
seg_c[6] << led_driver:led_driver_inst.seg_c
seg_c[7] << led_driver:led_driver_inst.seg_c
seg_d[0] << led_driver:led_driver_inst.seg_d
seg_d[1] << led_driver:led_driver_inst.seg_d
seg_d[2] << led_driver:led_driver_inst.seg_d
seg_d[3] << led_driver:led_driver_inst.seg_d
seg_d[4] << led_driver:led_driver_inst.seg_d
seg_d[5] << led_driver:led_driver_inst.seg_d
seg_d[6] << led_driver:led_driver_inst.seg_d
seg_d[7] << led_driver:led_driver_inst.seg_d
seg_e[0] << led_driver:led_driver_inst.seg_e
seg_e[1] << led_driver:led_driver_inst.seg_e
seg_e[2] << led_driver:led_driver_inst.seg_e
seg_e[3] << led_driver:led_driver_inst.seg_e
seg_e[4] << led_driver:led_driver_inst.seg_e
seg_e[5] << led_driver:led_driver_inst.seg_e
seg_e[6] << led_driver:led_driver_inst.seg_e
seg_e[7] << led_driver:led_driver_inst.seg_e
seg_f[0] << led_driver:led_driver_inst.seg_f
seg_f[1] << led_driver:led_driver_inst.seg_f
seg_f[2] << led_driver:led_driver_inst.seg_f
seg_f[3] << led_driver:led_driver_inst.seg_f
seg_f[4] << led_driver:led_driver_inst.seg_f
seg_f[5] << led_driver:led_driver_inst.seg_f
seg_f[6] << led_driver:led_driver_inst.seg_f
seg_f[7] << led_driver:led_driver_inst.seg_f
seg_g[0] << led_driver:led_driver_inst.seg_g
seg_g[1] << led_driver:led_driver_inst.seg_g
seg_g[2] << led_driver:led_driver_inst.seg_g
seg_g[3] << led_driver:led_driver_inst.seg_g
seg_g[4] << led_driver:led_driver_inst.seg_g
seg_g[5] << led_driver:led_driver_inst.seg_g
seg_g[6] << led_driver:led_driver_inst.seg_g
seg_g[7] << led_driver:led_driver_inst.seg_g
seg_h[0] << led_driver:led_driver_inst.seg_h
seg_h[1] << led_driver:led_driver_inst.seg_h
seg_h[2] << led_driver:led_driver_inst.seg_h
seg_h[3] << led_driver:led_driver_inst.seg_h
seg_h[4] << led_driver:led_driver_inst.seg_h
seg_h[5] << led_driver:led_driver_inst.seg_h
seg_h[6] << led_driver:led_driver_inst.seg_h
seg_h[7] << led_driver:led_driver_inst.seg_h
sel[0] << led_driver:led_driver_inst.sel
sel[1] << led_driver:led_driver_inst.sel
sel[2] << led_driver:led_driver_inst.sel
sel[3] << led_driver:led_driver_inst.sel
sel[4] << led_driver:led_driver_inst.sel
sel[5] << led_driver:led_driver_inst.sel
sel[6] << led_driver:led_driver_inst.sel
sel[7] << led_driver:led_driver_inst.sel
sel[8] << led_driver:led_driver_inst.sel


|kappa3_light|led_driver:led_driver_inst
sys_clock => rk_state[0].CLK
sys_clock => rk_state[1].CLK
sys_clock => rk_state[2].CLK
sys_clock => rk_state[3].CLK
sys_clock => seg7_state[0].CLK
sys_clock => seg7_state[1].CLK
sys_clock => seg7_state[2].CLK
sys_clock => seg7_state[3].CLK
sys_clock => seg7_state[4].CLK
sys_clock => seg7_state[5].CLK
sys_clock => seg7_state[6].CLK
sys_clock => seg7_state[7].CLK
sys_clock => seg7_state[8].CLK
sys_clock => count[0].CLK
sys_clock => count[1].CLK
sys_clock => count[2].CLK
sys_clock => count[3].CLK
sys_clock => count[4].CLK
sys_clock => count[5].CLK
sys_clock => count[6].CLK
sys_clock => count[7].CLK
sys_clock => count[8].CLK
sys_clock => count[9].CLK
sys_clock => count[10].CLK
sys_clock => count[11].CLK
sys_clock => count[12].CLK
sys_clock => count[13].CLK
sys_clock => count[14].CLK
sys_clock => count[15].CLK
reset => rk_state[0].PRESET
reset => rk_state[1].ACLR
reset => rk_state[2].ACLR
reset => rk_state[3].ACLR
reset => seg7_state[0].PRESET
reset => seg7_state[1].ACLR
reset => seg7_state[2].ACLR
reset => seg7_state[3].ACLR
reset => seg7_state[4].ACLR
reset => seg7_state[5].ACLR
reset => seg7_state[6].ACLR
reset => seg7_state[7].ACLR
reset => seg7_state[8].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
seg7_a[0] => select9.DATAB
seg7_a[1] => select9.DATAB
seg7_a[2] => select9.DATAB
seg7_a[3] => select9.DATAB
seg7_a[4] => select9.DATAB
seg7_a[5] => select9.DATAB
seg7_a[6] => select9.DATAB
seg7_a[7] => select9.DATAB
seg7_a[8] => select9.DATAB
seg7_a[9] => select9.DATAB
seg7_a[10] => select9.DATAB
seg7_a[11] => select9.DATAB
seg7_a[12] => select9.DATAB
seg7_a[13] => select9.DATAB
seg7_a[14] => select9.DATAB
seg7_a[15] => select9.DATAB
seg7_a[16] => select9.DATAB
seg7_a[17] => select9.DATAB
seg7_a[18] => select9.DATAB
seg7_a[19] => select9.DATAB
seg7_a[20] => select9.DATAB
seg7_a[21] => select9.DATAB
seg7_a[22] => select9.DATAB
seg7_a[23] => select9.DATAB
seg7_a[24] => select9.DATAB
seg7_a[25] => select9.DATAB
seg7_a[26] => select9.DATAB
seg7_a[27] => select9.DATAB
seg7_a[28] => select9.DATAB
seg7_a[29] => select9.DATAB
seg7_a[30] => select9.DATAB
seg7_a[31] => select9.DATAB
seg7_a[32] => select9.DATAB
seg7_a[33] => select9.DATAB
seg7_a[34] => select9.DATAB
seg7_a[35] => select9.DATAB
seg7_a[36] => select9.DATAB
seg7_a[37] => select9.DATAB
seg7_a[38] => select9.DATAB
seg7_a[39] => select9.DATAB
seg7_a[40] => select9.DATAB
seg7_a[41] => select9.DATAB
seg7_a[42] => select9.DATAB
seg7_a[43] => select9.DATAB
seg7_a[44] => select9.DATAB
seg7_a[45] => select9.DATAB
seg7_a[46] => select9.DATAB
seg7_a[47] => select9.DATAB
seg7_a[48] => select9.DATAB
seg7_a[49] => select9.DATAB
seg7_a[50] => select9.DATAB
seg7_a[51] => select9.DATAB
seg7_a[52] => select9.DATAB
seg7_a[53] => select9.DATAB
seg7_a[54] => select9.DATAB
seg7_a[55] => select9.DATAB
seg7_a[56] => select9.DATAB
seg7_a[57] => select9.DATAB
seg7_a[58] => select9.DATAB
seg7_a[59] => select9.DATAB
seg7_a[60] => select9.DATAB
seg7_a[61] => select9.DATAB
seg7_a[62] => select9.DATAB
seg7_a[63] => select9.DATAB
seg7_b[0] => select9.DATAB
seg7_b[1] => select9.DATAB
seg7_b[2] => select9.DATAB
seg7_b[3] => select9.DATAB
seg7_b[4] => select9.DATAB
seg7_b[5] => select9.DATAB
seg7_b[6] => select9.DATAB
seg7_b[7] => select9.DATAB
seg7_b[8] => select9.DATAB
seg7_b[9] => select9.DATAB
seg7_b[10] => select9.DATAB
seg7_b[11] => select9.DATAB
seg7_b[12] => select9.DATAB
seg7_b[13] => select9.DATAB
seg7_b[14] => select9.DATAB
seg7_b[15] => select9.DATAB
seg7_b[16] => select9.DATAB
seg7_b[17] => select9.DATAB
seg7_b[18] => select9.DATAB
seg7_b[19] => select9.DATAB
seg7_b[20] => select9.DATAB
seg7_b[21] => select9.DATAB
seg7_b[22] => select9.DATAB
seg7_b[23] => select9.DATAB
seg7_b[24] => select9.DATAB
seg7_b[25] => select9.DATAB
seg7_b[26] => select9.DATAB
seg7_b[27] => select9.DATAB
seg7_b[28] => select9.DATAB
seg7_b[29] => select9.DATAB
seg7_b[30] => select9.DATAB
seg7_b[31] => select9.DATAB
seg7_b[32] => select9.DATAB
seg7_b[33] => select9.DATAB
seg7_b[34] => select9.DATAB
seg7_b[35] => select9.DATAB
seg7_b[36] => select9.DATAB
seg7_b[37] => select9.DATAB
seg7_b[38] => select9.DATAB
seg7_b[39] => select9.DATAB
seg7_b[40] => select9.DATAB
seg7_b[41] => select9.DATAB
seg7_b[42] => select9.DATAB
seg7_b[43] => select9.DATAB
seg7_b[44] => select9.DATAB
seg7_b[45] => select9.DATAB
seg7_b[46] => select9.DATAB
seg7_b[47] => select9.DATAB
seg7_b[48] => select9.DATAB
seg7_b[49] => select9.DATAB
seg7_b[50] => select9.DATAB
seg7_b[51] => select9.DATAB
seg7_b[52] => select9.DATAB
seg7_b[53] => select9.DATAB
seg7_b[54] => select9.DATAB
seg7_b[55] => select9.DATAB
seg7_b[56] => select9.DATAB
seg7_b[57] => select9.DATAB
seg7_b[58] => select9.DATAB
seg7_b[59] => select9.DATAB
seg7_b[60] => select9.DATAB
seg7_b[61] => select9.DATAB
seg7_b[62] => select9.DATAB
seg7_b[63] => select9.DATAB
seg7_c[0] => select9.DATAB
seg7_c[1] => select9.DATAB
seg7_c[2] => select9.DATAB
seg7_c[3] => select9.DATAB
seg7_c[4] => select9.DATAB
seg7_c[5] => select9.DATAB
seg7_c[6] => select9.DATAB
seg7_c[7] => select9.DATAB
seg7_c[8] => select9.DATAB
seg7_c[9] => select9.DATAB
seg7_c[10] => select9.DATAB
seg7_c[11] => select9.DATAB
seg7_c[12] => select9.DATAB
seg7_c[13] => select9.DATAB
seg7_c[14] => select9.DATAB
seg7_c[15] => select9.DATAB
seg7_c[16] => select9.DATAB
seg7_c[17] => select9.DATAB
seg7_c[18] => select9.DATAB
seg7_c[19] => select9.DATAB
seg7_c[20] => select9.DATAB
seg7_c[21] => select9.DATAB
seg7_c[22] => select9.DATAB
seg7_c[23] => select9.DATAB
seg7_c[24] => select9.DATAB
seg7_c[25] => select9.DATAB
seg7_c[26] => select9.DATAB
seg7_c[27] => select9.DATAB
seg7_c[28] => select9.DATAB
seg7_c[29] => select9.DATAB
seg7_c[30] => select9.DATAB
seg7_c[31] => select9.DATAB
seg7_c[32] => select9.DATAB
seg7_c[33] => select9.DATAB
seg7_c[34] => select9.DATAB
seg7_c[35] => select9.DATAB
seg7_c[36] => select9.DATAB
seg7_c[37] => select9.DATAB
seg7_c[38] => select9.DATAB
seg7_c[39] => select9.DATAB
seg7_c[40] => select9.DATAB
seg7_c[41] => select9.DATAB
seg7_c[42] => select9.DATAB
seg7_c[43] => select9.DATAB
seg7_c[44] => select9.DATAB
seg7_c[45] => select9.DATAB
seg7_c[46] => select9.DATAB
seg7_c[47] => select9.DATAB
seg7_c[48] => select9.DATAB
seg7_c[49] => select9.DATAB
seg7_c[50] => select9.DATAB
seg7_c[51] => select9.DATAB
seg7_c[52] => select9.DATAB
seg7_c[53] => select9.DATAB
seg7_c[54] => select9.DATAB
seg7_c[55] => select9.DATAB
seg7_c[56] => select9.DATAB
seg7_c[57] => select9.DATAB
seg7_c[58] => select9.DATAB
seg7_c[59] => select9.DATAB
seg7_c[60] => select9.DATAB
seg7_c[61] => select9.DATAB
seg7_c[62] => select9.DATAB
seg7_c[63] => select9.DATAB
seg7_d[0] => select9.DATAB
seg7_d[1] => select9.DATAB
seg7_d[2] => select9.DATAB
seg7_d[3] => select9.DATAB
seg7_d[4] => select9.DATAB
seg7_d[5] => select9.DATAB
seg7_d[6] => select9.DATAB
seg7_d[7] => select9.DATAB
seg7_d[8] => select9.DATAB
seg7_d[9] => select9.DATAB
seg7_d[10] => select9.DATAB
seg7_d[11] => select9.DATAB
seg7_d[12] => select9.DATAB
seg7_d[13] => select9.DATAB
seg7_d[14] => select9.DATAB
seg7_d[15] => select9.DATAB
seg7_d[16] => select9.DATAB
seg7_d[17] => select9.DATAB
seg7_d[18] => select9.DATAB
seg7_d[19] => select9.DATAB
seg7_d[20] => select9.DATAB
seg7_d[21] => select9.DATAB
seg7_d[22] => select9.DATAB
seg7_d[23] => select9.DATAB
seg7_d[24] => select9.DATAB
seg7_d[25] => select9.DATAB
seg7_d[26] => select9.DATAB
seg7_d[27] => select9.DATAB
seg7_d[28] => select9.DATAB
seg7_d[29] => select9.DATAB
seg7_d[30] => select9.DATAB
seg7_d[31] => select9.DATAB
seg7_d[32] => select9.DATAB
seg7_d[33] => select9.DATAB
seg7_d[34] => select9.DATAB
seg7_d[35] => select9.DATAB
seg7_d[36] => select9.DATAB
seg7_d[37] => select9.DATAB
seg7_d[38] => select9.DATAB
seg7_d[39] => select9.DATAB
seg7_d[40] => select9.DATAB
seg7_d[41] => select9.DATAB
seg7_d[42] => select9.DATAB
seg7_d[43] => select9.DATAB
seg7_d[44] => select9.DATAB
seg7_d[45] => select9.DATAB
seg7_d[46] => select9.DATAB
seg7_d[47] => select9.DATAB
seg7_d[48] => select9.DATAB
seg7_d[49] => select9.DATAB
seg7_d[50] => select9.DATAB
seg7_d[51] => select9.DATAB
seg7_d[52] => select9.DATAB
seg7_d[53] => select9.DATAB
seg7_d[54] => select9.DATAB
seg7_d[55] => select9.DATAB
seg7_d[56] => select9.DATAB
seg7_d[57] => select9.DATAB
seg7_d[58] => select9.DATAB
seg7_d[59] => select9.DATAB
seg7_d[60] => select9.DATAB
seg7_d[61] => select9.DATAB
seg7_d[62] => select9.DATAB
seg7_d[63] => select9.DATAB
seg7_e[0] => select9.DATAB
seg7_e[1] => select9.DATAB
seg7_e[2] => select9.DATAB
seg7_e[3] => select9.DATAB
seg7_e[4] => select9.DATAB
seg7_e[5] => select9.DATAB
seg7_e[6] => select9.DATAB
seg7_e[7] => select9.DATAB
seg7_e[8] => select9.DATAB
seg7_e[9] => select9.DATAB
seg7_e[10] => select9.DATAB
seg7_e[11] => select9.DATAB
seg7_e[12] => select9.DATAB
seg7_e[13] => select9.DATAB
seg7_e[14] => select9.DATAB
seg7_e[15] => select9.DATAB
seg7_e[16] => select9.DATAB
seg7_e[17] => select9.DATAB
seg7_e[18] => select9.DATAB
seg7_e[19] => select9.DATAB
seg7_e[20] => select9.DATAB
seg7_e[21] => select9.DATAB
seg7_e[22] => select9.DATAB
seg7_e[23] => select9.DATAB
seg7_e[24] => select9.DATAB
seg7_e[25] => select9.DATAB
seg7_e[26] => select9.DATAB
seg7_e[27] => select9.DATAB
seg7_e[28] => select9.DATAB
seg7_e[29] => select9.DATAB
seg7_e[30] => select9.DATAB
seg7_e[31] => select9.DATAB
seg7_e[32] => select9.DATAB
seg7_e[33] => select9.DATAB
seg7_e[34] => select9.DATAB
seg7_e[35] => select9.DATAB
seg7_e[36] => select9.DATAB
seg7_e[37] => select9.DATAB
seg7_e[38] => select9.DATAB
seg7_e[39] => select9.DATAB
seg7_e[40] => select9.DATAB
seg7_e[41] => select9.DATAB
seg7_e[42] => select9.DATAB
seg7_e[43] => select9.DATAB
seg7_e[44] => select9.DATAB
seg7_e[45] => select9.DATAB
seg7_e[46] => select9.DATAB
seg7_e[47] => select9.DATAB
seg7_e[48] => select9.DATAB
seg7_e[49] => select9.DATAB
seg7_e[50] => select9.DATAB
seg7_e[51] => select9.DATAB
seg7_e[52] => select9.DATAB
seg7_e[53] => select9.DATAB
seg7_e[54] => select9.DATAB
seg7_e[55] => select9.DATAB
seg7_e[56] => select9.DATAB
seg7_e[57] => select9.DATAB
seg7_e[58] => select9.DATAB
seg7_e[59] => select9.DATAB
seg7_e[60] => select9.DATAB
seg7_e[61] => select9.DATAB
seg7_e[62] => select9.DATAB
seg7_e[63] => select9.DATAB
seg7_f[0] => select9.DATAB
seg7_f[1] => select9.DATAB
seg7_f[2] => select9.DATAB
seg7_f[3] => select9.DATAB
seg7_f[4] => select9.DATAB
seg7_f[5] => select9.DATAB
seg7_f[6] => select9.DATAB
seg7_f[7] => select9.DATAB
seg7_f[8] => select9.DATAB
seg7_f[9] => select9.DATAB
seg7_f[10] => select9.DATAB
seg7_f[11] => select9.DATAB
seg7_f[12] => select9.DATAB
seg7_f[13] => select9.DATAB
seg7_f[14] => select9.DATAB
seg7_f[15] => select9.DATAB
seg7_f[16] => select9.DATAB
seg7_f[17] => select9.DATAB
seg7_f[18] => select9.DATAB
seg7_f[19] => select9.DATAB
seg7_f[20] => select9.DATAB
seg7_f[21] => select9.DATAB
seg7_f[22] => select9.DATAB
seg7_f[23] => select9.DATAB
seg7_f[24] => select9.DATAB
seg7_f[25] => select9.DATAB
seg7_f[26] => select9.DATAB
seg7_f[27] => select9.DATAB
seg7_f[28] => select9.DATAB
seg7_f[29] => select9.DATAB
seg7_f[30] => select9.DATAB
seg7_f[31] => select9.DATAB
seg7_f[32] => select9.DATAB
seg7_f[33] => select9.DATAB
seg7_f[34] => select9.DATAB
seg7_f[35] => select9.DATAB
seg7_f[36] => select9.DATAB
seg7_f[37] => select9.DATAB
seg7_f[38] => select9.DATAB
seg7_f[39] => select9.DATAB
seg7_f[40] => select9.DATAB
seg7_f[41] => select9.DATAB
seg7_f[42] => select9.DATAB
seg7_f[43] => select9.DATAB
seg7_f[44] => select9.DATAB
seg7_f[45] => select9.DATAB
seg7_f[46] => select9.DATAB
seg7_f[47] => select9.DATAB
seg7_f[48] => select9.DATAB
seg7_f[49] => select9.DATAB
seg7_f[50] => select9.DATAB
seg7_f[51] => select9.DATAB
seg7_f[52] => select9.DATAB
seg7_f[53] => select9.DATAB
seg7_f[54] => select9.DATAB
seg7_f[55] => select9.DATAB
seg7_f[56] => select9.DATAB
seg7_f[57] => select9.DATAB
seg7_f[58] => select9.DATAB
seg7_f[59] => select9.DATAB
seg7_f[60] => select9.DATAB
seg7_f[61] => select9.DATAB
seg7_f[62] => select9.DATAB
seg7_f[63] => select9.DATAB
seg7_g[0] => select9.DATAB
seg7_g[1] => select9.DATAB
seg7_g[2] => select9.DATAB
seg7_g[3] => select9.DATAB
seg7_g[4] => select9.DATAB
seg7_g[5] => select9.DATAB
seg7_g[6] => select9.DATAB
seg7_g[7] => select9.DATAB
seg7_g[8] => select9.DATAB
seg7_g[9] => select9.DATAB
seg7_g[10] => select9.DATAB
seg7_g[11] => select9.DATAB
seg7_g[12] => select9.DATAB
seg7_g[13] => select9.DATAB
seg7_g[14] => select9.DATAB
seg7_g[15] => select9.DATAB
seg7_g[16] => select9.DATAB
seg7_g[17] => select9.DATAB
seg7_g[18] => select9.DATAB
seg7_g[19] => select9.DATAB
seg7_g[20] => select9.DATAB
seg7_g[21] => select9.DATAB
seg7_g[22] => select9.DATAB
seg7_g[23] => select9.DATAB
seg7_g[24] => select9.DATAB
seg7_g[25] => select9.DATAB
seg7_g[26] => select9.DATAB
seg7_g[27] => select9.DATAB
seg7_g[28] => select9.DATAB
seg7_g[29] => select9.DATAB
seg7_g[30] => select9.DATAB
seg7_g[31] => select9.DATAB
seg7_g[32] => select9.DATAB
seg7_g[33] => select9.DATAB
seg7_g[34] => select9.DATAB
seg7_g[35] => select9.DATAB
seg7_g[36] => select9.DATAB
seg7_g[37] => select9.DATAB
seg7_g[38] => select9.DATAB
seg7_g[39] => select9.DATAB
seg7_g[40] => select9.DATAB
seg7_g[41] => select9.DATAB
seg7_g[42] => select9.DATAB
seg7_g[43] => select9.DATAB
seg7_g[44] => select9.DATAB
seg7_g[45] => select9.DATAB
seg7_g[46] => select9.DATAB
seg7_g[47] => select9.DATAB
seg7_g[48] => select9.DATAB
seg7_g[49] => select9.DATAB
seg7_g[50] => select9.DATAB
seg7_g[51] => select9.DATAB
seg7_g[52] => select9.DATAB
seg7_g[53] => select9.DATAB
seg7_g[54] => select9.DATAB
seg7_g[55] => select9.DATAB
seg7_g[56] => select9.DATAB
seg7_g[57] => select9.DATAB
seg7_g[58] => select9.DATAB
seg7_g[59] => select9.DATAB
seg7_g[60] => select9.DATAB
seg7_g[61] => select9.DATAB
seg7_g[62] => select9.DATAB
seg7_g[63] => select9.DATAB
seg7_h[0] => select9.DATAB
seg7_h[1] => select9.DATAB
seg7_h[2] => select9.DATAB
seg7_h[3] => select9.DATAB
seg7_h[4] => select9.DATAB
seg7_h[5] => select9.DATAB
seg7_h[6] => select9.DATAB
seg7_h[7] => select9.DATAB
seg7_h[8] => select9.DATAB
seg7_h[9] => select9.DATAB
seg7_h[10] => select9.DATAB
seg7_h[11] => select9.DATAB
seg7_h[12] => select9.DATAB
seg7_h[13] => select9.DATAB
seg7_h[14] => select9.DATAB
seg7_h[15] => select9.DATAB
seg7_h[16] => select9.DATAB
seg7_h[17] => select9.DATAB
seg7_h[18] => select9.DATAB
seg7_h[19] => select9.DATAB
seg7_h[20] => select9.DATAB
seg7_h[21] => select9.DATAB
seg7_h[22] => select9.DATAB
seg7_h[23] => select9.DATAB
seg7_h[24] => select9.DATAB
seg7_h[25] => select9.DATAB
seg7_h[26] => select9.DATAB
seg7_h[27] => select9.DATAB
seg7_h[28] => select9.DATAB
seg7_h[29] => select9.DATAB
seg7_h[30] => select9.DATAB
seg7_h[31] => select9.DATAB
seg7_h[32] => select9.DATAB
seg7_h[33] => select9.DATAB
seg7_h[34] => select9.DATAB
seg7_h[35] => select9.DATAB
seg7_h[36] => select9.DATAB
seg7_h[37] => select9.DATAB
seg7_h[38] => select9.DATAB
seg7_h[39] => select9.DATAB
seg7_h[40] => select9.DATAB
seg7_h[41] => select9.DATAB
seg7_h[42] => select9.DATAB
seg7_h[43] => select9.DATAB
seg7_h[44] => select9.DATAB
seg7_h[45] => select9.DATAB
seg7_h[46] => select9.DATAB
seg7_h[47] => select9.DATAB
seg7_h[48] => select9.DATAB
seg7_h[49] => select9.DATAB
seg7_h[50] => select9.DATAB
seg7_h[51] => select9.DATAB
seg7_h[52] => select9.DATAB
seg7_h[53] => select9.DATAB
seg7_h[54] => select9.DATAB
seg7_h[55] => select9.DATAB
seg7_h[56] => select9.DATAB
seg7_h[57] => select9.DATAB
seg7_h[58] => select9.DATAB
seg7_h[59] => select9.DATAB
seg7_h[60] => select9.DATAB
seg7_h[61] => select9.DATAB
seg7_h[62] => select9.DATAB
seg7_h[63] => select9.DATAB
seg7_dot64[0] => select9.DATAB
seg7_dot64[1] => select9.DATAB
seg7_dot64[2] => select9.DATAB
seg7_dot64[3] => select9.DATAB
seg7_dot64[4] => select9.DATAB
seg7_dot64[5] => select9.DATAB
seg7_dot64[6] => select9.DATAB
seg7_dot64[7] => select9.DATAB
seg7_dot64[8] => select9.DATAB
seg7_dot64[9] => select9.DATAB
seg7_dot64[10] => select9.DATAB
seg7_dot64[11] => select9.DATAB
seg7_dot64[12] => select9.DATAB
seg7_dot64[13] => select9.DATAB
seg7_dot64[14] => select9.DATAB
seg7_dot64[15] => select9.DATAB
seg7_dot64[16] => select9.DATAB
seg7_dot64[17] => select9.DATAB
seg7_dot64[18] => select9.DATAB
seg7_dot64[19] => select9.DATAB
seg7_dot64[20] => select9.DATAB
seg7_dot64[21] => select9.DATAB
seg7_dot64[22] => select9.DATAB
seg7_dot64[23] => select9.DATAB
seg7_dot64[24] => select9.DATAB
seg7_dot64[25] => select9.DATAB
seg7_dot64[26] => select9.DATAB
seg7_dot64[27] => select9.DATAB
seg7_dot64[28] => select9.DATAB
seg7_dot64[29] => select9.DATAB
seg7_dot64[30] => select9.DATAB
seg7_dot64[31] => select9.DATAB
seg7_dot64[32] => select9.DATAB
seg7_dot64[33] => select9.DATAB
seg7_dot64[34] => select9.DATAB
seg7_dot64[35] => select9.DATAB
seg7_dot64[36] => select9.DATAB
seg7_dot64[37] => select9.DATAB
seg7_dot64[38] => select9.DATAB
seg7_dot64[39] => select9.DATAB
seg7_dot64[40] => select9.DATAB
seg7_dot64[41] => select9.DATAB
seg7_dot64[42] => select9.DATAB
seg7_dot64[43] => select9.DATAB
seg7_dot64[44] => select9.DATAB
seg7_dot64[45] => select9.DATAB
seg7_dot64[46] => select9.DATAB
seg7_dot64[47] => select9.DATAB
seg7_dot64[48] => select9.DATAB
seg7_dot64[49] => select9.DATAB
seg7_dot64[50] => select9.DATAB
seg7_dot64[51] => select9.DATAB
seg7_dot64[52] => select9.DATAB
seg7_dot64[53] => select9.DATAB
seg7_dot64[54] => select9.DATAB
seg7_dot64[55] => select9.DATAB
seg7_dot64[56] => select9.DATAB
seg7_dot64[57] => select9.DATAB
seg7_dot64[58] => select9.DATAB
seg7_dot64[59] => select9.DATAB
seg7_dot64[60] => select9.DATAB
seg7_dot64[61] => select9.DATAB
seg7_dot64[62] => select9.DATAB
seg7_dot64[63] => select9.DATAB
rk_a[0] => select4.DATAB
rk_a[1] => select4.DATAB
rk_a[2] => select4.DATAB
rk_a[3] => select4.DATAB
rk_a[4] => select4.DATAB
rk_a[5] => select4.DATAB
rk_a[6] => select4.DATAB
rk_a[7] => select4.DATAB
rk_b[0] => select4.DATAB
rk_b[1] => select4.DATAB
rk_b[2] => select4.DATAB
rk_b[3] => select4.DATAB
rk_b[4] => select4.DATAB
rk_b[5] => select4.DATAB
rk_b[6] => select4.DATAB
rk_b[7] => select4.DATAB
rk_c[0] => select4.DATAB
rk_c[1] => select4.DATAB
rk_c[2] => select4.DATAB
rk_c[3] => select4.DATAB
rk_c[4] => select4.DATAB
rk_c[5] => select4.DATAB
rk_c[6] => select4.DATAB
rk_c[7] => select4.DATAB
rk_d[0] => select4.DATAB
rk_d[1] => select4.DATAB
rk_d[2] => select4.DATAB
rk_d[3] => select4.DATAB
rk_d[4] => select4.DATAB
rk_d[5] => select4.DATAB
rk_d[6] => select4.DATAB
rk_d[7] => select4.DATAB
rk_e[0] => select4.DATAB
rk_e[1] => select4.DATAB
rk_e[2] => select4.DATAB
rk_e[3] => select4.DATAB
rk_e[4] => select4.DATAB
rk_e[5] => select4.DATAB
rk_e[6] => select4.DATAB
rk_e[7] => select4.DATAB
rk_f[0] => select4.DATAB
rk_f[1] => select4.DATAB
rk_f[2] => select4.DATAB
rk_f[3] => select4.DATAB
rk_f[4] => select4.DATAB
rk_f[5] => select4.DATAB
rk_f[6] => select4.DATAB
rk_f[7] => select4.DATAB
rk_g[0] => select4.DATAB
rk_g[1] => select4.DATAB
rk_g[2] => select4.DATAB
rk_g[3] => select4.DATAB
rk_g[4] => select4.DATAB
rk_g[5] => select4.DATAB
rk_g[6] => select4.DATAB
rk_g[7] => select4.DATAB
rk_h[0] => select4.DATAB
rk_h[1] => select4.DATAB
rk_h[2] => select4.DATAB
rk_h[3] => select4.DATAB
rk_h[4] => select4.DATAB
rk_h[5] => select4.DATAB
rk_h[6] => select4.DATAB
rk_h[7] => select4.DATAB
seg_a[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_a[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_b[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_c[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_d[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_e[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_f[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_g[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[0] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[1] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[2] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[3] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[4] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[5] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[6] <= select9.DB_MAX_OUTPUT_PORT_TYPE
seg_h[7] <= select9.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[6] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[7] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[8] <= sel.DB_MAX_OUTPUT_PORT_TYPE
seg_x[0] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[1] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[2] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[3] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[4] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[5] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[6] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_x[7] <= select4.DB_MAX_OUTPUT_PORT_TYPE
sel_x[0] <= rk_state[0].DB_MAX_OUTPUT_PORT_TYPE
sel_x[1] <= rk_state[1].DB_MAX_OUTPUT_PORT_TYPE
sel_x[2] <= rk_state[2].DB_MAX_OUTPUT_PORT_TYPE
sel_x[3] <= rk_state[3].DB_MAX_OUTPUT_PORT_TYPE
seg_y[0] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[1] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[2] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[3] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[4] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[5] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[6] <= select4.DB_MAX_OUTPUT_PORT_TYPE
seg_y[7] <= select4.DB_MAX_OUTPUT_PORT_TYPE
sel_y[0] <= rk_state[0].DB_MAX_OUTPUT_PORT_TYPE
sel_y[1] <= rk_state[1].DB_MAX_OUTPUT_PORT_TYPE
sel_y[2] <= rk_state[2].DB_MAX_OUTPUT_PORT_TYPE
sel_y[3] <= rk_state[3].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_a0
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_a1
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_a2
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_a3
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_a4
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_b0
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_b1
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_b2
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_b3
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_b4
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_c0
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_c1
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_c2
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_c3
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_c4
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_d0
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_d1
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_d2
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_d3
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|syncro:syncro_d4
clock => q2.CLK
clock => q1.CLK
clock => q0.CLK
reset => q2.ACLR
reset => q1.ACLR
reset => q0.ACLR
in => q0.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|keyenc:keyenc_inst
keys[0] => encoder.IN0
keys[0] => Equal0.IN15
keys[0] => encoder.IN0
keys[1] => encoder.IN1
keys[1] => encoder.IN1
keys[1] => Equal0.IN14
keys[2] => encoder.IN1
keys[2] => encoder.IN1
keys[2] => Equal0.IN13
keys[3] => encoder.IN1
keys[3] => encoder.IN1
keys[3] => Equal0.IN12
keys[4] => encoder.IN1
keys[4] => encoder.IN1
keys[4] => Equal0.IN11
keys[5] => encoder.IN1
keys[5] => encoder.IN1
keys[5] => Equal0.IN10
keys[6] => encoder.IN1
keys[6] => encoder.IN1
keys[6] => Equal0.IN9
keys[7] => encoder.IN1
keys[7] => encoder.IN1
keys[7] => Equal0.IN8
keys[8] => encoder.IN1
keys[8] => encoder.IN1
keys[8] => Equal0.IN7
keys[9] => encoder.IN1
keys[9] => encoder.IN1
keys[9] => Equal0.IN6
keys[10] => encoder.IN1
keys[10] => encoder.IN1
keys[10] => Equal0.IN5
keys[11] => encoder.IN1
keys[11] => encoder.IN1
keys[11] => Equal0.IN4
keys[12] => encoder.IN1
keys[12] => encoder.IN1
keys[12] => Equal0.IN3
keys[13] => encoder.IN1
keys[13] => encoder.IN1
keys[13] => Equal0.IN2
keys[14] => encoder.IN1
keys[14] => encoder.IN1
keys[14] => Equal0.IN1
keys[15] => encoder.IN1
keys[15] => Equal0.IN0
key_in <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
key_val[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
key_val[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
key_val[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
key_val[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|keybuf:keybuf_inst
clock => a[0].CLK
clock => a[1].CLK
clock => a[2].CLK
clock => a[3].CLK
clock => a[4].CLK
clock => a[5].CLK
clock => a[6].CLK
clock => a[7].CLK
clock => a[8].CLK
clock => a[9].CLK
clock => a[10].CLK
clock => a[11].CLK
clock => a[12].CLK
clock => a[13].CLK
clock => a[14].CLK
clock => a[15].CLK
clock => a[16].CLK
clock => a[17].CLK
clock => a[18].CLK
clock => a[19].CLK
clock => a[20].CLK
clock => a[21].CLK
clock => a[22].CLK
clock => a[23].CLK
clock => a[24].CLK
clock => a[25].CLK
clock => a[26].CLK
clock => a[27].CLK
clock => a[28].CLK
clock => a[29].CLK
clock => a[30].CLK
clock => a[31].CLK
reset => a[0].ACLR
reset => a[1].ACLR
reset => a[2].ACLR
reset => a[3].ACLR
reset => a[4].ACLR
reset => a[5].ACLR
reset => a[6].ACLR
reset => a[7].ACLR
reset => a[8].ACLR
reset => a[9].ACLR
reset => a[10].ACLR
reset => a[11].ACLR
reset => a[12].ACLR
reset => a[13].ACLR
reset => a[14].ACLR
reset => a[15].ACLR
reset => a[16].ACLR
reset => a[17].ACLR
reset => a[18].ACLR
reset => a[19].ACLR
reset => a[20].ACLR
reset => a[21].ACLR
reset => a[22].ACLR
reset => a[23].ACLR
reset => a[24].ACLR
reset => a[25].ACLR
reset => a[26].ACLR
reset => a[27].ACLR
reset => a[28].ACLR
reset => a[29].ACLR
reset => a[30].ACLR
reset => a[31].ACLR
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_in => a.OUTPUTSELECT
key_val[0] => a.DATAB
key_val[1] => a.DATAB
key_val[2] => a.DATAB
key_val[3] => a.DATAB
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
clear => a.OUTPUTSELECT
out[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst4
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst5
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst6
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|decode_7seg:decode_7seg_inst7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= <GND>
out[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core
clock => clock.IN1
clock2 => clock2.IN6
reset => reset.IN6
run => ~NO_FANOUT~
step_phase => ~NO_FANOUT~
step_inst => ~NO_FANOUT~
cstate[0] <= <GND>
cstate[1] <= <GND>
cstate[2] <= <GND>
cstate[3] <= <GND>
running <= <GND>
dbg_in[0] => dbg_in[0].IN7
dbg_in[1] => dbg_in[1].IN7
dbg_in[2] => dbg_in[2].IN7
dbg_in[3] => dbg_in[3].IN7
dbg_in[4] => dbg_in[4].IN7
dbg_in[5] => dbg_in[5].IN7
dbg_in[6] => dbg_in[6].IN7
dbg_in[7] => dbg_in[7].IN7
dbg_in[8] => dbg_in[8].IN7
dbg_in[9] => dbg_in[9].IN7
dbg_in[10] => dbg_in[10].IN7
dbg_in[11] => dbg_in[11].IN7
dbg_in[12] => dbg_in[12].IN7
dbg_in[13] => dbg_in[13].IN7
dbg_in[14] => dbg_in[14].IN7
dbg_in[15] => dbg_in[15].IN7
dbg_in[16] => dbg_in[16].IN7
dbg_in[17] => dbg_in[17].IN7
dbg_in[18] => dbg_in[18].IN7
dbg_in[19] => dbg_in[19].IN7
dbg_in[20] => dbg_in[20].IN7
dbg_in[21] => dbg_in[21].IN7
dbg_in[22] => dbg_in[22].IN7
dbg_in[23] => dbg_in[23].IN7
dbg_in[24] => dbg_in[24].IN7
dbg_in[25] => dbg_in[25].IN7
dbg_in[26] => dbg_in[26].IN7
dbg_in[27] => dbg_in[27].IN7
dbg_in[28] => dbg_in[28].IN7
dbg_in[29] => dbg_in[29].IN7
dbg_in[30] => dbg_in[30].IN7
dbg_in[31] => dbg_in[31].IN7
dbg_pc_ld => dbg_pc_ld.IN1
dbg_ir_ld => dbg_ir_ld.IN1
dbg_reg_ld => dbg_reg_ld.IN1
dbg_reg_addr[0] => dbg_reg_addr[0].IN1
dbg_reg_addr[1] => dbg_reg_addr[1].IN1
dbg_reg_addr[2] => dbg_reg_addr[2].IN1
dbg_reg_addr[3] => dbg_reg_addr[3].IN1
dbg_reg_addr[4] => dbg_reg_addr[4].IN1
dbg_a_ld => dbg_a_ld.IN1
dbg_b_ld => dbg_b_ld.IN1
dbg_c_ld => dbg_c_ld.IN1
dbg_mem_addr[0] => dbg_mem_addr[0].IN1
dbg_mem_addr[1] => dbg_mem_addr[1].IN1
dbg_mem_addr[2] => dbg_mem_addr[2].IN1
dbg_mem_addr[3] => dbg_mem_addr[3].IN1
dbg_mem_addr[4] => dbg_mem_addr[4].IN1
dbg_mem_addr[5] => dbg_mem_addr[5].IN1
dbg_mem_addr[6] => dbg_mem_addr[6].IN1
dbg_mem_addr[7] => dbg_mem_addr[7].IN1
dbg_mem_addr[8] => dbg_mem_addr[8].IN1
dbg_mem_addr[9] => dbg_mem_addr[9].IN1
dbg_mem_addr[10] => dbg_mem_addr[10].IN1
dbg_mem_addr[11] => dbg_mem_addr[11].IN1
dbg_mem_addr[12] => dbg_mem_addr[12].IN1
dbg_mem_addr[13] => dbg_mem_addr[13].IN1
dbg_mem_addr[14] => dbg_mem_addr[14].IN1
dbg_mem_addr[15] => dbg_mem_addr[15].IN1
dbg_mem_addr[16] => dbg_mem_addr[16].IN1
dbg_mem_addr[17] => dbg_mem_addr[17].IN1
dbg_mem_addr[18] => dbg_mem_addr[18].IN1
dbg_mem_addr[19] => dbg_mem_addr[19].IN1
dbg_mem_addr[20] => dbg_mem_addr[20].IN1
dbg_mem_addr[21] => dbg_mem_addr[21].IN1
dbg_mem_addr[22] => dbg_mem_addr[22].IN1
dbg_mem_addr[23] => dbg_mem_addr[23].IN1
dbg_mem_addr[24] => dbg_mem_addr[24].IN1
dbg_mem_addr[25] => dbg_mem_addr[25].IN1
dbg_mem_addr[26] => dbg_mem_addr[26].IN1
dbg_mem_addr[27] => dbg_mem_addr[27].IN1
dbg_mem_addr[28] => dbg_mem_addr[28].IN1
dbg_mem_addr[29] => dbg_mem_addr[29].IN1
dbg_mem_addr[30] => dbg_mem_addr[30].IN1
dbg_mem_addr[31] => dbg_mem_addr[31].IN1
dbg_mem_read => dbg_mem_read.IN1
dbg_mem_write => dbg_mem_write.IN1
dbg_pc_out[0] <= reg32:pc_inst.out
dbg_pc_out[1] <= reg32:pc_inst.out
dbg_pc_out[2] <= reg32:pc_inst.out
dbg_pc_out[3] <= reg32:pc_inst.out
dbg_pc_out[4] <= reg32:pc_inst.out
dbg_pc_out[5] <= reg32:pc_inst.out
dbg_pc_out[6] <= reg32:pc_inst.out
dbg_pc_out[7] <= reg32:pc_inst.out
dbg_pc_out[8] <= reg32:pc_inst.out
dbg_pc_out[9] <= reg32:pc_inst.out
dbg_pc_out[10] <= reg32:pc_inst.out
dbg_pc_out[11] <= reg32:pc_inst.out
dbg_pc_out[12] <= reg32:pc_inst.out
dbg_pc_out[13] <= reg32:pc_inst.out
dbg_pc_out[14] <= reg32:pc_inst.out
dbg_pc_out[15] <= reg32:pc_inst.out
dbg_pc_out[16] <= reg32:pc_inst.out
dbg_pc_out[17] <= reg32:pc_inst.out
dbg_pc_out[18] <= reg32:pc_inst.out
dbg_pc_out[19] <= reg32:pc_inst.out
dbg_pc_out[20] <= reg32:pc_inst.out
dbg_pc_out[21] <= reg32:pc_inst.out
dbg_pc_out[22] <= reg32:pc_inst.out
dbg_pc_out[23] <= reg32:pc_inst.out
dbg_pc_out[24] <= reg32:pc_inst.out
dbg_pc_out[25] <= reg32:pc_inst.out
dbg_pc_out[26] <= reg32:pc_inst.out
dbg_pc_out[27] <= reg32:pc_inst.out
dbg_pc_out[28] <= reg32:pc_inst.out
dbg_pc_out[29] <= reg32:pc_inst.out
dbg_pc_out[30] <= reg32:pc_inst.out
dbg_pc_out[31] <= reg32:pc_inst.out
dbg_ir_out[0] <= reg32:ir_inst.out
dbg_ir_out[1] <= reg32:ir_inst.out
dbg_ir_out[2] <= reg32:ir_inst.out
dbg_ir_out[3] <= reg32:ir_inst.out
dbg_ir_out[4] <= reg32:ir_inst.out
dbg_ir_out[5] <= reg32:ir_inst.out
dbg_ir_out[6] <= reg32:ir_inst.out
dbg_ir_out[7] <= reg32:ir_inst.out
dbg_ir_out[8] <= reg32:ir_inst.out
dbg_ir_out[9] <= reg32:ir_inst.out
dbg_ir_out[10] <= reg32:ir_inst.out
dbg_ir_out[11] <= reg32:ir_inst.out
dbg_ir_out[12] <= reg32:ir_inst.out
dbg_ir_out[13] <= reg32:ir_inst.out
dbg_ir_out[14] <= reg32:ir_inst.out
dbg_ir_out[15] <= reg32:ir_inst.out
dbg_ir_out[16] <= reg32:ir_inst.out
dbg_ir_out[17] <= reg32:ir_inst.out
dbg_ir_out[18] <= reg32:ir_inst.out
dbg_ir_out[19] <= reg32:ir_inst.out
dbg_ir_out[20] <= reg32:ir_inst.out
dbg_ir_out[21] <= reg32:ir_inst.out
dbg_ir_out[22] <= reg32:ir_inst.out
dbg_ir_out[23] <= reg32:ir_inst.out
dbg_ir_out[24] <= reg32:ir_inst.out
dbg_ir_out[25] <= reg32:ir_inst.out
dbg_ir_out[26] <= reg32:ir_inst.out
dbg_ir_out[27] <= reg32:ir_inst.out
dbg_ir_out[28] <= reg32:ir_inst.out
dbg_ir_out[29] <= reg32:ir_inst.out
dbg_ir_out[30] <= reg32:ir_inst.out
dbg_ir_out[31] <= reg32:ir_inst.out
dbg_reg_out[0] <= regfile:regfile_inst.dbg_out
dbg_reg_out[1] <= regfile:regfile_inst.dbg_out
dbg_reg_out[2] <= regfile:regfile_inst.dbg_out
dbg_reg_out[3] <= regfile:regfile_inst.dbg_out
dbg_reg_out[4] <= regfile:regfile_inst.dbg_out
dbg_reg_out[5] <= regfile:regfile_inst.dbg_out
dbg_reg_out[6] <= regfile:regfile_inst.dbg_out
dbg_reg_out[7] <= regfile:regfile_inst.dbg_out
dbg_reg_out[8] <= regfile:regfile_inst.dbg_out
dbg_reg_out[9] <= regfile:regfile_inst.dbg_out
dbg_reg_out[10] <= regfile:regfile_inst.dbg_out
dbg_reg_out[11] <= regfile:regfile_inst.dbg_out
dbg_reg_out[12] <= regfile:regfile_inst.dbg_out
dbg_reg_out[13] <= regfile:regfile_inst.dbg_out
dbg_reg_out[14] <= regfile:regfile_inst.dbg_out
dbg_reg_out[15] <= regfile:regfile_inst.dbg_out
dbg_reg_out[16] <= regfile:regfile_inst.dbg_out
dbg_reg_out[17] <= regfile:regfile_inst.dbg_out
dbg_reg_out[18] <= regfile:regfile_inst.dbg_out
dbg_reg_out[19] <= regfile:regfile_inst.dbg_out
dbg_reg_out[20] <= regfile:regfile_inst.dbg_out
dbg_reg_out[21] <= regfile:regfile_inst.dbg_out
dbg_reg_out[22] <= regfile:regfile_inst.dbg_out
dbg_reg_out[23] <= regfile:regfile_inst.dbg_out
dbg_reg_out[24] <= regfile:regfile_inst.dbg_out
dbg_reg_out[25] <= regfile:regfile_inst.dbg_out
dbg_reg_out[26] <= regfile:regfile_inst.dbg_out
dbg_reg_out[27] <= regfile:regfile_inst.dbg_out
dbg_reg_out[28] <= regfile:regfile_inst.dbg_out
dbg_reg_out[29] <= regfile:regfile_inst.dbg_out
dbg_reg_out[30] <= regfile:regfile_inst.dbg_out
dbg_reg_out[31] <= regfile:regfile_inst.dbg_out
dbg_a_out[0] <= reg32:areg_inst.out
dbg_a_out[1] <= reg32:areg_inst.out
dbg_a_out[2] <= reg32:areg_inst.out
dbg_a_out[3] <= reg32:areg_inst.out
dbg_a_out[4] <= reg32:areg_inst.out
dbg_a_out[5] <= reg32:areg_inst.out
dbg_a_out[6] <= reg32:areg_inst.out
dbg_a_out[7] <= reg32:areg_inst.out
dbg_a_out[8] <= reg32:areg_inst.out
dbg_a_out[9] <= reg32:areg_inst.out
dbg_a_out[10] <= reg32:areg_inst.out
dbg_a_out[11] <= reg32:areg_inst.out
dbg_a_out[12] <= reg32:areg_inst.out
dbg_a_out[13] <= reg32:areg_inst.out
dbg_a_out[14] <= reg32:areg_inst.out
dbg_a_out[15] <= reg32:areg_inst.out
dbg_a_out[16] <= reg32:areg_inst.out
dbg_a_out[17] <= reg32:areg_inst.out
dbg_a_out[18] <= reg32:areg_inst.out
dbg_a_out[19] <= reg32:areg_inst.out
dbg_a_out[20] <= reg32:areg_inst.out
dbg_a_out[21] <= reg32:areg_inst.out
dbg_a_out[22] <= reg32:areg_inst.out
dbg_a_out[23] <= reg32:areg_inst.out
dbg_a_out[24] <= reg32:areg_inst.out
dbg_a_out[25] <= reg32:areg_inst.out
dbg_a_out[26] <= reg32:areg_inst.out
dbg_a_out[27] <= reg32:areg_inst.out
dbg_a_out[28] <= reg32:areg_inst.out
dbg_a_out[29] <= reg32:areg_inst.out
dbg_a_out[30] <= reg32:areg_inst.out
dbg_a_out[31] <= reg32:areg_inst.out
dbg_b_out[0] <= reg32:breg_inst.out
dbg_b_out[1] <= reg32:breg_inst.out
dbg_b_out[2] <= reg32:breg_inst.out
dbg_b_out[3] <= reg32:breg_inst.out
dbg_b_out[4] <= reg32:breg_inst.out
dbg_b_out[5] <= reg32:breg_inst.out
dbg_b_out[6] <= reg32:breg_inst.out
dbg_b_out[7] <= reg32:breg_inst.out
dbg_b_out[8] <= reg32:breg_inst.out
dbg_b_out[9] <= reg32:breg_inst.out
dbg_b_out[10] <= reg32:breg_inst.out
dbg_b_out[11] <= reg32:breg_inst.out
dbg_b_out[12] <= reg32:breg_inst.out
dbg_b_out[13] <= reg32:breg_inst.out
dbg_b_out[14] <= reg32:breg_inst.out
dbg_b_out[15] <= reg32:breg_inst.out
dbg_b_out[16] <= reg32:breg_inst.out
dbg_b_out[17] <= reg32:breg_inst.out
dbg_b_out[18] <= reg32:breg_inst.out
dbg_b_out[19] <= reg32:breg_inst.out
dbg_b_out[20] <= reg32:breg_inst.out
dbg_b_out[21] <= reg32:breg_inst.out
dbg_b_out[22] <= reg32:breg_inst.out
dbg_b_out[23] <= reg32:breg_inst.out
dbg_b_out[24] <= reg32:breg_inst.out
dbg_b_out[25] <= reg32:breg_inst.out
dbg_b_out[26] <= reg32:breg_inst.out
dbg_b_out[27] <= reg32:breg_inst.out
dbg_b_out[28] <= reg32:breg_inst.out
dbg_b_out[29] <= reg32:breg_inst.out
dbg_b_out[30] <= reg32:breg_inst.out
dbg_b_out[31] <= reg32:breg_inst.out
dbg_c_out[0] <= reg32:creg_inst.out
dbg_c_out[1] <= reg32:creg_inst.out
dbg_c_out[2] <= reg32:creg_inst.out
dbg_c_out[3] <= reg32:creg_inst.out
dbg_c_out[4] <= reg32:creg_inst.out
dbg_c_out[5] <= reg32:creg_inst.out
dbg_c_out[6] <= reg32:creg_inst.out
dbg_c_out[7] <= reg32:creg_inst.out
dbg_c_out[8] <= reg32:creg_inst.out
dbg_c_out[9] <= reg32:creg_inst.out
dbg_c_out[10] <= reg32:creg_inst.out
dbg_c_out[11] <= reg32:creg_inst.out
dbg_c_out[12] <= reg32:creg_inst.out
dbg_c_out[13] <= reg32:creg_inst.out
dbg_c_out[14] <= reg32:creg_inst.out
dbg_c_out[15] <= reg32:creg_inst.out
dbg_c_out[16] <= reg32:creg_inst.out
dbg_c_out[17] <= reg32:creg_inst.out
dbg_c_out[18] <= reg32:creg_inst.out
dbg_c_out[19] <= reg32:creg_inst.out
dbg_c_out[20] <= reg32:creg_inst.out
dbg_c_out[21] <= reg32:creg_inst.out
dbg_c_out[22] <= reg32:creg_inst.out
dbg_c_out[23] <= reg32:creg_inst.out
dbg_c_out[24] <= reg32:creg_inst.out
dbg_c_out[25] <= reg32:creg_inst.out
dbg_c_out[26] <= reg32:creg_inst.out
dbg_c_out[27] <= reg32:creg_inst.out
dbg_c_out[28] <= reg32:creg_inst.out
dbg_c_out[29] <= reg32:creg_inst.out
dbg_c_out[30] <= reg32:creg_inst.out
dbg_c_out[31] <= reg32:creg_inst.out
dbg_mem_out[0] <= memory:mem_inst.dbg_out
dbg_mem_out[1] <= memory:mem_inst.dbg_out
dbg_mem_out[2] <= memory:mem_inst.dbg_out
dbg_mem_out[3] <= memory:mem_inst.dbg_out
dbg_mem_out[4] <= memory:mem_inst.dbg_out
dbg_mem_out[5] <= memory:mem_inst.dbg_out
dbg_mem_out[6] <= memory:mem_inst.dbg_out
dbg_mem_out[7] <= memory:mem_inst.dbg_out
dbg_mem_out[8] <= memory:mem_inst.dbg_out
dbg_mem_out[9] <= memory:mem_inst.dbg_out
dbg_mem_out[10] <= memory:mem_inst.dbg_out
dbg_mem_out[11] <= memory:mem_inst.dbg_out
dbg_mem_out[12] <= memory:mem_inst.dbg_out
dbg_mem_out[13] <= memory:mem_inst.dbg_out
dbg_mem_out[14] <= memory:mem_inst.dbg_out
dbg_mem_out[15] <= memory:mem_inst.dbg_out
dbg_mem_out[16] <= memory:mem_inst.dbg_out
dbg_mem_out[17] <= memory:mem_inst.dbg_out
dbg_mem_out[18] <= memory:mem_inst.dbg_out
dbg_mem_out[19] <= memory:mem_inst.dbg_out
dbg_mem_out[20] <= memory:mem_inst.dbg_out
dbg_mem_out[21] <= memory:mem_inst.dbg_out
dbg_mem_out[22] <= memory:mem_inst.dbg_out
dbg_mem_out[23] <= memory:mem_inst.dbg_out
dbg_mem_out[24] <= memory:mem_inst.dbg_out
dbg_mem_out[25] <= memory:mem_inst.dbg_out
dbg_mem_out[26] <= memory:mem_inst.dbg_out
dbg_mem_out[27] <= memory:mem_inst.dbg_out
dbg_mem_out[28] <= memory:mem_inst.dbg_out
dbg_mem_out[29] <= memory:mem_inst.dbg_out
dbg_mem_out[30] <= memory:mem_inst.dbg_out
dbg_mem_out[31] <= memory:mem_inst.dbg_out


|kappa3_light|kappa3_light_core:kapp3_light_core|reg32:pc_inst
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB
ld => always0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => out.DATAB
dbg_in[1] => out.DATAB
dbg_in[2] => out.DATAB
dbg_in[3] => out.DATAB
dbg_in[4] => out.DATAB
dbg_in[5] => out.DATAB
dbg_in[6] => out.DATAB
dbg_in[7] => out.DATAB
dbg_in[8] => out.DATAB
dbg_in[9] => out.DATAB
dbg_in[10] => out.DATAB
dbg_in[11] => out.DATAB
dbg_in[12] => out.DATAB
dbg_in[13] => out.DATAB
dbg_in[14] => out.DATAB
dbg_in[15] => out.DATAB
dbg_in[16] => out.DATAB
dbg_in[17] => out.DATAB
dbg_in[18] => out.DATAB
dbg_in[19] => out.DATAB
dbg_in[20] => out.DATAB
dbg_in[21] => out.DATAB
dbg_in[22] => out.DATAB
dbg_in[23] => out.DATAB
dbg_in[24] => out.DATAB
dbg_in[25] => out.DATAB
dbg_in[26] => out.DATAB
dbg_in[27] => out.DATAB
dbg_in[28] => out.DATAB
dbg_in[29] => out.DATAB
dbg_in[30] => out.DATAB
dbg_in[31] => out.DATAB
dbg_ld => always0.IN1


|kappa3_light|kappa3_light_core:kapp3_light_core|reg32:ir_inst
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB
ld => always0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => out.DATAB
dbg_in[1] => out.DATAB
dbg_in[2] => out.DATAB
dbg_in[3] => out.DATAB
dbg_in[4] => out.DATAB
dbg_in[5] => out.DATAB
dbg_in[6] => out.DATAB
dbg_in[7] => out.DATAB
dbg_in[8] => out.DATAB
dbg_in[9] => out.DATAB
dbg_in[10] => out.DATAB
dbg_in[11] => out.DATAB
dbg_in[12] => out.DATAB
dbg_in[13] => out.DATAB
dbg_in[14] => out.DATAB
dbg_in[15] => out.DATAB
dbg_in[16] => out.DATAB
dbg_in[17] => out.DATAB
dbg_in[18] => out.DATAB
dbg_in[19] => out.DATAB
dbg_in[20] => out.DATAB
dbg_in[21] => out.DATAB
dbg_in[22] => out.DATAB
dbg_in[23] => out.DATAB
dbg_in[24] => out.DATAB
dbg_in[25] => out.DATAB
dbg_in[26] => out.DATAB
dbg_in[27] => out.DATAB
dbg_in[28] => out.DATAB
dbg_in[29] => out.DATAB
dbg_in[30] => out.DATAB
dbg_in[31] => out.DATAB
dbg_ld => always0.IN1


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst
clock => clock.IN1
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => Equal0.IN15
address[17] => Equal0.IN14
address[18] => Equal0.IN13
address[19] => Equal0.IN12
address[20] => Equal0.IN11
address[21] => Equal0.IN10
address[22] => Equal0.IN9
address[23] => Equal0.IN8
address[24] => Equal0.IN7
address[25] => Equal0.IN6
address[26] => Equal0.IN5
address[27] => Equal0.IN4
address[28] => Equal0.IN0
address[29] => Equal0.IN3
address[30] => Equal0.IN2
address[31] => Equal0.IN1
read => ~NO_FANOUT~
write => comb.IN1
wrdata[0] => wrdata[0].IN1
wrdata[1] => wrdata[1].IN1
wrdata[2] => wrdata[2].IN1
wrdata[3] => wrdata[3].IN1
wrdata[4] => wrdata[4].IN1
wrdata[5] => wrdata[5].IN1
wrdata[6] => wrdata[6].IN1
wrdata[7] => wrdata[7].IN1
wrdata[8] => wrdata[8].IN1
wrdata[9] => wrdata[9].IN1
wrdata[10] => wrdata[10].IN1
wrdata[11] => wrdata[11].IN1
wrdata[12] => wrdata[12].IN1
wrdata[13] => wrdata[13].IN1
wrdata[14] => wrdata[14].IN1
wrdata[15] => wrdata[15].IN1
wrdata[16] => wrdata[16].IN1
wrdata[17] => wrdata[17].IN1
wrdata[18] => wrdata[18].IN1
wrdata[19] => wrdata[19].IN1
wrdata[20] => wrdata[20].IN1
wrdata[21] => wrdata[21].IN1
wrdata[22] => wrdata[22].IN1
wrdata[23] => wrdata[23].IN1
wrdata[24] => wrdata[24].IN1
wrdata[25] => wrdata[25].IN1
wrdata[26] => wrdata[26].IN1
wrdata[27] => wrdata[27].IN1
wrdata[28] => wrdata[28].IN1
wrdata[29] => wrdata[29].IN1
wrdata[30] => wrdata[30].IN1
wrdata[31] => wrdata[31].IN1
wrbits[0] => wrbits[0].IN1
wrbits[1] => wrbits[1].IN1
wrbits[2] => wrbits[2].IN1
wrbits[3] => wrbits[3].IN1
rddata[0] <= mem64kd:mem.q_a
rddata[1] <= mem64kd:mem.q_a
rddata[2] <= mem64kd:mem.q_a
rddata[3] <= mem64kd:mem.q_a
rddata[4] <= mem64kd:mem.q_a
rddata[5] <= mem64kd:mem.q_a
rddata[6] <= mem64kd:mem.q_a
rddata[7] <= mem64kd:mem.q_a
rddata[8] <= mem64kd:mem.q_a
rddata[9] <= mem64kd:mem.q_a
rddata[10] <= mem64kd:mem.q_a
rddata[11] <= mem64kd:mem.q_a
rddata[12] <= mem64kd:mem.q_a
rddata[13] <= mem64kd:mem.q_a
rddata[14] <= mem64kd:mem.q_a
rddata[15] <= mem64kd:mem.q_a
rddata[16] <= mem64kd:mem.q_a
rddata[17] <= mem64kd:mem.q_a
rddata[18] <= mem64kd:mem.q_a
rddata[19] <= mem64kd:mem.q_a
rddata[20] <= mem64kd:mem.q_a
rddata[21] <= mem64kd:mem.q_a
rddata[22] <= mem64kd:mem.q_a
rddata[23] <= mem64kd:mem.q_a
rddata[24] <= mem64kd:mem.q_a
rddata[25] <= mem64kd:mem.q_a
rddata[26] <= mem64kd:mem.q_a
rddata[27] <= mem64kd:mem.q_a
rddata[28] <= mem64kd:mem.q_a
rddata[29] <= mem64kd:mem.q_a
rddata[30] <= mem64kd:mem.q_a
rddata[31] <= mem64kd:mem.q_a
dbg_address[0] => ~NO_FANOUT~
dbg_address[1] => ~NO_FANOUT~
dbg_address[2] => dbg_address[2].IN1
dbg_address[3] => dbg_address[3].IN1
dbg_address[4] => dbg_address[4].IN1
dbg_address[5] => dbg_address[5].IN1
dbg_address[6] => dbg_address[6].IN1
dbg_address[7] => dbg_address[7].IN1
dbg_address[8] => dbg_address[8].IN1
dbg_address[9] => dbg_address[9].IN1
dbg_address[10] => dbg_address[10].IN1
dbg_address[11] => dbg_address[11].IN1
dbg_address[12] => dbg_address[12].IN1
dbg_address[13] => dbg_address[13].IN1
dbg_address[14] => dbg_address[14].IN1
dbg_address[15] => dbg_address[15].IN1
dbg_address[16] => Equal1.IN15
dbg_address[17] => Equal1.IN14
dbg_address[18] => Equal1.IN13
dbg_address[19] => Equal1.IN12
dbg_address[20] => Equal1.IN11
dbg_address[21] => Equal1.IN10
dbg_address[22] => Equal1.IN9
dbg_address[23] => Equal1.IN8
dbg_address[24] => Equal1.IN7
dbg_address[25] => Equal1.IN6
dbg_address[26] => Equal1.IN5
dbg_address[27] => Equal1.IN4
dbg_address[28] => Equal1.IN0
dbg_address[29] => Equal1.IN3
dbg_address[30] => Equal1.IN2
dbg_address[31] => Equal1.IN1
dbg_read => ~NO_FANOUT~
dbg_write => comb.IN1
dbg_in[0] => dbg_in[0].IN1
dbg_in[1] => dbg_in[1].IN1
dbg_in[2] => dbg_in[2].IN1
dbg_in[3] => dbg_in[3].IN1
dbg_in[4] => dbg_in[4].IN1
dbg_in[5] => dbg_in[5].IN1
dbg_in[6] => dbg_in[6].IN1
dbg_in[7] => dbg_in[7].IN1
dbg_in[8] => dbg_in[8].IN1
dbg_in[9] => dbg_in[9].IN1
dbg_in[10] => dbg_in[10].IN1
dbg_in[11] => dbg_in[11].IN1
dbg_in[12] => dbg_in[12].IN1
dbg_in[13] => dbg_in[13].IN1
dbg_in[14] => dbg_in[14].IN1
dbg_in[15] => dbg_in[15].IN1
dbg_in[16] => dbg_in[16].IN1
dbg_in[17] => dbg_in[17].IN1
dbg_in[18] => dbg_in[18].IN1
dbg_in[19] => dbg_in[19].IN1
dbg_in[20] => dbg_in[20].IN1
dbg_in[21] => dbg_in[21].IN1
dbg_in[22] => dbg_in[22].IN1
dbg_in[23] => dbg_in[23].IN1
dbg_in[24] => dbg_in[24].IN1
dbg_in[25] => dbg_in[25].IN1
dbg_in[26] => dbg_in[26].IN1
dbg_in[27] => dbg_in[27].IN1
dbg_in[28] => dbg_in[28].IN1
dbg_in[29] => dbg_in[29].IN1
dbg_in[30] => dbg_in[30].IN1
dbg_in[31] => dbg_in[31].IN1
dbg_out[0] <= mem64kd:mem.q_b
dbg_out[1] <= mem64kd:mem.q_b
dbg_out[2] <= mem64kd:mem.q_b
dbg_out[3] <= mem64kd:mem.q_b
dbg_out[4] <= mem64kd:mem.q_b
dbg_out[5] <= mem64kd:mem.q_b
dbg_out[6] <= mem64kd:mem.q_b
dbg_out[7] <= mem64kd:mem.q_b
dbg_out[8] <= mem64kd:mem.q_b
dbg_out[9] <= mem64kd:mem.q_b
dbg_out[10] <= mem64kd:mem.q_b
dbg_out[11] <= mem64kd:mem.q_b
dbg_out[12] <= mem64kd:mem.q_b
dbg_out[13] <= mem64kd:mem.q_b
dbg_out[14] <= mem64kd:mem.q_b
dbg_out[15] <= mem64kd:mem.q_b
dbg_out[16] <= mem64kd:mem.q_b
dbg_out[17] <= mem64kd:mem.q_b
dbg_out[18] <= mem64kd:mem.q_b
dbg_out[19] <= mem64kd:mem.q_b
dbg_out[20] <= mem64kd:mem.q_b
dbg_out[21] <= mem64kd:mem.q_b
dbg_out[22] <= mem64kd:mem.q_b
dbg_out[23] <= mem64kd:mem.q_b
dbg_out[24] <= mem64kd:mem.q_b
dbg_out[25] <= mem64kd:mem.q_b
dbg_out[26] <= mem64kd:mem.q_b
dbg_out[27] <= mem64kd:mem.q_b
dbg_out[28] <= mem64kd:mem.q_b
dbg_out[29] <= mem64kd:mem.q_b
dbg_out[30] <= mem64kd:mem.q_b
dbg_out[31] <= mem64kd:mem.q_b


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component
wren_a => altsyncram_p0k2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_p0k2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p0k2:auto_generated.data_a[0]
data_a[1] => altsyncram_p0k2:auto_generated.data_a[1]
data_a[2] => altsyncram_p0k2:auto_generated.data_a[2]
data_a[3] => altsyncram_p0k2:auto_generated.data_a[3]
data_a[4] => altsyncram_p0k2:auto_generated.data_a[4]
data_a[5] => altsyncram_p0k2:auto_generated.data_a[5]
data_a[6] => altsyncram_p0k2:auto_generated.data_a[6]
data_a[7] => altsyncram_p0k2:auto_generated.data_a[7]
data_a[8] => altsyncram_p0k2:auto_generated.data_a[8]
data_a[9] => altsyncram_p0k2:auto_generated.data_a[9]
data_a[10] => altsyncram_p0k2:auto_generated.data_a[10]
data_a[11] => altsyncram_p0k2:auto_generated.data_a[11]
data_a[12] => altsyncram_p0k2:auto_generated.data_a[12]
data_a[13] => altsyncram_p0k2:auto_generated.data_a[13]
data_a[14] => altsyncram_p0k2:auto_generated.data_a[14]
data_a[15] => altsyncram_p0k2:auto_generated.data_a[15]
data_a[16] => altsyncram_p0k2:auto_generated.data_a[16]
data_a[17] => altsyncram_p0k2:auto_generated.data_a[17]
data_a[18] => altsyncram_p0k2:auto_generated.data_a[18]
data_a[19] => altsyncram_p0k2:auto_generated.data_a[19]
data_a[20] => altsyncram_p0k2:auto_generated.data_a[20]
data_a[21] => altsyncram_p0k2:auto_generated.data_a[21]
data_a[22] => altsyncram_p0k2:auto_generated.data_a[22]
data_a[23] => altsyncram_p0k2:auto_generated.data_a[23]
data_a[24] => altsyncram_p0k2:auto_generated.data_a[24]
data_a[25] => altsyncram_p0k2:auto_generated.data_a[25]
data_a[26] => altsyncram_p0k2:auto_generated.data_a[26]
data_a[27] => altsyncram_p0k2:auto_generated.data_a[27]
data_a[28] => altsyncram_p0k2:auto_generated.data_a[28]
data_a[29] => altsyncram_p0k2:auto_generated.data_a[29]
data_a[30] => altsyncram_p0k2:auto_generated.data_a[30]
data_a[31] => altsyncram_p0k2:auto_generated.data_a[31]
data_b[0] => altsyncram_p0k2:auto_generated.data_b[0]
data_b[1] => altsyncram_p0k2:auto_generated.data_b[1]
data_b[2] => altsyncram_p0k2:auto_generated.data_b[2]
data_b[3] => altsyncram_p0k2:auto_generated.data_b[3]
data_b[4] => altsyncram_p0k2:auto_generated.data_b[4]
data_b[5] => altsyncram_p0k2:auto_generated.data_b[5]
data_b[6] => altsyncram_p0k2:auto_generated.data_b[6]
data_b[7] => altsyncram_p0k2:auto_generated.data_b[7]
data_b[8] => altsyncram_p0k2:auto_generated.data_b[8]
data_b[9] => altsyncram_p0k2:auto_generated.data_b[9]
data_b[10] => altsyncram_p0k2:auto_generated.data_b[10]
data_b[11] => altsyncram_p0k2:auto_generated.data_b[11]
data_b[12] => altsyncram_p0k2:auto_generated.data_b[12]
data_b[13] => altsyncram_p0k2:auto_generated.data_b[13]
data_b[14] => altsyncram_p0k2:auto_generated.data_b[14]
data_b[15] => altsyncram_p0k2:auto_generated.data_b[15]
data_b[16] => altsyncram_p0k2:auto_generated.data_b[16]
data_b[17] => altsyncram_p0k2:auto_generated.data_b[17]
data_b[18] => altsyncram_p0k2:auto_generated.data_b[18]
data_b[19] => altsyncram_p0k2:auto_generated.data_b[19]
data_b[20] => altsyncram_p0k2:auto_generated.data_b[20]
data_b[21] => altsyncram_p0k2:auto_generated.data_b[21]
data_b[22] => altsyncram_p0k2:auto_generated.data_b[22]
data_b[23] => altsyncram_p0k2:auto_generated.data_b[23]
data_b[24] => altsyncram_p0k2:auto_generated.data_b[24]
data_b[25] => altsyncram_p0k2:auto_generated.data_b[25]
data_b[26] => altsyncram_p0k2:auto_generated.data_b[26]
data_b[27] => altsyncram_p0k2:auto_generated.data_b[27]
data_b[28] => altsyncram_p0k2:auto_generated.data_b[28]
data_b[29] => altsyncram_p0k2:auto_generated.data_b[29]
data_b[30] => altsyncram_p0k2:auto_generated.data_b[30]
data_b[31] => altsyncram_p0k2:auto_generated.data_b[31]
address_a[0] => altsyncram_p0k2:auto_generated.address_a[0]
address_a[1] => altsyncram_p0k2:auto_generated.address_a[1]
address_a[2] => altsyncram_p0k2:auto_generated.address_a[2]
address_a[3] => altsyncram_p0k2:auto_generated.address_a[3]
address_a[4] => altsyncram_p0k2:auto_generated.address_a[4]
address_a[5] => altsyncram_p0k2:auto_generated.address_a[5]
address_a[6] => altsyncram_p0k2:auto_generated.address_a[6]
address_a[7] => altsyncram_p0k2:auto_generated.address_a[7]
address_a[8] => altsyncram_p0k2:auto_generated.address_a[8]
address_a[9] => altsyncram_p0k2:auto_generated.address_a[9]
address_a[10] => altsyncram_p0k2:auto_generated.address_a[10]
address_a[11] => altsyncram_p0k2:auto_generated.address_a[11]
address_a[12] => altsyncram_p0k2:auto_generated.address_a[12]
address_a[13] => altsyncram_p0k2:auto_generated.address_a[13]
address_b[0] => altsyncram_p0k2:auto_generated.address_b[0]
address_b[1] => altsyncram_p0k2:auto_generated.address_b[1]
address_b[2] => altsyncram_p0k2:auto_generated.address_b[2]
address_b[3] => altsyncram_p0k2:auto_generated.address_b[3]
address_b[4] => altsyncram_p0k2:auto_generated.address_b[4]
address_b[5] => altsyncram_p0k2:auto_generated.address_b[5]
address_b[6] => altsyncram_p0k2:auto_generated.address_b[6]
address_b[7] => altsyncram_p0k2:auto_generated.address_b[7]
address_b[8] => altsyncram_p0k2:auto_generated.address_b[8]
address_b[9] => altsyncram_p0k2:auto_generated.address_b[9]
address_b[10] => altsyncram_p0k2:auto_generated.address_b[10]
address_b[11] => altsyncram_p0k2:auto_generated.address_b[11]
address_b[12] => altsyncram_p0k2:auto_generated.address_b[12]
address_b[13] => altsyncram_p0k2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p0k2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_p0k2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_p0k2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_p0k2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_p0k2:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p0k2:auto_generated.q_a[0]
q_a[1] <= altsyncram_p0k2:auto_generated.q_a[1]
q_a[2] <= altsyncram_p0k2:auto_generated.q_a[2]
q_a[3] <= altsyncram_p0k2:auto_generated.q_a[3]
q_a[4] <= altsyncram_p0k2:auto_generated.q_a[4]
q_a[5] <= altsyncram_p0k2:auto_generated.q_a[5]
q_a[6] <= altsyncram_p0k2:auto_generated.q_a[6]
q_a[7] <= altsyncram_p0k2:auto_generated.q_a[7]
q_a[8] <= altsyncram_p0k2:auto_generated.q_a[8]
q_a[9] <= altsyncram_p0k2:auto_generated.q_a[9]
q_a[10] <= altsyncram_p0k2:auto_generated.q_a[10]
q_a[11] <= altsyncram_p0k2:auto_generated.q_a[11]
q_a[12] <= altsyncram_p0k2:auto_generated.q_a[12]
q_a[13] <= altsyncram_p0k2:auto_generated.q_a[13]
q_a[14] <= altsyncram_p0k2:auto_generated.q_a[14]
q_a[15] <= altsyncram_p0k2:auto_generated.q_a[15]
q_a[16] <= altsyncram_p0k2:auto_generated.q_a[16]
q_a[17] <= altsyncram_p0k2:auto_generated.q_a[17]
q_a[18] <= altsyncram_p0k2:auto_generated.q_a[18]
q_a[19] <= altsyncram_p0k2:auto_generated.q_a[19]
q_a[20] <= altsyncram_p0k2:auto_generated.q_a[20]
q_a[21] <= altsyncram_p0k2:auto_generated.q_a[21]
q_a[22] <= altsyncram_p0k2:auto_generated.q_a[22]
q_a[23] <= altsyncram_p0k2:auto_generated.q_a[23]
q_a[24] <= altsyncram_p0k2:auto_generated.q_a[24]
q_a[25] <= altsyncram_p0k2:auto_generated.q_a[25]
q_a[26] <= altsyncram_p0k2:auto_generated.q_a[26]
q_a[27] <= altsyncram_p0k2:auto_generated.q_a[27]
q_a[28] <= altsyncram_p0k2:auto_generated.q_a[28]
q_a[29] <= altsyncram_p0k2:auto_generated.q_a[29]
q_a[30] <= altsyncram_p0k2:auto_generated.q_a[30]
q_a[31] <= altsyncram_p0k2:auto_generated.q_a[31]
q_b[0] <= altsyncram_p0k2:auto_generated.q_b[0]
q_b[1] <= altsyncram_p0k2:auto_generated.q_b[1]
q_b[2] <= altsyncram_p0k2:auto_generated.q_b[2]
q_b[3] <= altsyncram_p0k2:auto_generated.q_b[3]
q_b[4] <= altsyncram_p0k2:auto_generated.q_b[4]
q_b[5] <= altsyncram_p0k2:auto_generated.q_b[5]
q_b[6] <= altsyncram_p0k2:auto_generated.q_b[6]
q_b[7] <= altsyncram_p0k2:auto_generated.q_b[7]
q_b[8] <= altsyncram_p0k2:auto_generated.q_b[8]
q_b[9] <= altsyncram_p0k2:auto_generated.q_b[9]
q_b[10] <= altsyncram_p0k2:auto_generated.q_b[10]
q_b[11] <= altsyncram_p0k2:auto_generated.q_b[11]
q_b[12] <= altsyncram_p0k2:auto_generated.q_b[12]
q_b[13] <= altsyncram_p0k2:auto_generated.q_b[13]
q_b[14] <= altsyncram_p0k2:auto_generated.q_b[14]
q_b[15] <= altsyncram_p0k2:auto_generated.q_b[15]
q_b[16] <= altsyncram_p0k2:auto_generated.q_b[16]
q_b[17] <= altsyncram_p0k2:auto_generated.q_b[17]
q_b[18] <= altsyncram_p0k2:auto_generated.q_b[18]
q_b[19] <= altsyncram_p0k2:auto_generated.q_b[19]
q_b[20] <= altsyncram_p0k2:auto_generated.q_b[20]
q_b[21] <= altsyncram_p0k2:auto_generated.q_b[21]
q_b[22] <= altsyncram_p0k2:auto_generated.q_b[22]
q_b[23] <= altsyncram_p0k2:auto_generated.q_b[23]
q_b[24] <= altsyncram_p0k2:auto_generated.q_b[24]
q_b[25] <= altsyncram_p0k2:auto_generated.q_b[25]
q_b[26] <= altsyncram_p0k2:auto_generated.q_b[26]
q_b[27] <= altsyncram_p0k2:auto_generated.q_b[27]
q_b[28] <= altsyncram_p0k2:auto_generated.q_b[28]
q_b[29] <= altsyncram_p0k2:auto_generated.q_b[29]
q_b[30] <= altsyncram_p0k2:auto_generated.q_b[30]
q_b[31] <= altsyncram_p0k2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_c8a:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
address_b[13] => decode_c8a:rden_decode_b.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_gob:mux4.result[0]
q_a[1] <= mux_gob:mux4.result[1]
q_a[2] <= mux_gob:mux4.result[2]
q_a[3] <= mux_gob:mux4.result[3]
q_a[4] <= mux_gob:mux4.result[4]
q_a[5] <= mux_gob:mux4.result[5]
q_a[6] <= mux_gob:mux4.result[6]
q_a[7] <= mux_gob:mux4.result[7]
q_a[8] <= mux_gob:mux4.result[8]
q_a[9] <= mux_gob:mux4.result[9]
q_a[10] <= mux_gob:mux4.result[10]
q_a[11] <= mux_gob:mux4.result[11]
q_a[12] <= mux_gob:mux4.result[12]
q_a[13] <= mux_gob:mux4.result[13]
q_a[14] <= mux_gob:mux4.result[14]
q_a[15] <= mux_gob:mux4.result[15]
q_a[16] <= mux_gob:mux4.result[16]
q_a[17] <= mux_gob:mux4.result[17]
q_a[18] <= mux_gob:mux4.result[18]
q_a[19] <= mux_gob:mux4.result[19]
q_a[20] <= mux_gob:mux4.result[20]
q_a[21] <= mux_gob:mux4.result[21]
q_a[22] <= mux_gob:mux4.result[22]
q_a[23] <= mux_gob:mux4.result[23]
q_a[24] <= mux_gob:mux4.result[24]
q_a[25] <= mux_gob:mux4.result[25]
q_a[26] <= mux_gob:mux4.result[26]
q_a[27] <= mux_gob:mux4.result[27]
q_a[28] <= mux_gob:mux4.result[28]
q_a[29] <= mux_gob:mux4.result[29]
q_a[30] <= mux_gob:mux4.result[30]
q_a[31] <= mux_gob:mux4.result[31]
q_b[0] <= mux_gob:mux5.result[0]
q_b[1] <= mux_gob:mux5.result[1]
q_b[2] <= mux_gob:mux5.result[2]
q_b[3] <= mux_gob:mux5.result[3]
q_b[4] <= mux_gob:mux5.result[4]
q_b[5] <= mux_gob:mux5.result[5]
q_b[6] <= mux_gob:mux5.result[6]
q_b[7] <= mux_gob:mux5.result[7]
q_b[8] <= mux_gob:mux5.result[8]
q_b[9] <= mux_gob:mux5.result[9]
q_b[10] <= mux_gob:mux5.result[10]
q_b[11] <= mux_gob:mux5.result[11]
q_b[12] <= mux_gob:mux5.result[12]
q_b[13] <= mux_gob:mux5.result[13]
q_b[14] <= mux_gob:mux5.result[14]
q_b[15] <= mux_gob:mux5.result[15]
q_b[16] <= mux_gob:mux5.result[16]
q_b[17] <= mux_gob:mux5.result[17]
q_b[18] <= mux_gob:mux5.result[18]
q_b[19] <= mux_gob:mux5.result[19]
q_b[20] <= mux_gob:mux5.result[20]
q_b[21] <= mux_gob:mux5.result[21]
q_b[22] <= mux_gob:mux5.result[22]
q_b[23] <= mux_gob:mux5.result[23]
q_b[24] <= mux_gob:mux5.result[24]
q_b[25] <= mux_gob:mux5.result[25]
q_b[26] <= mux_gob:mux5.result[26]
q_b[27] <= mux_gob:mux5.result[27]
q_b[28] <= mux_gob:mux5.result[28]
q_b[29] <= mux_gob:mux5.result[29]
q_b[30] <= mux_gob:mux5.result[30]
q_b[31] <= mux_gob:mux5.result[31]
wren_a => decode_jsa:decode2.enable
wren_b => decode_jsa:decode3.enable


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|decode_c8a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|mux_gob:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|kappa3_light|kappa3_light_core:kapp3_light_core|memory:mem_inst|mem64kd:mem|altsyncram:altsyncram_component|altsyncram_p0k2:auto_generated|mux_gob:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|kappa3_light|kappa3_light_core:kapp3_light_core|regfile:regfile_inst
clock => reg31[0].CLK
clock => reg31[1].CLK
clock => reg31[2].CLK
clock => reg31[3].CLK
clock => reg31[4].CLK
clock => reg31[5].CLK
clock => reg31[6].CLK
clock => reg31[7].CLK
clock => reg31[8].CLK
clock => reg31[9].CLK
clock => reg31[10].CLK
clock => reg31[11].CLK
clock => reg31[12].CLK
clock => reg31[13].CLK
clock => reg31[14].CLK
clock => reg31[15].CLK
clock => reg31[16].CLK
clock => reg31[17].CLK
clock => reg31[18].CLK
clock => reg31[19].CLK
clock => reg31[20].CLK
clock => reg31[21].CLK
clock => reg31[22].CLK
clock => reg31[23].CLK
clock => reg31[24].CLK
clock => reg31[25].CLK
clock => reg31[26].CLK
clock => reg31[27].CLK
clock => reg31[28].CLK
clock => reg31[29].CLK
clock => reg31[30].CLK
clock => reg31[31].CLK
clock => reg30[0].CLK
clock => reg30[1].CLK
clock => reg30[2].CLK
clock => reg30[3].CLK
clock => reg30[4].CLK
clock => reg30[5].CLK
clock => reg30[6].CLK
clock => reg30[7].CLK
clock => reg30[8].CLK
clock => reg30[9].CLK
clock => reg30[10].CLK
clock => reg30[11].CLK
clock => reg30[12].CLK
clock => reg30[13].CLK
clock => reg30[14].CLK
clock => reg30[15].CLK
clock => reg30[16].CLK
clock => reg30[17].CLK
clock => reg30[18].CLK
clock => reg30[19].CLK
clock => reg30[20].CLK
clock => reg30[21].CLK
clock => reg30[22].CLK
clock => reg30[23].CLK
clock => reg30[24].CLK
clock => reg30[25].CLK
clock => reg30[26].CLK
clock => reg30[27].CLK
clock => reg30[28].CLK
clock => reg30[29].CLK
clock => reg30[30].CLK
clock => reg30[31].CLK
clock => reg29[0].CLK
clock => reg29[1].CLK
clock => reg29[2].CLK
clock => reg29[3].CLK
clock => reg29[4].CLK
clock => reg29[5].CLK
clock => reg29[6].CLK
clock => reg29[7].CLK
clock => reg29[8].CLK
clock => reg29[9].CLK
clock => reg29[10].CLK
clock => reg29[11].CLK
clock => reg29[12].CLK
clock => reg29[13].CLK
clock => reg29[14].CLK
clock => reg29[15].CLK
clock => reg29[16].CLK
clock => reg29[17].CLK
clock => reg29[18].CLK
clock => reg29[19].CLK
clock => reg29[20].CLK
clock => reg29[21].CLK
clock => reg29[22].CLK
clock => reg29[23].CLK
clock => reg29[24].CLK
clock => reg29[25].CLK
clock => reg29[26].CLK
clock => reg29[27].CLK
clock => reg29[28].CLK
clock => reg29[29].CLK
clock => reg29[30].CLK
clock => reg29[31].CLK
clock => reg28[0].CLK
clock => reg28[1].CLK
clock => reg28[2].CLK
clock => reg28[3].CLK
clock => reg28[4].CLK
clock => reg28[5].CLK
clock => reg28[6].CLK
clock => reg28[7].CLK
clock => reg28[8].CLK
clock => reg28[9].CLK
clock => reg28[10].CLK
clock => reg28[11].CLK
clock => reg28[12].CLK
clock => reg28[13].CLK
clock => reg28[14].CLK
clock => reg28[15].CLK
clock => reg28[16].CLK
clock => reg28[17].CLK
clock => reg28[18].CLK
clock => reg28[19].CLK
clock => reg28[20].CLK
clock => reg28[21].CLK
clock => reg28[22].CLK
clock => reg28[23].CLK
clock => reg28[24].CLK
clock => reg28[25].CLK
clock => reg28[26].CLK
clock => reg28[27].CLK
clock => reg28[28].CLK
clock => reg28[29].CLK
clock => reg28[30].CLK
clock => reg28[31].CLK
clock => reg27[0].CLK
clock => reg27[1].CLK
clock => reg27[2].CLK
clock => reg27[3].CLK
clock => reg27[4].CLK
clock => reg27[5].CLK
clock => reg27[6].CLK
clock => reg27[7].CLK
clock => reg27[8].CLK
clock => reg27[9].CLK
clock => reg27[10].CLK
clock => reg27[11].CLK
clock => reg27[12].CLK
clock => reg27[13].CLK
clock => reg27[14].CLK
clock => reg27[15].CLK
clock => reg27[16].CLK
clock => reg27[17].CLK
clock => reg27[18].CLK
clock => reg27[19].CLK
clock => reg27[20].CLK
clock => reg27[21].CLK
clock => reg27[22].CLK
clock => reg27[23].CLK
clock => reg27[24].CLK
clock => reg27[25].CLK
clock => reg27[26].CLK
clock => reg27[27].CLK
clock => reg27[28].CLK
clock => reg27[29].CLK
clock => reg27[30].CLK
clock => reg27[31].CLK
clock => reg26[0].CLK
clock => reg26[1].CLK
clock => reg26[2].CLK
clock => reg26[3].CLK
clock => reg26[4].CLK
clock => reg26[5].CLK
clock => reg26[6].CLK
clock => reg26[7].CLK
clock => reg26[8].CLK
clock => reg26[9].CLK
clock => reg26[10].CLK
clock => reg26[11].CLK
clock => reg26[12].CLK
clock => reg26[13].CLK
clock => reg26[14].CLK
clock => reg26[15].CLK
clock => reg26[16].CLK
clock => reg26[17].CLK
clock => reg26[18].CLK
clock => reg26[19].CLK
clock => reg26[20].CLK
clock => reg26[21].CLK
clock => reg26[22].CLK
clock => reg26[23].CLK
clock => reg26[24].CLK
clock => reg26[25].CLK
clock => reg26[26].CLK
clock => reg26[27].CLK
clock => reg26[28].CLK
clock => reg26[29].CLK
clock => reg26[30].CLK
clock => reg26[31].CLK
clock => reg25[0].CLK
clock => reg25[1].CLK
clock => reg25[2].CLK
clock => reg25[3].CLK
clock => reg25[4].CLK
clock => reg25[5].CLK
clock => reg25[6].CLK
clock => reg25[7].CLK
clock => reg25[8].CLK
clock => reg25[9].CLK
clock => reg25[10].CLK
clock => reg25[11].CLK
clock => reg25[12].CLK
clock => reg25[13].CLK
clock => reg25[14].CLK
clock => reg25[15].CLK
clock => reg25[16].CLK
clock => reg25[17].CLK
clock => reg25[18].CLK
clock => reg25[19].CLK
clock => reg25[20].CLK
clock => reg25[21].CLK
clock => reg25[22].CLK
clock => reg25[23].CLK
clock => reg25[24].CLK
clock => reg25[25].CLK
clock => reg25[26].CLK
clock => reg25[27].CLK
clock => reg25[28].CLK
clock => reg25[29].CLK
clock => reg25[30].CLK
clock => reg25[31].CLK
clock => reg24[0].CLK
clock => reg24[1].CLK
clock => reg24[2].CLK
clock => reg24[3].CLK
clock => reg24[4].CLK
clock => reg24[5].CLK
clock => reg24[6].CLK
clock => reg24[7].CLK
clock => reg24[8].CLK
clock => reg24[9].CLK
clock => reg24[10].CLK
clock => reg24[11].CLK
clock => reg24[12].CLK
clock => reg24[13].CLK
clock => reg24[14].CLK
clock => reg24[15].CLK
clock => reg24[16].CLK
clock => reg24[17].CLK
clock => reg24[18].CLK
clock => reg24[19].CLK
clock => reg24[20].CLK
clock => reg24[21].CLK
clock => reg24[22].CLK
clock => reg24[23].CLK
clock => reg24[24].CLK
clock => reg24[25].CLK
clock => reg24[26].CLK
clock => reg24[27].CLK
clock => reg24[28].CLK
clock => reg24[29].CLK
clock => reg24[30].CLK
clock => reg24[31].CLK
clock => reg23[0].CLK
clock => reg23[1].CLK
clock => reg23[2].CLK
clock => reg23[3].CLK
clock => reg23[4].CLK
clock => reg23[5].CLK
clock => reg23[6].CLK
clock => reg23[7].CLK
clock => reg23[8].CLK
clock => reg23[9].CLK
clock => reg23[10].CLK
clock => reg23[11].CLK
clock => reg23[12].CLK
clock => reg23[13].CLK
clock => reg23[14].CLK
clock => reg23[15].CLK
clock => reg23[16].CLK
clock => reg23[17].CLK
clock => reg23[18].CLK
clock => reg23[19].CLK
clock => reg23[20].CLK
clock => reg23[21].CLK
clock => reg23[22].CLK
clock => reg23[23].CLK
clock => reg23[24].CLK
clock => reg23[25].CLK
clock => reg23[26].CLK
clock => reg23[27].CLK
clock => reg23[28].CLK
clock => reg23[29].CLK
clock => reg23[30].CLK
clock => reg23[31].CLK
clock => reg22[0].CLK
clock => reg22[1].CLK
clock => reg22[2].CLK
clock => reg22[3].CLK
clock => reg22[4].CLK
clock => reg22[5].CLK
clock => reg22[6].CLK
clock => reg22[7].CLK
clock => reg22[8].CLK
clock => reg22[9].CLK
clock => reg22[10].CLK
clock => reg22[11].CLK
clock => reg22[12].CLK
clock => reg22[13].CLK
clock => reg22[14].CLK
clock => reg22[15].CLK
clock => reg22[16].CLK
clock => reg22[17].CLK
clock => reg22[18].CLK
clock => reg22[19].CLK
clock => reg22[20].CLK
clock => reg22[21].CLK
clock => reg22[22].CLK
clock => reg22[23].CLK
clock => reg22[24].CLK
clock => reg22[25].CLK
clock => reg22[26].CLK
clock => reg22[27].CLK
clock => reg22[28].CLK
clock => reg22[29].CLK
clock => reg22[30].CLK
clock => reg22[31].CLK
clock => reg21[0].CLK
clock => reg21[1].CLK
clock => reg21[2].CLK
clock => reg21[3].CLK
clock => reg21[4].CLK
clock => reg21[5].CLK
clock => reg21[6].CLK
clock => reg21[7].CLK
clock => reg21[8].CLK
clock => reg21[9].CLK
clock => reg21[10].CLK
clock => reg21[11].CLK
clock => reg21[12].CLK
clock => reg21[13].CLK
clock => reg21[14].CLK
clock => reg21[15].CLK
clock => reg21[16].CLK
clock => reg21[17].CLK
clock => reg21[18].CLK
clock => reg21[19].CLK
clock => reg21[20].CLK
clock => reg21[21].CLK
clock => reg21[22].CLK
clock => reg21[23].CLK
clock => reg21[24].CLK
clock => reg21[25].CLK
clock => reg21[26].CLK
clock => reg21[27].CLK
clock => reg21[28].CLK
clock => reg21[29].CLK
clock => reg21[30].CLK
clock => reg21[31].CLK
clock => reg20[0].CLK
clock => reg20[1].CLK
clock => reg20[2].CLK
clock => reg20[3].CLK
clock => reg20[4].CLK
clock => reg20[5].CLK
clock => reg20[6].CLK
clock => reg20[7].CLK
clock => reg20[8].CLK
clock => reg20[9].CLK
clock => reg20[10].CLK
clock => reg20[11].CLK
clock => reg20[12].CLK
clock => reg20[13].CLK
clock => reg20[14].CLK
clock => reg20[15].CLK
clock => reg20[16].CLK
clock => reg20[17].CLK
clock => reg20[18].CLK
clock => reg20[19].CLK
clock => reg20[20].CLK
clock => reg20[21].CLK
clock => reg20[22].CLK
clock => reg20[23].CLK
clock => reg20[24].CLK
clock => reg20[25].CLK
clock => reg20[26].CLK
clock => reg20[27].CLK
clock => reg20[28].CLK
clock => reg20[29].CLK
clock => reg20[30].CLK
clock => reg20[31].CLK
clock => reg19[0].CLK
clock => reg19[1].CLK
clock => reg19[2].CLK
clock => reg19[3].CLK
clock => reg19[4].CLK
clock => reg19[5].CLK
clock => reg19[6].CLK
clock => reg19[7].CLK
clock => reg19[8].CLK
clock => reg19[9].CLK
clock => reg19[10].CLK
clock => reg19[11].CLK
clock => reg19[12].CLK
clock => reg19[13].CLK
clock => reg19[14].CLK
clock => reg19[15].CLK
clock => reg19[16].CLK
clock => reg19[17].CLK
clock => reg19[18].CLK
clock => reg19[19].CLK
clock => reg19[20].CLK
clock => reg19[21].CLK
clock => reg19[22].CLK
clock => reg19[23].CLK
clock => reg19[24].CLK
clock => reg19[25].CLK
clock => reg19[26].CLK
clock => reg19[27].CLK
clock => reg19[28].CLK
clock => reg19[29].CLK
clock => reg19[30].CLK
clock => reg19[31].CLK
clock => reg18[0].CLK
clock => reg18[1].CLK
clock => reg18[2].CLK
clock => reg18[3].CLK
clock => reg18[4].CLK
clock => reg18[5].CLK
clock => reg18[6].CLK
clock => reg18[7].CLK
clock => reg18[8].CLK
clock => reg18[9].CLK
clock => reg18[10].CLK
clock => reg18[11].CLK
clock => reg18[12].CLK
clock => reg18[13].CLK
clock => reg18[14].CLK
clock => reg18[15].CLK
clock => reg18[16].CLK
clock => reg18[17].CLK
clock => reg18[18].CLK
clock => reg18[19].CLK
clock => reg18[20].CLK
clock => reg18[21].CLK
clock => reg18[22].CLK
clock => reg18[23].CLK
clock => reg18[24].CLK
clock => reg18[25].CLK
clock => reg18[26].CLK
clock => reg18[27].CLK
clock => reg18[28].CLK
clock => reg18[29].CLK
clock => reg18[30].CLK
clock => reg18[31].CLK
clock => reg17[0].CLK
clock => reg17[1].CLK
clock => reg17[2].CLK
clock => reg17[3].CLK
clock => reg17[4].CLK
clock => reg17[5].CLK
clock => reg17[6].CLK
clock => reg17[7].CLK
clock => reg17[8].CLK
clock => reg17[9].CLK
clock => reg17[10].CLK
clock => reg17[11].CLK
clock => reg17[12].CLK
clock => reg17[13].CLK
clock => reg17[14].CLK
clock => reg17[15].CLK
clock => reg17[16].CLK
clock => reg17[17].CLK
clock => reg17[18].CLK
clock => reg17[19].CLK
clock => reg17[20].CLK
clock => reg17[21].CLK
clock => reg17[22].CLK
clock => reg17[23].CLK
clock => reg17[24].CLK
clock => reg17[25].CLK
clock => reg17[26].CLK
clock => reg17[27].CLK
clock => reg17[28].CLK
clock => reg17[29].CLK
clock => reg17[30].CLK
clock => reg17[31].CLK
clock => reg16[0].CLK
clock => reg16[1].CLK
clock => reg16[2].CLK
clock => reg16[3].CLK
clock => reg16[4].CLK
clock => reg16[5].CLK
clock => reg16[6].CLK
clock => reg16[7].CLK
clock => reg16[8].CLK
clock => reg16[9].CLK
clock => reg16[10].CLK
clock => reg16[11].CLK
clock => reg16[12].CLK
clock => reg16[13].CLK
clock => reg16[14].CLK
clock => reg16[15].CLK
clock => reg16[16].CLK
clock => reg16[17].CLK
clock => reg16[18].CLK
clock => reg16[19].CLK
clock => reg16[20].CLK
clock => reg16[21].CLK
clock => reg16[22].CLK
clock => reg16[23].CLK
clock => reg16[24].CLK
clock => reg16[25].CLK
clock => reg16[26].CLK
clock => reg16[27].CLK
clock => reg16[28].CLK
clock => reg16[29].CLK
clock => reg16[30].CLK
clock => reg16[31].CLK
clock => reg15[0].CLK
clock => reg15[1].CLK
clock => reg15[2].CLK
clock => reg15[3].CLK
clock => reg15[4].CLK
clock => reg15[5].CLK
clock => reg15[6].CLK
clock => reg15[7].CLK
clock => reg15[8].CLK
clock => reg15[9].CLK
clock => reg15[10].CLK
clock => reg15[11].CLK
clock => reg15[12].CLK
clock => reg15[13].CLK
clock => reg15[14].CLK
clock => reg15[15].CLK
clock => reg15[16].CLK
clock => reg15[17].CLK
clock => reg15[18].CLK
clock => reg15[19].CLK
clock => reg15[20].CLK
clock => reg15[21].CLK
clock => reg15[22].CLK
clock => reg15[23].CLK
clock => reg15[24].CLK
clock => reg15[25].CLK
clock => reg15[26].CLK
clock => reg15[27].CLK
clock => reg15[28].CLK
clock => reg15[29].CLK
clock => reg15[30].CLK
clock => reg15[31].CLK
clock => reg14[0].CLK
clock => reg14[1].CLK
clock => reg14[2].CLK
clock => reg14[3].CLK
clock => reg14[4].CLK
clock => reg14[5].CLK
clock => reg14[6].CLK
clock => reg14[7].CLK
clock => reg14[8].CLK
clock => reg14[9].CLK
clock => reg14[10].CLK
clock => reg14[11].CLK
clock => reg14[12].CLK
clock => reg14[13].CLK
clock => reg14[14].CLK
clock => reg14[15].CLK
clock => reg14[16].CLK
clock => reg14[17].CLK
clock => reg14[18].CLK
clock => reg14[19].CLK
clock => reg14[20].CLK
clock => reg14[21].CLK
clock => reg14[22].CLK
clock => reg14[23].CLK
clock => reg14[24].CLK
clock => reg14[25].CLK
clock => reg14[26].CLK
clock => reg14[27].CLK
clock => reg14[28].CLK
clock => reg14[29].CLK
clock => reg14[30].CLK
clock => reg14[31].CLK
clock => reg13[0].CLK
clock => reg13[1].CLK
clock => reg13[2].CLK
clock => reg13[3].CLK
clock => reg13[4].CLK
clock => reg13[5].CLK
clock => reg13[6].CLK
clock => reg13[7].CLK
clock => reg13[8].CLK
clock => reg13[9].CLK
clock => reg13[10].CLK
clock => reg13[11].CLK
clock => reg13[12].CLK
clock => reg13[13].CLK
clock => reg13[14].CLK
clock => reg13[15].CLK
clock => reg13[16].CLK
clock => reg13[17].CLK
clock => reg13[18].CLK
clock => reg13[19].CLK
clock => reg13[20].CLK
clock => reg13[21].CLK
clock => reg13[22].CLK
clock => reg13[23].CLK
clock => reg13[24].CLK
clock => reg13[25].CLK
clock => reg13[26].CLK
clock => reg13[27].CLK
clock => reg13[28].CLK
clock => reg13[29].CLK
clock => reg13[30].CLK
clock => reg13[31].CLK
clock => reg12[0].CLK
clock => reg12[1].CLK
clock => reg12[2].CLK
clock => reg12[3].CLK
clock => reg12[4].CLK
clock => reg12[5].CLK
clock => reg12[6].CLK
clock => reg12[7].CLK
clock => reg12[8].CLK
clock => reg12[9].CLK
clock => reg12[10].CLK
clock => reg12[11].CLK
clock => reg12[12].CLK
clock => reg12[13].CLK
clock => reg12[14].CLK
clock => reg12[15].CLK
clock => reg12[16].CLK
clock => reg12[17].CLK
clock => reg12[18].CLK
clock => reg12[19].CLK
clock => reg12[20].CLK
clock => reg12[21].CLK
clock => reg12[22].CLK
clock => reg12[23].CLK
clock => reg12[24].CLK
clock => reg12[25].CLK
clock => reg12[26].CLK
clock => reg12[27].CLK
clock => reg12[28].CLK
clock => reg12[29].CLK
clock => reg12[30].CLK
clock => reg12[31].CLK
clock => reg11[0].CLK
clock => reg11[1].CLK
clock => reg11[2].CLK
clock => reg11[3].CLK
clock => reg11[4].CLK
clock => reg11[5].CLK
clock => reg11[6].CLK
clock => reg11[7].CLK
clock => reg11[8].CLK
clock => reg11[9].CLK
clock => reg11[10].CLK
clock => reg11[11].CLK
clock => reg11[12].CLK
clock => reg11[13].CLK
clock => reg11[14].CLK
clock => reg11[15].CLK
clock => reg11[16].CLK
clock => reg11[17].CLK
clock => reg11[18].CLK
clock => reg11[19].CLK
clock => reg11[20].CLK
clock => reg11[21].CLK
clock => reg11[22].CLK
clock => reg11[23].CLK
clock => reg11[24].CLK
clock => reg11[25].CLK
clock => reg11[26].CLK
clock => reg11[27].CLK
clock => reg11[28].CLK
clock => reg11[29].CLK
clock => reg11[30].CLK
clock => reg11[31].CLK
clock => reg10[0].CLK
clock => reg10[1].CLK
clock => reg10[2].CLK
clock => reg10[3].CLK
clock => reg10[4].CLK
clock => reg10[5].CLK
clock => reg10[6].CLK
clock => reg10[7].CLK
clock => reg10[8].CLK
clock => reg10[9].CLK
clock => reg10[10].CLK
clock => reg10[11].CLK
clock => reg10[12].CLK
clock => reg10[13].CLK
clock => reg10[14].CLK
clock => reg10[15].CLK
clock => reg10[16].CLK
clock => reg10[17].CLK
clock => reg10[18].CLK
clock => reg10[19].CLK
clock => reg10[20].CLK
clock => reg10[21].CLK
clock => reg10[22].CLK
clock => reg10[23].CLK
clock => reg10[24].CLK
clock => reg10[25].CLK
clock => reg10[26].CLK
clock => reg10[27].CLK
clock => reg10[28].CLK
clock => reg10[29].CLK
clock => reg10[30].CLK
clock => reg10[31].CLK
clock => reg09[0].CLK
clock => reg09[1].CLK
clock => reg09[2].CLK
clock => reg09[3].CLK
clock => reg09[4].CLK
clock => reg09[5].CLK
clock => reg09[6].CLK
clock => reg09[7].CLK
clock => reg09[8].CLK
clock => reg09[9].CLK
clock => reg09[10].CLK
clock => reg09[11].CLK
clock => reg09[12].CLK
clock => reg09[13].CLK
clock => reg09[14].CLK
clock => reg09[15].CLK
clock => reg09[16].CLK
clock => reg09[17].CLK
clock => reg09[18].CLK
clock => reg09[19].CLK
clock => reg09[20].CLK
clock => reg09[21].CLK
clock => reg09[22].CLK
clock => reg09[23].CLK
clock => reg09[24].CLK
clock => reg09[25].CLK
clock => reg09[26].CLK
clock => reg09[27].CLK
clock => reg09[28].CLK
clock => reg09[29].CLK
clock => reg09[30].CLK
clock => reg09[31].CLK
clock => reg08[0].CLK
clock => reg08[1].CLK
clock => reg08[2].CLK
clock => reg08[3].CLK
clock => reg08[4].CLK
clock => reg08[5].CLK
clock => reg08[6].CLK
clock => reg08[7].CLK
clock => reg08[8].CLK
clock => reg08[9].CLK
clock => reg08[10].CLK
clock => reg08[11].CLK
clock => reg08[12].CLK
clock => reg08[13].CLK
clock => reg08[14].CLK
clock => reg08[15].CLK
clock => reg08[16].CLK
clock => reg08[17].CLK
clock => reg08[18].CLK
clock => reg08[19].CLK
clock => reg08[20].CLK
clock => reg08[21].CLK
clock => reg08[22].CLK
clock => reg08[23].CLK
clock => reg08[24].CLK
clock => reg08[25].CLK
clock => reg08[26].CLK
clock => reg08[27].CLK
clock => reg08[28].CLK
clock => reg08[29].CLK
clock => reg08[30].CLK
clock => reg08[31].CLK
clock => reg07[0].CLK
clock => reg07[1].CLK
clock => reg07[2].CLK
clock => reg07[3].CLK
clock => reg07[4].CLK
clock => reg07[5].CLK
clock => reg07[6].CLK
clock => reg07[7].CLK
clock => reg07[8].CLK
clock => reg07[9].CLK
clock => reg07[10].CLK
clock => reg07[11].CLK
clock => reg07[12].CLK
clock => reg07[13].CLK
clock => reg07[14].CLK
clock => reg07[15].CLK
clock => reg07[16].CLK
clock => reg07[17].CLK
clock => reg07[18].CLK
clock => reg07[19].CLK
clock => reg07[20].CLK
clock => reg07[21].CLK
clock => reg07[22].CLK
clock => reg07[23].CLK
clock => reg07[24].CLK
clock => reg07[25].CLK
clock => reg07[26].CLK
clock => reg07[27].CLK
clock => reg07[28].CLK
clock => reg07[29].CLK
clock => reg07[30].CLK
clock => reg07[31].CLK
clock => reg06[0].CLK
clock => reg06[1].CLK
clock => reg06[2].CLK
clock => reg06[3].CLK
clock => reg06[4].CLK
clock => reg06[5].CLK
clock => reg06[6].CLK
clock => reg06[7].CLK
clock => reg06[8].CLK
clock => reg06[9].CLK
clock => reg06[10].CLK
clock => reg06[11].CLK
clock => reg06[12].CLK
clock => reg06[13].CLK
clock => reg06[14].CLK
clock => reg06[15].CLK
clock => reg06[16].CLK
clock => reg06[17].CLK
clock => reg06[18].CLK
clock => reg06[19].CLK
clock => reg06[20].CLK
clock => reg06[21].CLK
clock => reg06[22].CLK
clock => reg06[23].CLK
clock => reg06[24].CLK
clock => reg06[25].CLK
clock => reg06[26].CLK
clock => reg06[27].CLK
clock => reg06[28].CLK
clock => reg06[29].CLK
clock => reg06[30].CLK
clock => reg06[31].CLK
clock => reg05[0].CLK
clock => reg05[1].CLK
clock => reg05[2].CLK
clock => reg05[3].CLK
clock => reg05[4].CLK
clock => reg05[5].CLK
clock => reg05[6].CLK
clock => reg05[7].CLK
clock => reg05[8].CLK
clock => reg05[9].CLK
clock => reg05[10].CLK
clock => reg05[11].CLK
clock => reg05[12].CLK
clock => reg05[13].CLK
clock => reg05[14].CLK
clock => reg05[15].CLK
clock => reg05[16].CLK
clock => reg05[17].CLK
clock => reg05[18].CLK
clock => reg05[19].CLK
clock => reg05[20].CLK
clock => reg05[21].CLK
clock => reg05[22].CLK
clock => reg05[23].CLK
clock => reg05[24].CLK
clock => reg05[25].CLK
clock => reg05[26].CLK
clock => reg05[27].CLK
clock => reg05[28].CLK
clock => reg05[29].CLK
clock => reg05[30].CLK
clock => reg05[31].CLK
clock => reg04[0].CLK
clock => reg04[1].CLK
clock => reg04[2].CLK
clock => reg04[3].CLK
clock => reg04[4].CLK
clock => reg04[5].CLK
clock => reg04[6].CLK
clock => reg04[7].CLK
clock => reg04[8].CLK
clock => reg04[9].CLK
clock => reg04[10].CLK
clock => reg04[11].CLK
clock => reg04[12].CLK
clock => reg04[13].CLK
clock => reg04[14].CLK
clock => reg04[15].CLK
clock => reg04[16].CLK
clock => reg04[17].CLK
clock => reg04[18].CLK
clock => reg04[19].CLK
clock => reg04[20].CLK
clock => reg04[21].CLK
clock => reg04[22].CLK
clock => reg04[23].CLK
clock => reg04[24].CLK
clock => reg04[25].CLK
clock => reg04[26].CLK
clock => reg04[27].CLK
clock => reg04[28].CLK
clock => reg04[29].CLK
clock => reg04[30].CLK
clock => reg04[31].CLK
clock => reg03[0].CLK
clock => reg03[1].CLK
clock => reg03[2].CLK
clock => reg03[3].CLK
clock => reg03[4].CLK
clock => reg03[5].CLK
clock => reg03[6].CLK
clock => reg03[7].CLK
clock => reg03[8].CLK
clock => reg03[9].CLK
clock => reg03[10].CLK
clock => reg03[11].CLK
clock => reg03[12].CLK
clock => reg03[13].CLK
clock => reg03[14].CLK
clock => reg03[15].CLK
clock => reg03[16].CLK
clock => reg03[17].CLK
clock => reg03[18].CLK
clock => reg03[19].CLK
clock => reg03[20].CLK
clock => reg03[21].CLK
clock => reg03[22].CLK
clock => reg03[23].CLK
clock => reg03[24].CLK
clock => reg03[25].CLK
clock => reg03[26].CLK
clock => reg03[27].CLK
clock => reg03[28].CLK
clock => reg03[29].CLK
clock => reg03[30].CLK
clock => reg03[31].CLK
clock => reg02[0].CLK
clock => reg02[1].CLK
clock => reg02[2].CLK
clock => reg02[3].CLK
clock => reg02[4].CLK
clock => reg02[5].CLK
clock => reg02[6].CLK
clock => reg02[7].CLK
clock => reg02[8].CLK
clock => reg02[9].CLK
clock => reg02[10].CLK
clock => reg02[11].CLK
clock => reg02[12].CLK
clock => reg02[13].CLK
clock => reg02[14].CLK
clock => reg02[15].CLK
clock => reg02[16].CLK
clock => reg02[17].CLK
clock => reg02[18].CLK
clock => reg02[19].CLK
clock => reg02[20].CLK
clock => reg02[21].CLK
clock => reg02[22].CLK
clock => reg02[23].CLK
clock => reg02[24].CLK
clock => reg02[25].CLK
clock => reg02[26].CLK
clock => reg02[27].CLK
clock => reg02[28].CLK
clock => reg02[29].CLK
clock => reg02[30].CLK
clock => reg02[31].CLK
clock => reg01[0].CLK
clock => reg01[1].CLK
clock => reg01[2].CLK
clock => reg01[3].CLK
clock => reg01[4].CLK
clock => reg01[5].CLK
clock => reg01[6].CLK
clock => reg01[7].CLK
clock => reg01[8].CLK
clock => reg01[9].CLK
clock => reg01[10].CLK
clock => reg01[11].CLK
clock => reg01[12].CLK
clock => reg01[13].CLK
clock => reg01[14].CLK
clock => reg01[15].CLK
clock => reg01[16].CLK
clock => reg01[17].CLK
clock => reg01[18].CLK
clock => reg01[19].CLK
clock => reg01[20].CLK
clock => reg01[21].CLK
clock => reg01[22].CLK
clock => reg01[23].CLK
clock => reg01[24].CLK
clock => reg01[25].CLK
clock => reg01[26].CLK
clock => reg01[27].CLK
clock => reg01[28].CLK
clock => reg01[29].CLK
clock => reg01[30].CLK
clock => reg01[31].CLK
reset => reg31[0].ACLR
reset => reg31[1].ACLR
reset => reg31[2].ACLR
reset => reg31[3].ACLR
reset => reg31[4].ACLR
reset => reg31[5].ACLR
reset => reg31[6].ACLR
reset => reg31[7].ACLR
reset => reg31[8].ACLR
reset => reg31[9].ACLR
reset => reg31[10].ACLR
reset => reg31[11].ACLR
reset => reg31[12].ACLR
reset => reg31[13].ACLR
reset => reg31[14].ACLR
reset => reg31[15].ACLR
reset => reg31[16].ACLR
reset => reg31[17].ACLR
reset => reg31[18].ACLR
reset => reg31[19].ACLR
reset => reg31[20].ACLR
reset => reg31[21].ACLR
reset => reg31[22].ACLR
reset => reg31[23].ACLR
reset => reg31[24].ACLR
reset => reg31[25].ACLR
reset => reg31[26].ACLR
reset => reg31[27].ACLR
reset => reg31[28].ACLR
reset => reg31[29].ACLR
reset => reg31[30].ACLR
reset => reg31[31].ACLR
reset => reg30[0].ACLR
reset => reg30[1].ACLR
reset => reg30[2].ACLR
reset => reg30[3].ACLR
reset => reg30[4].ACLR
reset => reg30[5].ACLR
reset => reg30[6].ACLR
reset => reg30[7].ACLR
reset => reg30[8].ACLR
reset => reg30[9].ACLR
reset => reg30[10].ACLR
reset => reg30[11].ACLR
reset => reg30[12].ACLR
reset => reg30[13].ACLR
reset => reg30[14].ACLR
reset => reg30[15].ACLR
reset => reg30[16].ACLR
reset => reg30[17].ACLR
reset => reg30[18].ACLR
reset => reg30[19].ACLR
reset => reg30[20].ACLR
reset => reg30[21].ACLR
reset => reg30[22].ACLR
reset => reg30[23].ACLR
reset => reg30[24].ACLR
reset => reg30[25].ACLR
reset => reg30[26].ACLR
reset => reg30[27].ACLR
reset => reg30[28].ACLR
reset => reg30[29].ACLR
reset => reg30[30].ACLR
reset => reg30[31].ACLR
reset => reg29[0].ACLR
reset => reg29[1].ACLR
reset => reg29[2].ACLR
reset => reg29[3].ACLR
reset => reg29[4].ACLR
reset => reg29[5].ACLR
reset => reg29[6].ACLR
reset => reg29[7].ACLR
reset => reg29[8].ACLR
reset => reg29[9].ACLR
reset => reg29[10].ACLR
reset => reg29[11].ACLR
reset => reg29[12].ACLR
reset => reg29[13].ACLR
reset => reg29[14].ACLR
reset => reg29[15].ACLR
reset => reg29[16].ACLR
reset => reg29[17].ACLR
reset => reg29[18].ACLR
reset => reg29[19].ACLR
reset => reg29[20].ACLR
reset => reg29[21].ACLR
reset => reg29[22].ACLR
reset => reg29[23].ACLR
reset => reg29[24].ACLR
reset => reg29[25].ACLR
reset => reg29[26].ACLR
reset => reg29[27].ACLR
reset => reg29[28].ACLR
reset => reg29[29].ACLR
reset => reg29[30].ACLR
reset => reg29[31].ACLR
reset => reg28[0].ACLR
reset => reg28[1].ACLR
reset => reg28[2].ACLR
reset => reg28[3].ACLR
reset => reg28[4].ACLR
reset => reg28[5].ACLR
reset => reg28[6].ACLR
reset => reg28[7].ACLR
reset => reg28[8].ACLR
reset => reg28[9].ACLR
reset => reg28[10].ACLR
reset => reg28[11].ACLR
reset => reg28[12].ACLR
reset => reg28[13].ACLR
reset => reg28[14].ACLR
reset => reg28[15].ACLR
reset => reg28[16].ACLR
reset => reg28[17].ACLR
reset => reg28[18].ACLR
reset => reg28[19].ACLR
reset => reg28[20].ACLR
reset => reg28[21].ACLR
reset => reg28[22].ACLR
reset => reg28[23].ACLR
reset => reg28[24].ACLR
reset => reg28[25].ACLR
reset => reg28[26].ACLR
reset => reg28[27].ACLR
reset => reg28[28].ACLR
reset => reg28[29].ACLR
reset => reg28[30].ACLR
reset => reg28[31].ACLR
reset => reg27[0].ACLR
reset => reg27[1].ACLR
reset => reg27[2].ACLR
reset => reg27[3].ACLR
reset => reg27[4].ACLR
reset => reg27[5].ACLR
reset => reg27[6].ACLR
reset => reg27[7].ACLR
reset => reg27[8].ACLR
reset => reg27[9].ACLR
reset => reg27[10].ACLR
reset => reg27[11].ACLR
reset => reg27[12].ACLR
reset => reg27[13].ACLR
reset => reg27[14].ACLR
reset => reg27[15].ACLR
reset => reg27[16].ACLR
reset => reg27[17].ACLR
reset => reg27[18].ACLR
reset => reg27[19].ACLR
reset => reg27[20].ACLR
reset => reg27[21].ACLR
reset => reg27[22].ACLR
reset => reg27[23].ACLR
reset => reg27[24].ACLR
reset => reg27[25].ACLR
reset => reg27[26].ACLR
reset => reg27[27].ACLR
reset => reg27[28].ACLR
reset => reg27[29].ACLR
reset => reg27[30].ACLR
reset => reg27[31].ACLR
reset => reg26[0].ACLR
reset => reg26[1].ACLR
reset => reg26[2].ACLR
reset => reg26[3].ACLR
reset => reg26[4].ACLR
reset => reg26[5].ACLR
reset => reg26[6].ACLR
reset => reg26[7].ACLR
reset => reg26[8].ACLR
reset => reg26[9].ACLR
reset => reg26[10].ACLR
reset => reg26[11].ACLR
reset => reg26[12].ACLR
reset => reg26[13].ACLR
reset => reg26[14].ACLR
reset => reg26[15].ACLR
reset => reg26[16].ACLR
reset => reg26[17].ACLR
reset => reg26[18].ACLR
reset => reg26[19].ACLR
reset => reg26[20].ACLR
reset => reg26[21].ACLR
reset => reg26[22].ACLR
reset => reg26[23].ACLR
reset => reg26[24].ACLR
reset => reg26[25].ACLR
reset => reg26[26].ACLR
reset => reg26[27].ACLR
reset => reg26[28].ACLR
reset => reg26[29].ACLR
reset => reg26[30].ACLR
reset => reg26[31].ACLR
reset => reg25[0].ACLR
reset => reg25[1].ACLR
reset => reg25[2].ACLR
reset => reg25[3].ACLR
reset => reg25[4].ACLR
reset => reg25[5].ACLR
reset => reg25[6].ACLR
reset => reg25[7].ACLR
reset => reg25[8].ACLR
reset => reg25[9].ACLR
reset => reg25[10].ACLR
reset => reg25[11].ACLR
reset => reg25[12].ACLR
reset => reg25[13].ACLR
reset => reg25[14].ACLR
reset => reg25[15].ACLR
reset => reg25[16].ACLR
reset => reg25[17].ACLR
reset => reg25[18].ACLR
reset => reg25[19].ACLR
reset => reg25[20].ACLR
reset => reg25[21].ACLR
reset => reg25[22].ACLR
reset => reg25[23].ACLR
reset => reg25[24].ACLR
reset => reg25[25].ACLR
reset => reg25[26].ACLR
reset => reg25[27].ACLR
reset => reg25[28].ACLR
reset => reg25[29].ACLR
reset => reg25[30].ACLR
reset => reg25[31].ACLR
reset => reg24[0].ACLR
reset => reg24[1].ACLR
reset => reg24[2].ACLR
reset => reg24[3].ACLR
reset => reg24[4].ACLR
reset => reg24[5].ACLR
reset => reg24[6].ACLR
reset => reg24[7].ACLR
reset => reg24[8].ACLR
reset => reg24[9].ACLR
reset => reg24[10].ACLR
reset => reg24[11].ACLR
reset => reg24[12].ACLR
reset => reg24[13].ACLR
reset => reg24[14].ACLR
reset => reg24[15].ACLR
reset => reg24[16].ACLR
reset => reg24[17].ACLR
reset => reg24[18].ACLR
reset => reg24[19].ACLR
reset => reg24[20].ACLR
reset => reg24[21].ACLR
reset => reg24[22].ACLR
reset => reg24[23].ACLR
reset => reg24[24].ACLR
reset => reg24[25].ACLR
reset => reg24[26].ACLR
reset => reg24[27].ACLR
reset => reg24[28].ACLR
reset => reg24[29].ACLR
reset => reg24[30].ACLR
reset => reg24[31].ACLR
reset => reg23[0].ACLR
reset => reg23[1].ACLR
reset => reg23[2].ACLR
reset => reg23[3].ACLR
reset => reg23[4].ACLR
reset => reg23[5].ACLR
reset => reg23[6].ACLR
reset => reg23[7].ACLR
reset => reg23[8].ACLR
reset => reg23[9].ACLR
reset => reg23[10].ACLR
reset => reg23[11].ACLR
reset => reg23[12].ACLR
reset => reg23[13].ACLR
reset => reg23[14].ACLR
reset => reg23[15].ACLR
reset => reg23[16].ACLR
reset => reg23[17].ACLR
reset => reg23[18].ACLR
reset => reg23[19].ACLR
reset => reg23[20].ACLR
reset => reg23[21].ACLR
reset => reg23[22].ACLR
reset => reg23[23].ACLR
reset => reg23[24].ACLR
reset => reg23[25].ACLR
reset => reg23[26].ACLR
reset => reg23[27].ACLR
reset => reg23[28].ACLR
reset => reg23[29].ACLR
reset => reg23[30].ACLR
reset => reg23[31].ACLR
reset => reg22[0].ACLR
reset => reg22[1].ACLR
reset => reg22[2].ACLR
reset => reg22[3].ACLR
reset => reg22[4].ACLR
reset => reg22[5].ACLR
reset => reg22[6].ACLR
reset => reg22[7].ACLR
reset => reg22[8].ACLR
reset => reg22[9].ACLR
reset => reg22[10].ACLR
reset => reg22[11].ACLR
reset => reg22[12].ACLR
reset => reg22[13].ACLR
reset => reg22[14].ACLR
reset => reg22[15].ACLR
reset => reg22[16].ACLR
reset => reg22[17].ACLR
reset => reg22[18].ACLR
reset => reg22[19].ACLR
reset => reg22[20].ACLR
reset => reg22[21].ACLR
reset => reg22[22].ACLR
reset => reg22[23].ACLR
reset => reg22[24].ACLR
reset => reg22[25].ACLR
reset => reg22[26].ACLR
reset => reg22[27].ACLR
reset => reg22[28].ACLR
reset => reg22[29].ACLR
reset => reg22[30].ACLR
reset => reg22[31].ACLR
reset => reg21[0].ACLR
reset => reg21[1].ACLR
reset => reg21[2].ACLR
reset => reg21[3].ACLR
reset => reg21[4].ACLR
reset => reg21[5].ACLR
reset => reg21[6].ACLR
reset => reg21[7].ACLR
reset => reg21[8].ACLR
reset => reg21[9].ACLR
reset => reg21[10].ACLR
reset => reg21[11].ACLR
reset => reg21[12].ACLR
reset => reg21[13].ACLR
reset => reg21[14].ACLR
reset => reg21[15].ACLR
reset => reg21[16].ACLR
reset => reg21[17].ACLR
reset => reg21[18].ACLR
reset => reg21[19].ACLR
reset => reg21[20].ACLR
reset => reg21[21].ACLR
reset => reg21[22].ACLR
reset => reg21[23].ACLR
reset => reg21[24].ACLR
reset => reg21[25].ACLR
reset => reg21[26].ACLR
reset => reg21[27].ACLR
reset => reg21[28].ACLR
reset => reg21[29].ACLR
reset => reg21[30].ACLR
reset => reg21[31].ACLR
reset => reg20[0].ACLR
reset => reg20[1].ACLR
reset => reg20[2].ACLR
reset => reg20[3].ACLR
reset => reg20[4].ACLR
reset => reg20[5].ACLR
reset => reg20[6].ACLR
reset => reg20[7].ACLR
reset => reg20[8].ACLR
reset => reg20[9].ACLR
reset => reg20[10].ACLR
reset => reg20[11].ACLR
reset => reg20[12].ACLR
reset => reg20[13].ACLR
reset => reg20[14].ACLR
reset => reg20[15].ACLR
reset => reg20[16].ACLR
reset => reg20[17].ACLR
reset => reg20[18].ACLR
reset => reg20[19].ACLR
reset => reg20[20].ACLR
reset => reg20[21].ACLR
reset => reg20[22].ACLR
reset => reg20[23].ACLR
reset => reg20[24].ACLR
reset => reg20[25].ACLR
reset => reg20[26].ACLR
reset => reg20[27].ACLR
reset => reg20[28].ACLR
reset => reg20[29].ACLR
reset => reg20[30].ACLR
reset => reg20[31].ACLR
reset => reg19[0].ACLR
reset => reg19[1].ACLR
reset => reg19[2].ACLR
reset => reg19[3].ACLR
reset => reg19[4].ACLR
reset => reg19[5].ACLR
reset => reg19[6].ACLR
reset => reg19[7].ACLR
reset => reg19[8].ACLR
reset => reg19[9].ACLR
reset => reg19[10].ACLR
reset => reg19[11].ACLR
reset => reg19[12].ACLR
reset => reg19[13].ACLR
reset => reg19[14].ACLR
reset => reg19[15].ACLR
reset => reg19[16].ACLR
reset => reg19[17].ACLR
reset => reg19[18].ACLR
reset => reg19[19].ACLR
reset => reg19[20].ACLR
reset => reg19[21].ACLR
reset => reg19[22].ACLR
reset => reg19[23].ACLR
reset => reg19[24].ACLR
reset => reg19[25].ACLR
reset => reg19[26].ACLR
reset => reg19[27].ACLR
reset => reg19[28].ACLR
reset => reg19[29].ACLR
reset => reg19[30].ACLR
reset => reg19[31].ACLR
reset => reg18[0].ACLR
reset => reg18[1].ACLR
reset => reg18[2].ACLR
reset => reg18[3].ACLR
reset => reg18[4].ACLR
reset => reg18[5].ACLR
reset => reg18[6].ACLR
reset => reg18[7].ACLR
reset => reg18[8].ACLR
reset => reg18[9].ACLR
reset => reg18[10].ACLR
reset => reg18[11].ACLR
reset => reg18[12].ACLR
reset => reg18[13].ACLR
reset => reg18[14].ACLR
reset => reg18[15].ACLR
reset => reg18[16].ACLR
reset => reg18[17].ACLR
reset => reg18[18].ACLR
reset => reg18[19].ACLR
reset => reg18[20].ACLR
reset => reg18[21].ACLR
reset => reg18[22].ACLR
reset => reg18[23].ACLR
reset => reg18[24].ACLR
reset => reg18[25].ACLR
reset => reg18[26].ACLR
reset => reg18[27].ACLR
reset => reg18[28].ACLR
reset => reg18[29].ACLR
reset => reg18[30].ACLR
reset => reg18[31].ACLR
reset => reg17[0].ACLR
reset => reg17[1].ACLR
reset => reg17[2].ACLR
reset => reg17[3].ACLR
reset => reg17[4].ACLR
reset => reg17[5].ACLR
reset => reg17[6].ACLR
reset => reg17[7].ACLR
reset => reg17[8].ACLR
reset => reg17[9].ACLR
reset => reg17[10].ACLR
reset => reg17[11].ACLR
reset => reg17[12].ACLR
reset => reg17[13].ACLR
reset => reg17[14].ACLR
reset => reg17[15].ACLR
reset => reg17[16].ACLR
reset => reg17[17].ACLR
reset => reg17[18].ACLR
reset => reg17[19].ACLR
reset => reg17[20].ACLR
reset => reg17[21].ACLR
reset => reg17[22].ACLR
reset => reg17[23].ACLR
reset => reg17[24].ACLR
reset => reg17[25].ACLR
reset => reg17[26].ACLR
reset => reg17[27].ACLR
reset => reg17[28].ACLR
reset => reg17[29].ACLR
reset => reg17[30].ACLR
reset => reg17[31].ACLR
reset => reg16[0].ACLR
reset => reg16[1].ACLR
reset => reg16[2].ACLR
reset => reg16[3].ACLR
reset => reg16[4].ACLR
reset => reg16[5].ACLR
reset => reg16[6].ACLR
reset => reg16[7].ACLR
reset => reg16[8].ACLR
reset => reg16[9].ACLR
reset => reg16[10].ACLR
reset => reg16[11].ACLR
reset => reg16[12].ACLR
reset => reg16[13].ACLR
reset => reg16[14].ACLR
reset => reg16[15].ACLR
reset => reg16[16].ACLR
reset => reg16[17].ACLR
reset => reg16[18].ACLR
reset => reg16[19].ACLR
reset => reg16[20].ACLR
reset => reg16[21].ACLR
reset => reg16[22].ACLR
reset => reg16[23].ACLR
reset => reg16[24].ACLR
reset => reg16[25].ACLR
reset => reg16[26].ACLR
reset => reg16[27].ACLR
reset => reg16[28].ACLR
reset => reg16[29].ACLR
reset => reg16[30].ACLR
reset => reg16[31].ACLR
reset => reg15[0].ACLR
reset => reg15[1].ACLR
reset => reg15[2].ACLR
reset => reg15[3].ACLR
reset => reg15[4].ACLR
reset => reg15[5].ACLR
reset => reg15[6].ACLR
reset => reg15[7].ACLR
reset => reg15[8].ACLR
reset => reg15[9].ACLR
reset => reg15[10].ACLR
reset => reg15[11].ACLR
reset => reg15[12].ACLR
reset => reg15[13].ACLR
reset => reg15[14].ACLR
reset => reg15[15].ACLR
reset => reg15[16].ACLR
reset => reg15[17].ACLR
reset => reg15[18].ACLR
reset => reg15[19].ACLR
reset => reg15[20].ACLR
reset => reg15[21].ACLR
reset => reg15[22].ACLR
reset => reg15[23].ACLR
reset => reg15[24].ACLR
reset => reg15[25].ACLR
reset => reg15[26].ACLR
reset => reg15[27].ACLR
reset => reg15[28].ACLR
reset => reg15[29].ACLR
reset => reg15[30].ACLR
reset => reg15[31].ACLR
reset => reg14[0].ACLR
reset => reg14[1].ACLR
reset => reg14[2].ACLR
reset => reg14[3].ACLR
reset => reg14[4].ACLR
reset => reg14[5].ACLR
reset => reg14[6].ACLR
reset => reg14[7].ACLR
reset => reg14[8].ACLR
reset => reg14[9].ACLR
reset => reg14[10].ACLR
reset => reg14[11].ACLR
reset => reg14[12].ACLR
reset => reg14[13].ACLR
reset => reg14[14].ACLR
reset => reg14[15].ACLR
reset => reg14[16].ACLR
reset => reg14[17].ACLR
reset => reg14[18].ACLR
reset => reg14[19].ACLR
reset => reg14[20].ACLR
reset => reg14[21].ACLR
reset => reg14[22].ACLR
reset => reg14[23].ACLR
reset => reg14[24].ACLR
reset => reg14[25].ACLR
reset => reg14[26].ACLR
reset => reg14[27].ACLR
reset => reg14[28].ACLR
reset => reg14[29].ACLR
reset => reg14[30].ACLR
reset => reg14[31].ACLR
reset => reg13[0].ACLR
reset => reg13[1].ACLR
reset => reg13[2].ACLR
reset => reg13[3].ACLR
reset => reg13[4].ACLR
reset => reg13[5].ACLR
reset => reg13[6].ACLR
reset => reg13[7].ACLR
reset => reg13[8].ACLR
reset => reg13[9].ACLR
reset => reg13[10].ACLR
reset => reg13[11].ACLR
reset => reg13[12].ACLR
reset => reg13[13].ACLR
reset => reg13[14].ACLR
reset => reg13[15].ACLR
reset => reg13[16].ACLR
reset => reg13[17].ACLR
reset => reg13[18].ACLR
reset => reg13[19].ACLR
reset => reg13[20].ACLR
reset => reg13[21].ACLR
reset => reg13[22].ACLR
reset => reg13[23].ACLR
reset => reg13[24].ACLR
reset => reg13[25].ACLR
reset => reg13[26].ACLR
reset => reg13[27].ACLR
reset => reg13[28].ACLR
reset => reg13[29].ACLR
reset => reg13[30].ACLR
reset => reg13[31].ACLR
reset => reg12[0].ACLR
reset => reg12[1].ACLR
reset => reg12[2].ACLR
reset => reg12[3].ACLR
reset => reg12[4].ACLR
reset => reg12[5].ACLR
reset => reg12[6].ACLR
reset => reg12[7].ACLR
reset => reg12[8].ACLR
reset => reg12[9].ACLR
reset => reg12[10].ACLR
reset => reg12[11].ACLR
reset => reg12[12].ACLR
reset => reg12[13].ACLR
reset => reg12[14].ACLR
reset => reg12[15].ACLR
reset => reg12[16].ACLR
reset => reg12[17].ACLR
reset => reg12[18].ACLR
reset => reg12[19].ACLR
reset => reg12[20].ACLR
reset => reg12[21].ACLR
reset => reg12[22].ACLR
reset => reg12[23].ACLR
reset => reg12[24].ACLR
reset => reg12[25].ACLR
reset => reg12[26].ACLR
reset => reg12[27].ACLR
reset => reg12[28].ACLR
reset => reg12[29].ACLR
reset => reg12[30].ACLR
reset => reg12[31].ACLR
reset => reg11[0].ACLR
reset => reg11[1].ACLR
reset => reg11[2].ACLR
reset => reg11[3].ACLR
reset => reg11[4].ACLR
reset => reg11[5].ACLR
reset => reg11[6].ACLR
reset => reg11[7].ACLR
reset => reg11[8].ACLR
reset => reg11[9].ACLR
reset => reg11[10].ACLR
reset => reg11[11].ACLR
reset => reg11[12].ACLR
reset => reg11[13].ACLR
reset => reg11[14].ACLR
reset => reg11[15].ACLR
reset => reg11[16].ACLR
reset => reg11[17].ACLR
reset => reg11[18].ACLR
reset => reg11[19].ACLR
reset => reg11[20].ACLR
reset => reg11[21].ACLR
reset => reg11[22].ACLR
reset => reg11[23].ACLR
reset => reg11[24].ACLR
reset => reg11[25].ACLR
reset => reg11[26].ACLR
reset => reg11[27].ACLR
reset => reg11[28].ACLR
reset => reg11[29].ACLR
reset => reg11[30].ACLR
reset => reg11[31].ACLR
reset => reg10[0].ACLR
reset => reg10[1].ACLR
reset => reg10[2].ACLR
reset => reg10[3].ACLR
reset => reg10[4].ACLR
reset => reg10[5].ACLR
reset => reg10[6].ACLR
reset => reg10[7].ACLR
reset => reg10[8].ACLR
reset => reg10[9].ACLR
reset => reg10[10].ACLR
reset => reg10[11].ACLR
reset => reg10[12].ACLR
reset => reg10[13].ACLR
reset => reg10[14].ACLR
reset => reg10[15].ACLR
reset => reg10[16].ACLR
reset => reg10[17].ACLR
reset => reg10[18].ACLR
reset => reg10[19].ACLR
reset => reg10[20].ACLR
reset => reg10[21].ACLR
reset => reg10[22].ACLR
reset => reg10[23].ACLR
reset => reg10[24].ACLR
reset => reg10[25].ACLR
reset => reg10[26].ACLR
reset => reg10[27].ACLR
reset => reg10[28].ACLR
reset => reg10[29].ACLR
reset => reg10[30].ACLR
reset => reg10[31].ACLR
reset => reg09[0].ACLR
reset => reg09[1].ACLR
reset => reg09[2].ACLR
reset => reg09[3].ACLR
reset => reg09[4].ACLR
reset => reg09[5].ACLR
reset => reg09[6].ACLR
reset => reg09[7].ACLR
reset => reg09[8].ACLR
reset => reg09[9].ACLR
reset => reg09[10].ACLR
reset => reg09[11].ACLR
reset => reg09[12].ACLR
reset => reg09[13].ACLR
reset => reg09[14].ACLR
reset => reg09[15].ACLR
reset => reg09[16].ACLR
reset => reg09[17].ACLR
reset => reg09[18].ACLR
reset => reg09[19].ACLR
reset => reg09[20].ACLR
reset => reg09[21].ACLR
reset => reg09[22].ACLR
reset => reg09[23].ACLR
reset => reg09[24].ACLR
reset => reg09[25].ACLR
reset => reg09[26].ACLR
reset => reg09[27].ACLR
reset => reg09[28].ACLR
reset => reg09[29].ACLR
reset => reg09[30].ACLR
reset => reg09[31].ACLR
reset => reg08[0].ACLR
reset => reg08[1].ACLR
reset => reg08[2].ACLR
reset => reg08[3].ACLR
reset => reg08[4].ACLR
reset => reg08[5].ACLR
reset => reg08[6].ACLR
reset => reg08[7].ACLR
reset => reg08[8].ACLR
reset => reg08[9].ACLR
reset => reg08[10].ACLR
reset => reg08[11].ACLR
reset => reg08[12].ACLR
reset => reg08[13].ACLR
reset => reg08[14].ACLR
reset => reg08[15].ACLR
reset => reg08[16].ACLR
reset => reg08[17].ACLR
reset => reg08[18].ACLR
reset => reg08[19].ACLR
reset => reg08[20].ACLR
reset => reg08[21].ACLR
reset => reg08[22].ACLR
reset => reg08[23].ACLR
reset => reg08[24].ACLR
reset => reg08[25].ACLR
reset => reg08[26].ACLR
reset => reg08[27].ACLR
reset => reg08[28].ACLR
reset => reg08[29].ACLR
reset => reg08[30].ACLR
reset => reg08[31].ACLR
reset => reg07[0].ACLR
reset => reg07[1].ACLR
reset => reg07[2].ACLR
reset => reg07[3].ACLR
reset => reg07[4].ACLR
reset => reg07[5].ACLR
reset => reg07[6].ACLR
reset => reg07[7].ACLR
reset => reg07[8].ACLR
reset => reg07[9].ACLR
reset => reg07[10].ACLR
reset => reg07[11].ACLR
reset => reg07[12].ACLR
reset => reg07[13].ACLR
reset => reg07[14].ACLR
reset => reg07[15].ACLR
reset => reg07[16].ACLR
reset => reg07[17].ACLR
reset => reg07[18].ACLR
reset => reg07[19].ACLR
reset => reg07[20].ACLR
reset => reg07[21].ACLR
reset => reg07[22].ACLR
reset => reg07[23].ACLR
reset => reg07[24].ACLR
reset => reg07[25].ACLR
reset => reg07[26].ACLR
reset => reg07[27].ACLR
reset => reg07[28].ACLR
reset => reg07[29].ACLR
reset => reg07[30].ACLR
reset => reg07[31].ACLR
reset => reg06[0].ACLR
reset => reg06[1].ACLR
reset => reg06[2].ACLR
reset => reg06[3].ACLR
reset => reg06[4].ACLR
reset => reg06[5].ACLR
reset => reg06[6].ACLR
reset => reg06[7].ACLR
reset => reg06[8].ACLR
reset => reg06[9].ACLR
reset => reg06[10].ACLR
reset => reg06[11].ACLR
reset => reg06[12].ACLR
reset => reg06[13].ACLR
reset => reg06[14].ACLR
reset => reg06[15].ACLR
reset => reg06[16].ACLR
reset => reg06[17].ACLR
reset => reg06[18].ACLR
reset => reg06[19].ACLR
reset => reg06[20].ACLR
reset => reg06[21].ACLR
reset => reg06[22].ACLR
reset => reg06[23].ACLR
reset => reg06[24].ACLR
reset => reg06[25].ACLR
reset => reg06[26].ACLR
reset => reg06[27].ACLR
reset => reg06[28].ACLR
reset => reg06[29].ACLR
reset => reg06[30].ACLR
reset => reg06[31].ACLR
reset => reg05[0].ACLR
reset => reg05[1].ACLR
reset => reg05[2].ACLR
reset => reg05[3].ACLR
reset => reg05[4].ACLR
reset => reg05[5].ACLR
reset => reg05[6].ACLR
reset => reg05[7].ACLR
reset => reg05[8].ACLR
reset => reg05[9].ACLR
reset => reg05[10].ACLR
reset => reg05[11].ACLR
reset => reg05[12].ACLR
reset => reg05[13].ACLR
reset => reg05[14].ACLR
reset => reg05[15].ACLR
reset => reg05[16].ACLR
reset => reg05[17].ACLR
reset => reg05[18].ACLR
reset => reg05[19].ACLR
reset => reg05[20].ACLR
reset => reg05[21].ACLR
reset => reg05[22].ACLR
reset => reg05[23].ACLR
reset => reg05[24].ACLR
reset => reg05[25].ACLR
reset => reg05[26].ACLR
reset => reg05[27].ACLR
reset => reg05[28].ACLR
reset => reg05[29].ACLR
reset => reg05[30].ACLR
reset => reg05[31].ACLR
reset => reg04[0].ACLR
reset => reg04[1].ACLR
reset => reg04[2].ACLR
reset => reg04[3].ACLR
reset => reg04[4].ACLR
reset => reg04[5].ACLR
reset => reg04[6].ACLR
reset => reg04[7].ACLR
reset => reg04[8].ACLR
reset => reg04[9].ACLR
reset => reg04[10].ACLR
reset => reg04[11].ACLR
reset => reg04[12].ACLR
reset => reg04[13].ACLR
reset => reg04[14].ACLR
reset => reg04[15].ACLR
reset => reg04[16].ACLR
reset => reg04[17].ACLR
reset => reg04[18].ACLR
reset => reg04[19].ACLR
reset => reg04[20].ACLR
reset => reg04[21].ACLR
reset => reg04[22].ACLR
reset => reg04[23].ACLR
reset => reg04[24].ACLR
reset => reg04[25].ACLR
reset => reg04[26].ACLR
reset => reg04[27].ACLR
reset => reg04[28].ACLR
reset => reg04[29].ACLR
reset => reg04[30].ACLR
reset => reg04[31].ACLR
reset => reg03[0].ACLR
reset => reg03[1].ACLR
reset => reg03[2].ACLR
reset => reg03[3].ACLR
reset => reg03[4].ACLR
reset => reg03[5].ACLR
reset => reg03[6].ACLR
reset => reg03[7].ACLR
reset => reg03[8].ACLR
reset => reg03[9].ACLR
reset => reg03[10].ACLR
reset => reg03[11].ACLR
reset => reg03[12].ACLR
reset => reg03[13].ACLR
reset => reg03[14].ACLR
reset => reg03[15].ACLR
reset => reg03[16].ACLR
reset => reg03[17].ACLR
reset => reg03[18].ACLR
reset => reg03[19].ACLR
reset => reg03[20].ACLR
reset => reg03[21].ACLR
reset => reg03[22].ACLR
reset => reg03[23].ACLR
reset => reg03[24].ACLR
reset => reg03[25].ACLR
reset => reg03[26].ACLR
reset => reg03[27].ACLR
reset => reg03[28].ACLR
reset => reg03[29].ACLR
reset => reg03[30].ACLR
reset => reg03[31].ACLR
reset => reg02[0].ACLR
reset => reg02[1].ACLR
reset => reg02[2].ACLR
reset => reg02[3].ACLR
reset => reg02[4].ACLR
reset => reg02[5].ACLR
reset => reg02[6].ACLR
reset => reg02[7].ACLR
reset => reg02[8].ACLR
reset => reg02[9].ACLR
reset => reg02[10].ACLR
reset => reg02[11].ACLR
reset => reg02[12].ACLR
reset => reg02[13].ACLR
reset => reg02[14].ACLR
reset => reg02[15].ACLR
reset => reg02[16].ACLR
reset => reg02[17].ACLR
reset => reg02[18].ACLR
reset => reg02[19].ACLR
reset => reg02[20].ACLR
reset => reg02[21].ACLR
reset => reg02[22].ACLR
reset => reg02[23].ACLR
reset => reg02[24].ACLR
reset => reg02[25].ACLR
reset => reg02[26].ACLR
reset => reg02[27].ACLR
reset => reg02[28].ACLR
reset => reg02[29].ACLR
reset => reg02[30].ACLR
reset => reg02[31].ACLR
reset => reg01[0].ACLR
reset => reg01[1].ACLR
reset => reg01[2].ACLR
reset => reg01[3].ACLR
reset => reg01[4].ACLR
reset => reg01[5].ACLR
reset => reg01[6].ACLR
reset => reg01[7].ACLR
reset => reg01[8].ACLR
reset => reg01[9].ACLR
reset => reg01[10].ACLR
reset => reg01[11].ACLR
reset => reg01[12].ACLR
reset => reg01[13].ACLR
reset => reg01[14].ACLR
reset => reg01[15].ACLR
reset => reg01[16].ACLR
reset => reg01[17].ACLR
reset => reg01[18].ACLR
reset => reg01[19].ACLR
reset => reg01[20].ACLR
reset => reg01[21].ACLR
reset => reg01[22].ACLR
reset => reg01[23].ACLR
reset => reg01[24].ACLR
reset => reg01[25].ACLR
reset => reg01[26].ACLR
reset => reg01[27].ACLR
reset => reg01[28].ACLR
reset => reg01[29].ACLR
reset => reg01[30].ACLR
reset => reg01[31].ACLR
rs1_addr[0] => Mux0.IN5
rs1_addr[0] => Mux1.IN5
rs1_addr[0] => Mux2.IN5
rs1_addr[0] => Mux3.IN5
rs1_addr[0] => Mux4.IN5
rs1_addr[0] => Mux5.IN5
rs1_addr[0] => Mux6.IN5
rs1_addr[0] => Mux7.IN5
rs1_addr[0] => Mux8.IN5
rs1_addr[0] => Mux9.IN5
rs1_addr[0] => Mux10.IN5
rs1_addr[0] => Mux11.IN5
rs1_addr[0] => Mux12.IN5
rs1_addr[0] => Mux13.IN5
rs1_addr[0] => Mux14.IN5
rs1_addr[0] => Mux15.IN5
rs1_addr[0] => Mux16.IN5
rs1_addr[0] => Mux17.IN5
rs1_addr[0] => Mux18.IN5
rs1_addr[0] => Mux19.IN5
rs1_addr[0] => Mux20.IN5
rs1_addr[0] => Mux21.IN5
rs1_addr[0] => Mux22.IN5
rs1_addr[0] => Mux23.IN5
rs1_addr[0] => Mux24.IN5
rs1_addr[0] => Mux25.IN5
rs1_addr[0] => Mux26.IN5
rs1_addr[0] => Mux27.IN5
rs1_addr[0] => Mux28.IN5
rs1_addr[0] => Mux29.IN5
rs1_addr[0] => Mux30.IN5
rs1_addr[0] => Mux31.IN5
rs1_addr[1] => Mux0.IN4
rs1_addr[1] => Mux1.IN4
rs1_addr[1] => Mux2.IN4
rs1_addr[1] => Mux3.IN4
rs1_addr[1] => Mux4.IN4
rs1_addr[1] => Mux5.IN4
rs1_addr[1] => Mux6.IN4
rs1_addr[1] => Mux7.IN4
rs1_addr[1] => Mux8.IN4
rs1_addr[1] => Mux9.IN4
rs1_addr[1] => Mux10.IN4
rs1_addr[1] => Mux11.IN4
rs1_addr[1] => Mux12.IN4
rs1_addr[1] => Mux13.IN4
rs1_addr[1] => Mux14.IN4
rs1_addr[1] => Mux15.IN4
rs1_addr[1] => Mux16.IN4
rs1_addr[1] => Mux17.IN4
rs1_addr[1] => Mux18.IN4
rs1_addr[1] => Mux19.IN4
rs1_addr[1] => Mux20.IN4
rs1_addr[1] => Mux21.IN4
rs1_addr[1] => Mux22.IN4
rs1_addr[1] => Mux23.IN4
rs1_addr[1] => Mux24.IN4
rs1_addr[1] => Mux25.IN4
rs1_addr[1] => Mux26.IN4
rs1_addr[1] => Mux27.IN4
rs1_addr[1] => Mux28.IN4
rs1_addr[1] => Mux29.IN4
rs1_addr[1] => Mux30.IN4
rs1_addr[1] => Mux31.IN4
rs1_addr[2] => Mux0.IN3
rs1_addr[2] => Mux1.IN3
rs1_addr[2] => Mux2.IN3
rs1_addr[2] => Mux3.IN3
rs1_addr[2] => Mux4.IN3
rs1_addr[2] => Mux5.IN3
rs1_addr[2] => Mux6.IN3
rs1_addr[2] => Mux7.IN3
rs1_addr[2] => Mux8.IN3
rs1_addr[2] => Mux9.IN3
rs1_addr[2] => Mux10.IN3
rs1_addr[2] => Mux11.IN3
rs1_addr[2] => Mux12.IN3
rs1_addr[2] => Mux13.IN3
rs1_addr[2] => Mux14.IN3
rs1_addr[2] => Mux15.IN3
rs1_addr[2] => Mux16.IN3
rs1_addr[2] => Mux17.IN3
rs1_addr[2] => Mux18.IN3
rs1_addr[2] => Mux19.IN3
rs1_addr[2] => Mux20.IN3
rs1_addr[2] => Mux21.IN3
rs1_addr[2] => Mux22.IN3
rs1_addr[2] => Mux23.IN3
rs1_addr[2] => Mux24.IN3
rs1_addr[2] => Mux25.IN3
rs1_addr[2] => Mux26.IN3
rs1_addr[2] => Mux27.IN3
rs1_addr[2] => Mux28.IN3
rs1_addr[2] => Mux29.IN3
rs1_addr[2] => Mux30.IN3
rs1_addr[2] => Mux31.IN3
rs1_addr[3] => Mux0.IN2
rs1_addr[3] => Mux1.IN2
rs1_addr[3] => Mux2.IN2
rs1_addr[3] => Mux3.IN2
rs1_addr[3] => Mux4.IN2
rs1_addr[3] => Mux5.IN2
rs1_addr[3] => Mux6.IN2
rs1_addr[3] => Mux7.IN2
rs1_addr[3] => Mux8.IN2
rs1_addr[3] => Mux9.IN2
rs1_addr[3] => Mux10.IN2
rs1_addr[3] => Mux11.IN2
rs1_addr[3] => Mux12.IN2
rs1_addr[3] => Mux13.IN2
rs1_addr[3] => Mux14.IN2
rs1_addr[3] => Mux15.IN2
rs1_addr[3] => Mux16.IN2
rs1_addr[3] => Mux17.IN2
rs1_addr[3] => Mux18.IN2
rs1_addr[3] => Mux19.IN2
rs1_addr[3] => Mux20.IN2
rs1_addr[3] => Mux21.IN2
rs1_addr[3] => Mux22.IN2
rs1_addr[3] => Mux23.IN2
rs1_addr[3] => Mux24.IN2
rs1_addr[3] => Mux25.IN2
rs1_addr[3] => Mux26.IN2
rs1_addr[3] => Mux27.IN2
rs1_addr[3] => Mux28.IN2
rs1_addr[3] => Mux29.IN2
rs1_addr[3] => Mux30.IN2
rs1_addr[3] => Mux31.IN2
rs1_addr[4] => Mux0.IN1
rs1_addr[4] => Mux1.IN1
rs1_addr[4] => Mux2.IN1
rs1_addr[4] => Mux3.IN1
rs1_addr[4] => Mux4.IN1
rs1_addr[4] => Mux5.IN1
rs1_addr[4] => Mux6.IN1
rs1_addr[4] => Mux7.IN1
rs1_addr[4] => Mux8.IN1
rs1_addr[4] => Mux9.IN1
rs1_addr[4] => Mux10.IN1
rs1_addr[4] => Mux11.IN1
rs1_addr[4] => Mux12.IN1
rs1_addr[4] => Mux13.IN1
rs1_addr[4] => Mux14.IN1
rs1_addr[4] => Mux15.IN1
rs1_addr[4] => Mux16.IN1
rs1_addr[4] => Mux17.IN1
rs1_addr[4] => Mux18.IN1
rs1_addr[4] => Mux19.IN1
rs1_addr[4] => Mux20.IN1
rs1_addr[4] => Mux21.IN1
rs1_addr[4] => Mux22.IN1
rs1_addr[4] => Mux23.IN1
rs1_addr[4] => Mux24.IN1
rs1_addr[4] => Mux25.IN1
rs1_addr[4] => Mux26.IN1
rs1_addr[4] => Mux27.IN1
rs1_addr[4] => Mux28.IN1
rs1_addr[4] => Mux29.IN1
rs1_addr[4] => Mux30.IN1
rs1_addr[4] => Mux31.IN1
rs2_addr[0] => Mux32.IN5
rs2_addr[0] => Mux33.IN5
rs2_addr[0] => Mux34.IN5
rs2_addr[0] => Mux35.IN5
rs2_addr[0] => Mux36.IN5
rs2_addr[0] => Mux37.IN5
rs2_addr[0] => Mux38.IN5
rs2_addr[0] => Mux39.IN5
rs2_addr[0] => Mux40.IN5
rs2_addr[0] => Mux41.IN5
rs2_addr[0] => Mux42.IN5
rs2_addr[0] => Mux43.IN5
rs2_addr[0] => Mux44.IN5
rs2_addr[0] => Mux45.IN5
rs2_addr[0] => Mux46.IN5
rs2_addr[0] => Mux47.IN5
rs2_addr[0] => Mux48.IN5
rs2_addr[0] => Mux49.IN5
rs2_addr[0] => Mux50.IN5
rs2_addr[0] => Mux51.IN5
rs2_addr[0] => Mux52.IN5
rs2_addr[0] => Mux53.IN5
rs2_addr[0] => Mux54.IN5
rs2_addr[0] => Mux55.IN5
rs2_addr[0] => Mux56.IN5
rs2_addr[0] => Mux57.IN5
rs2_addr[0] => Mux58.IN5
rs2_addr[0] => Mux59.IN5
rs2_addr[0] => Mux60.IN5
rs2_addr[0] => Mux61.IN5
rs2_addr[0] => Mux62.IN5
rs2_addr[0] => Mux63.IN5
rs2_addr[1] => Mux32.IN4
rs2_addr[1] => Mux33.IN4
rs2_addr[1] => Mux34.IN4
rs2_addr[1] => Mux35.IN4
rs2_addr[1] => Mux36.IN4
rs2_addr[1] => Mux37.IN4
rs2_addr[1] => Mux38.IN4
rs2_addr[1] => Mux39.IN4
rs2_addr[1] => Mux40.IN4
rs2_addr[1] => Mux41.IN4
rs2_addr[1] => Mux42.IN4
rs2_addr[1] => Mux43.IN4
rs2_addr[1] => Mux44.IN4
rs2_addr[1] => Mux45.IN4
rs2_addr[1] => Mux46.IN4
rs2_addr[1] => Mux47.IN4
rs2_addr[1] => Mux48.IN4
rs2_addr[1] => Mux49.IN4
rs2_addr[1] => Mux50.IN4
rs2_addr[1] => Mux51.IN4
rs2_addr[1] => Mux52.IN4
rs2_addr[1] => Mux53.IN4
rs2_addr[1] => Mux54.IN4
rs2_addr[1] => Mux55.IN4
rs2_addr[1] => Mux56.IN4
rs2_addr[1] => Mux57.IN4
rs2_addr[1] => Mux58.IN4
rs2_addr[1] => Mux59.IN4
rs2_addr[1] => Mux60.IN4
rs2_addr[1] => Mux61.IN4
rs2_addr[1] => Mux62.IN4
rs2_addr[1] => Mux63.IN4
rs2_addr[2] => Mux32.IN3
rs2_addr[2] => Mux33.IN3
rs2_addr[2] => Mux34.IN3
rs2_addr[2] => Mux35.IN3
rs2_addr[2] => Mux36.IN3
rs2_addr[2] => Mux37.IN3
rs2_addr[2] => Mux38.IN3
rs2_addr[2] => Mux39.IN3
rs2_addr[2] => Mux40.IN3
rs2_addr[2] => Mux41.IN3
rs2_addr[2] => Mux42.IN3
rs2_addr[2] => Mux43.IN3
rs2_addr[2] => Mux44.IN3
rs2_addr[2] => Mux45.IN3
rs2_addr[2] => Mux46.IN3
rs2_addr[2] => Mux47.IN3
rs2_addr[2] => Mux48.IN3
rs2_addr[2] => Mux49.IN3
rs2_addr[2] => Mux50.IN3
rs2_addr[2] => Mux51.IN3
rs2_addr[2] => Mux52.IN3
rs2_addr[2] => Mux53.IN3
rs2_addr[2] => Mux54.IN3
rs2_addr[2] => Mux55.IN3
rs2_addr[2] => Mux56.IN3
rs2_addr[2] => Mux57.IN3
rs2_addr[2] => Mux58.IN3
rs2_addr[2] => Mux59.IN3
rs2_addr[2] => Mux60.IN3
rs2_addr[2] => Mux61.IN3
rs2_addr[2] => Mux62.IN3
rs2_addr[2] => Mux63.IN3
rs2_addr[3] => Mux32.IN2
rs2_addr[3] => Mux33.IN2
rs2_addr[3] => Mux34.IN2
rs2_addr[3] => Mux35.IN2
rs2_addr[3] => Mux36.IN2
rs2_addr[3] => Mux37.IN2
rs2_addr[3] => Mux38.IN2
rs2_addr[3] => Mux39.IN2
rs2_addr[3] => Mux40.IN2
rs2_addr[3] => Mux41.IN2
rs2_addr[3] => Mux42.IN2
rs2_addr[3] => Mux43.IN2
rs2_addr[3] => Mux44.IN2
rs2_addr[3] => Mux45.IN2
rs2_addr[3] => Mux46.IN2
rs2_addr[3] => Mux47.IN2
rs2_addr[3] => Mux48.IN2
rs2_addr[3] => Mux49.IN2
rs2_addr[3] => Mux50.IN2
rs2_addr[3] => Mux51.IN2
rs2_addr[3] => Mux52.IN2
rs2_addr[3] => Mux53.IN2
rs2_addr[3] => Mux54.IN2
rs2_addr[3] => Mux55.IN2
rs2_addr[3] => Mux56.IN2
rs2_addr[3] => Mux57.IN2
rs2_addr[3] => Mux58.IN2
rs2_addr[3] => Mux59.IN2
rs2_addr[3] => Mux60.IN2
rs2_addr[3] => Mux61.IN2
rs2_addr[3] => Mux62.IN2
rs2_addr[3] => Mux63.IN2
rs2_addr[4] => Mux32.IN1
rs2_addr[4] => Mux33.IN1
rs2_addr[4] => Mux34.IN1
rs2_addr[4] => Mux35.IN1
rs2_addr[4] => Mux36.IN1
rs2_addr[4] => Mux37.IN1
rs2_addr[4] => Mux38.IN1
rs2_addr[4] => Mux39.IN1
rs2_addr[4] => Mux40.IN1
rs2_addr[4] => Mux41.IN1
rs2_addr[4] => Mux42.IN1
rs2_addr[4] => Mux43.IN1
rs2_addr[4] => Mux44.IN1
rs2_addr[4] => Mux45.IN1
rs2_addr[4] => Mux46.IN1
rs2_addr[4] => Mux47.IN1
rs2_addr[4] => Mux48.IN1
rs2_addr[4] => Mux49.IN1
rs2_addr[4] => Mux50.IN1
rs2_addr[4] => Mux51.IN1
rs2_addr[4] => Mux52.IN1
rs2_addr[4] => Mux53.IN1
rs2_addr[4] => Mux54.IN1
rs2_addr[4] => Mux55.IN1
rs2_addr[4] => Mux56.IN1
rs2_addr[4] => Mux57.IN1
rs2_addr[4] => Mux58.IN1
rs2_addr[4] => Mux59.IN1
rs2_addr[4] => Mux60.IN1
rs2_addr[4] => Mux61.IN1
rs2_addr[4] => Mux62.IN1
rs2_addr[4] => Mux63.IN1
rd_addr[0] => Decoder1.IN4
rd_addr[1] => Decoder1.IN3
rd_addr[2] => Decoder1.IN2
rd_addr[3] => Decoder1.IN1
rd_addr[4] => Decoder1.IN0
in[0] => reg31.DATAB
in[0] => reg30.DATAB
in[0] => reg29.DATAB
in[0] => reg28.DATAB
in[0] => reg27.DATAB
in[0] => reg26.DATAB
in[0] => reg25.DATAB
in[0] => reg24.DATAB
in[0] => reg23.DATAB
in[0] => reg22.DATAB
in[0] => reg21.DATAB
in[0] => reg20.DATAB
in[0] => reg19.DATAB
in[0] => reg18.DATAB
in[0] => reg17.DATAB
in[0] => reg16.DATAB
in[0] => reg15.DATAB
in[0] => reg14.DATAB
in[0] => reg13.DATAB
in[0] => reg12.DATAB
in[0] => reg11.DATAB
in[0] => reg10.DATAB
in[0] => reg09.DATAB
in[0] => reg08.DATAB
in[0] => reg07.DATAB
in[0] => reg06.DATAB
in[0] => reg05.DATAB
in[0] => reg04.DATAB
in[0] => reg03.DATAB
in[0] => reg02.DATAB
in[0] => reg01.DATAB
in[1] => reg31.DATAB
in[1] => reg30.DATAB
in[1] => reg29.DATAB
in[1] => reg28.DATAB
in[1] => reg27.DATAB
in[1] => reg26.DATAB
in[1] => reg25.DATAB
in[1] => reg24.DATAB
in[1] => reg23.DATAB
in[1] => reg22.DATAB
in[1] => reg21.DATAB
in[1] => reg20.DATAB
in[1] => reg19.DATAB
in[1] => reg18.DATAB
in[1] => reg17.DATAB
in[1] => reg16.DATAB
in[1] => reg15.DATAB
in[1] => reg14.DATAB
in[1] => reg13.DATAB
in[1] => reg12.DATAB
in[1] => reg11.DATAB
in[1] => reg10.DATAB
in[1] => reg09.DATAB
in[1] => reg08.DATAB
in[1] => reg07.DATAB
in[1] => reg06.DATAB
in[1] => reg05.DATAB
in[1] => reg04.DATAB
in[1] => reg03.DATAB
in[1] => reg02.DATAB
in[1] => reg01.DATAB
in[2] => reg31.DATAB
in[2] => reg30.DATAB
in[2] => reg29.DATAB
in[2] => reg28.DATAB
in[2] => reg27.DATAB
in[2] => reg26.DATAB
in[2] => reg25.DATAB
in[2] => reg24.DATAB
in[2] => reg23.DATAB
in[2] => reg22.DATAB
in[2] => reg21.DATAB
in[2] => reg20.DATAB
in[2] => reg19.DATAB
in[2] => reg18.DATAB
in[2] => reg17.DATAB
in[2] => reg16.DATAB
in[2] => reg15.DATAB
in[2] => reg14.DATAB
in[2] => reg13.DATAB
in[2] => reg12.DATAB
in[2] => reg11.DATAB
in[2] => reg10.DATAB
in[2] => reg09.DATAB
in[2] => reg08.DATAB
in[2] => reg07.DATAB
in[2] => reg06.DATAB
in[2] => reg05.DATAB
in[2] => reg04.DATAB
in[2] => reg03.DATAB
in[2] => reg02.DATAB
in[2] => reg01.DATAB
in[3] => reg31.DATAB
in[3] => reg30.DATAB
in[3] => reg29.DATAB
in[3] => reg28.DATAB
in[3] => reg27.DATAB
in[3] => reg26.DATAB
in[3] => reg25.DATAB
in[3] => reg24.DATAB
in[3] => reg23.DATAB
in[3] => reg22.DATAB
in[3] => reg21.DATAB
in[3] => reg20.DATAB
in[3] => reg19.DATAB
in[3] => reg18.DATAB
in[3] => reg17.DATAB
in[3] => reg16.DATAB
in[3] => reg15.DATAB
in[3] => reg14.DATAB
in[3] => reg13.DATAB
in[3] => reg12.DATAB
in[3] => reg11.DATAB
in[3] => reg10.DATAB
in[3] => reg09.DATAB
in[3] => reg08.DATAB
in[3] => reg07.DATAB
in[3] => reg06.DATAB
in[3] => reg05.DATAB
in[3] => reg04.DATAB
in[3] => reg03.DATAB
in[3] => reg02.DATAB
in[3] => reg01.DATAB
in[4] => reg31.DATAB
in[4] => reg30.DATAB
in[4] => reg29.DATAB
in[4] => reg28.DATAB
in[4] => reg27.DATAB
in[4] => reg26.DATAB
in[4] => reg25.DATAB
in[4] => reg24.DATAB
in[4] => reg23.DATAB
in[4] => reg22.DATAB
in[4] => reg21.DATAB
in[4] => reg20.DATAB
in[4] => reg19.DATAB
in[4] => reg18.DATAB
in[4] => reg17.DATAB
in[4] => reg16.DATAB
in[4] => reg15.DATAB
in[4] => reg14.DATAB
in[4] => reg13.DATAB
in[4] => reg12.DATAB
in[4] => reg11.DATAB
in[4] => reg10.DATAB
in[4] => reg09.DATAB
in[4] => reg08.DATAB
in[4] => reg07.DATAB
in[4] => reg06.DATAB
in[4] => reg05.DATAB
in[4] => reg04.DATAB
in[4] => reg03.DATAB
in[4] => reg02.DATAB
in[4] => reg01.DATAB
in[5] => reg31.DATAB
in[5] => reg30.DATAB
in[5] => reg29.DATAB
in[5] => reg28.DATAB
in[5] => reg27.DATAB
in[5] => reg26.DATAB
in[5] => reg25.DATAB
in[5] => reg24.DATAB
in[5] => reg23.DATAB
in[5] => reg22.DATAB
in[5] => reg21.DATAB
in[5] => reg20.DATAB
in[5] => reg19.DATAB
in[5] => reg18.DATAB
in[5] => reg17.DATAB
in[5] => reg16.DATAB
in[5] => reg15.DATAB
in[5] => reg14.DATAB
in[5] => reg13.DATAB
in[5] => reg12.DATAB
in[5] => reg11.DATAB
in[5] => reg10.DATAB
in[5] => reg09.DATAB
in[5] => reg08.DATAB
in[5] => reg07.DATAB
in[5] => reg06.DATAB
in[5] => reg05.DATAB
in[5] => reg04.DATAB
in[5] => reg03.DATAB
in[5] => reg02.DATAB
in[5] => reg01.DATAB
in[6] => reg31.DATAB
in[6] => reg30.DATAB
in[6] => reg29.DATAB
in[6] => reg28.DATAB
in[6] => reg27.DATAB
in[6] => reg26.DATAB
in[6] => reg25.DATAB
in[6] => reg24.DATAB
in[6] => reg23.DATAB
in[6] => reg22.DATAB
in[6] => reg21.DATAB
in[6] => reg20.DATAB
in[6] => reg19.DATAB
in[6] => reg18.DATAB
in[6] => reg17.DATAB
in[6] => reg16.DATAB
in[6] => reg15.DATAB
in[6] => reg14.DATAB
in[6] => reg13.DATAB
in[6] => reg12.DATAB
in[6] => reg11.DATAB
in[6] => reg10.DATAB
in[6] => reg09.DATAB
in[6] => reg08.DATAB
in[6] => reg07.DATAB
in[6] => reg06.DATAB
in[6] => reg05.DATAB
in[6] => reg04.DATAB
in[6] => reg03.DATAB
in[6] => reg02.DATAB
in[6] => reg01.DATAB
in[7] => reg31.DATAB
in[7] => reg30.DATAB
in[7] => reg29.DATAB
in[7] => reg28.DATAB
in[7] => reg27.DATAB
in[7] => reg26.DATAB
in[7] => reg25.DATAB
in[7] => reg24.DATAB
in[7] => reg23.DATAB
in[7] => reg22.DATAB
in[7] => reg21.DATAB
in[7] => reg20.DATAB
in[7] => reg19.DATAB
in[7] => reg18.DATAB
in[7] => reg17.DATAB
in[7] => reg16.DATAB
in[7] => reg15.DATAB
in[7] => reg14.DATAB
in[7] => reg13.DATAB
in[7] => reg12.DATAB
in[7] => reg11.DATAB
in[7] => reg10.DATAB
in[7] => reg09.DATAB
in[7] => reg08.DATAB
in[7] => reg07.DATAB
in[7] => reg06.DATAB
in[7] => reg05.DATAB
in[7] => reg04.DATAB
in[7] => reg03.DATAB
in[7] => reg02.DATAB
in[7] => reg01.DATAB
in[8] => reg31.DATAB
in[8] => reg30.DATAB
in[8] => reg29.DATAB
in[8] => reg28.DATAB
in[8] => reg27.DATAB
in[8] => reg26.DATAB
in[8] => reg25.DATAB
in[8] => reg24.DATAB
in[8] => reg23.DATAB
in[8] => reg22.DATAB
in[8] => reg21.DATAB
in[8] => reg20.DATAB
in[8] => reg19.DATAB
in[8] => reg18.DATAB
in[8] => reg17.DATAB
in[8] => reg16.DATAB
in[8] => reg15.DATAB
in[8] => reg14.DATAB
in[8] => reg13.DATAB
in[8] => reg12.DATAB
in[8] => reg11.DATAB
in[8] => reg10.DATAB
in[8] => reg09.DATAB
in[8] => reg08.DATAB
in[8] => reg07.DATAB
in[8] => reg06.DATAB
in[8] => reg05.DATAB
in[8] => reg04.DATAB
in[8] => reg03.DATAB
in[8] => reg02.DATAB
in[8] => reg01.DATAB
in[9] => reg31.DATAB
in[9] => reg30.DATAB
in[9] => reg29.DATAB
in[9] => reg28.DATAB
in[9] => reg27.DATAB
in[9] => reg26.DATAB
in[9] => reg25.DATAB
in[9] => reg24.DATAB
in[9] => reg23.DATAB
in[9] => reg22.DATAB
in[9] => reg21.DATAB
in[9] => reg20.DATAB
in[9] => reg19.DATAB
in[9] => reg18.DATAB
in[9] => reg17.DATAB
in[9] => reg16.DATAB
in[9] => reg15.DATAB
in[9] => reg14.DATAB
in[9] => reg13.DATAB
in[9] => reg12.DATAB
in[9] => reg11.DATAB
in[9] => reg10.DATAB
in[9] => reg09.DATAB
in[9] => reg08.DATAB
in[9] => reg07.DATAB
in[9] => reg06.DATAB
in[9] => reg05.DATAB
in[9] => reg04.DATAB
in[9] => reg03.DATAB
in[9] => reg02.DATAB
in[9] => reg01.DATAB
in[10] => reg31.DATAB
in[10] => reg30.DATAB
in[10] => reg29.DATAB
in[10] => reg28.DATAB
in[10] => reg27.DATAB
in[10] => reg26.DATAB
in[10] => reg25.DATAB
in[10] => reg24.DATAB
in[10] => reg23.DATAB
in[10] => reg22.DATAB
in[10] => reg21.DATAB
in[10] => reg20.DATAB
in[10] => reg19.DATAB
in[10] => reg18.DATAB
in[10] => reg17.DATAB
in[10] => reg16.DATAB
in[10] => reg15.DATAB
in[10] => reg14.DATAB
in[10] => reg13.DATAB
in[10] => reg12.DATAB
in[10] => reg11.DATAB
in[10] => reg10.DATAB
in[10] => reg09.DATAB
in[10] => reg08.DATAB
in[10] => reg07.DATAB
in[10] => reg06.DATAB
in[10] => reg05.DATAB
in[10] => reg04.DATAB
in[10] => reg03.DATAB
in[10] => reg02.DATAB
in[10] => reg01.DATAB
in[11] => reg31.DATAB
in[11] => reg30.DATAB
in[11] => reg29.DATAB
in[11] => reg28.DATAB
in[11] => reg27.DATAB
in[11] => reg26.DATAB
in[11] => reg25.DATAB
in[11] => reg24.DATAB
in[11] => reg23.DATAB
in[11] => reg22.DATAB
in[11] => reg21.DATAB
in[11] => reg20.DATAB
in[11] => reg19.DATAB
in[11] => reg18.DATAB
in[11] => reg17.DATAB
in[11] => reg16.DATAB
in[11] => reg15.DATAB
in[11] => reg14.DATAB
in[11] => reg13.DATAB
in[11] => reg12.DATAB
in[11] => reg11.DATAB
in[11] => reg10.DATAB
in[11] => reg09.DATAB
in[11] => reg08.DATAB
in[11] => reg07.DATAB
in[11] => reg06.DATAB
in[11] => reg05.DATAB
in[11] => reg04.DATAB
in[11] => reg03.DATAB
in[11] => reg02.DATAB
in[11] => reg01.DATAB
in[12] => reg31.DATAB
in[12] => reg30.DATAB
in[12] => reg29.DATAB
in[12] => reg28.DATAB
in[12] => reg27.DATAB
in[12] => reg26.DATAB
in[12] => reg25.DATAB
in[12] => reg24.DATAB
in[12] => reg23.DATAB
in[12] => reg22.DATAB
in[12] => reg21.DATAB
in[12] => reg20.DATAB
in[12] => reg19.DATAB
in[12] => reg18.DATAB
in[12] => reg17.DATAB
in[12] => reg16.DATAB
in[12] => reg15.DATAB
in[12] => reg14.DATAB
in[12] => reg13.DATAB
in[12] => reg12.DATAB
in[12] => reg11.DATAB
in[12] => reg10.DATAB
in[12] => reg09.DATAB
in[12] => reg08.DATAB
in[12] => reg07.DATAB
in[12] => reg06.DATAB
in[12] => reg05.DATAB
in[12] => reg04.DATAB
in[12] => reg03.DATAB
in[12] => reg02.DATAB
in[12] => reg01.DATAB
in[13] => reg31.DATAB
in[13] => reg30.DATAB
in[13] => reg29.DATAB
in[13] => reg28.DATAB
in[13] => reg27.DATAB
in[13] => reg26.DATAB
in[13] => reg25.DATAB
in[13] => reg24.DATAB
in[13] => reg23.DATAB
in[13] => reg22.DATAB
in[13] => reg21.DATAB
in[13] => reg20.DATAB
in[13] => reg19.DATAB
in[13] => reg18.DATAB
in[13] => reg17.DATAB
in[13] => reg16.DATAB
in[13] => reg15.DATAB
in[13] => reg14.DATAB
in[13] => reg13.DATAB
in[13] => reg12.DATAB
in[13] => reg11.DATAB
in[13] => reg10.DATAB
in[13] => reg09.DATAB
in[13] => reg08.DATAB
in[13] => reg07.DATAB
in[13] => reg06.DATAB
in[13] => reg05.DATAB
in[13] => reg04.DATAB
in[13] => reg03.DATAB
in[13] => reg02.DATAB
in[13] => reg01.DATAB
in[14] => reg31.DATAB
in[14] => reg30.DATAB
in[14] => reg29.DATAB
in[14] => reg28.DATAB
in[14] => reg27.DATAB
in[14] => reg26.DATAB
in[14] => reg25.DATAB
in[14] => reg24.DATAB
in[14] => reg23.DATAB
in[14] => reg22.DATAB
in[14] => reg21.DATAB
in[14] => reg20.DATAB
in[14] => reg19.DATAB
in[14] => reg18.DATAB
in[14] => reg17.DATAB
in[14] => reg16.DATAB
in[14] => reg15.DATAB
in[14] => reg14.DATAB
in[14] => reg13.DATAB
in[14] => reg12.DATAB
in[14] => reg11.DATAB
in[14] => reg10.DATAB
in[14] => reg09.DATAB
in[14] => reg08.DATAB
in[14] => reg07.DATAB
in[14] => reg06.DATAB
in[14] => reg05.DATAB
in[14] => reg04.DATAB
in[14] => reg03.DATAB
in[14] => reg02.DATAB
in[14] => reg01.DATAB
in[15] => reg31.DATAB
in[15] => reg30.DATAB
in[15] => reg29.DATAB
in[15] => reg28.DATAB
in[15] => reg27.DATAB
in[15] => reg26.DATAB
in[15] => reg25.DATAB
in[15] => reg24.DATAB
in[15] => reg23.DATAB
in[15] => reg22.DATAB
in[15] => reg21.DATAB
in[15] => reg20.DATAB
in[15] => reg19.DATAB
in[15] => reg18.DATAB
in[15] => reg17.DATAB
in[15] => reg16.DATAB
in[15] => reg15.DATAB
in[15] => reg14.DATAB
in[15] => reg13.DATAB
in[15] => reg12.DATAB
in[15] => reg11.DATAB
in[15] => reg10.DATAB
in[15] => reg09.DATAB
in[15] => reg08.DATAB
in[15] => reg07.DATAB
in[15] => reg06.DATAB
in[15] => reg05.DATAB
in[15] => reg04.DATAB
in[15] => reg03.DATAB
in[15] => reg02.DATAB
in[15] => reg01.DATAB
in[16] => reg31.DATAB
in[16] => reg30.DATAB
in[16] => reg29.DATAB
in[16] => reg28.DATAB
in[16] => reg27.DATAB
in[16] => reg26.DATAB
in[16] => reg25.DATAB
in[16] => reg24.DATAB
in[16] => reg23.DATAB
in[16] => reg22.DATAB
in[16] => reg21.DATAB
in[16] => reg20.DATAB
in[16] => reg19.DATAB
in[16] => reg18.DATAB
in[16] => reg17.DATAB
in[16] => reg16.DATAB
in[16] => reg15.DATAB
in[16] => reg14.DATAB
in[16] => reg13.DATAB
in[16] => reg12.DATAB
in[16] => reg11.DATAB
in[16] => reg10.DATAB
in[16] => reg09.DATAB
in[16] => reg08.DATAB
in[16] => reg07.DATAB
in[16] => reg06.DATAB
in[16] => reg05.DATAB
in[16] => reg04.DATAB
in[16] => reg03.DATAB
in[16] => reg02.DATAB
in[16] => reg01.DATAB
in[17] => reg31.DATAB
in[17] => reg30.DATAB
in[17] => reg29.DATAB
in[17] => reg28.DATAB
in[17] => reg27.DATAB
in[17] => reg26.DATAB
in[17] => reg25.DATAB
in[17] => reg24.DATAB
in[17] => reg23.DATAB
in[17] => reg22.DATAB
in[17] => reg21.DATAB
in[17] => reg20.DATAB
in[17] => reg19.DATAB
in[17] => reg18.DATAB
in[17] => reg17.DATAB
in[17] => reg16.DATAB
in[17] => reg15.DATAB
in[17] => reg14.DATAB
in[17] => reg13.DATAB
in[17] => reg12.DATAB
in[17] => reg11.DATAB
in[17] => reg10.DATAB
in[17] => reg09.DATAB
in[17] => reg08.DATAB
in[17] => reg07.DATAB
in[17] => reg06.DATAB
in[17] => reg05.DATAB
in[17] => reg04.DATAB
in[17] => reg03.DATAB
in[17] => reg02.DATAB
in[17] => reg01.DATAB
in[18] => reg31.DATAB
in[18] => reg30.DATAB
in[18] => reg29.DATAB
in[18] => reg28.DATAB
in[18] => reg27.DATAB
in[18] => reg26.DATAB
in[18] => reg25.DATAB
in[18] => reg24.DATAB
in[18] => reg23.DATAB
in[18] => reg22.DATAB
in[18] => reg21.DATAB
in[18] => reg20.DATAB
in[18] => reg19.DATAB
in[18] => reg18.DATAB
in[18] => reg17.DATAB
in[18] => reg16.DATAB
in[18] => reg15.DATAB
in[18] => reg14.DATAB
in[18] => reg13.DATAB
in[18] => reg12.DATAB
in[18] => reg11.DATAB
in[18] => reg10.DATAB
in[18] => reg09.DATAB
in[18] => reg08.DATAB
in[18] => reg07.DATAB
in[18] => reg06.DATAB
in[18] => reg05.DATAB
in[18] => reg04.DATAB
in[18] => reg03.DATAB
in[18] => reg02.DATAB
in[18] => reg01.DATAB
in[19] => reg31.DATAB
in[19] => reg30.DATAB
in[19] => reg29.DATAB
in[19] => reg28.DATAB
in[19] => reg27.DATAB
in[19] => reg26.DATAB
in[19] => reg25.DATAB
in[19] => reg24.DATAB
in[19] => reg23.DATAB
in[19] => reg22.DATAB
in[19] => reg21.DATAB
in[19] => reg20.DATAB
in[19] => reg19.DATAB
in[19] => reg18.DATAB
in[19] => reg17.DATAB
in[19] => reg16.DATAB
in[19] => reg15.DATAB
in[19] => reg14.DATAB
in[19] => reg13.DATAB
in[19] => reg12.DATAB
in[19] => reg11.DATAB
in[19] => reg10.DATAB
in[19] => reg09.DATAB
in[19] => reg08.DATAB
in[19] => reg07.DATAB
in[19] => reg06.DATAB
in[19] => reg05.DATAB
in[19] => reg04.DATAB
in[19] => reg03.DATAB
in[19] => reg02.DATAB
in[19] => reg01.DATAB
in[20] => reg31.DATAB
in[20] => reg30.DATAB
in[20] => reg29.DATAB
in[20] => reg28.DATAB
in[20] => reg27.DATAB
in[20] => reg26.DATAB
in[20] => reg25.DATAB
in[20] => reg24.DATAB
in[20] => reg23.DATAB
in[20] => reg22.DATAB
in[20] => reg21.DATAB
in[20] => reg20.DATAB
in[20] => reg19.DATAB
in[20] => reg18.DATAB
in[20] => reg17.DATAB
in[20] => reg16.DATAB
in[20] => reg15.DATAB
in[20] => reg14.DATAB
in[20] => reg13.DATAB
in[20] => reg12.DATAB
in[20] => reg11.DATAB
in[20] => reg10.DATAB
in[20] => reg09.DATAB
in[20] => reg08.DATAB
in[20] => reg07.DATAB
in[20] => reg06.DATAB
in[20] => reg05.DATAB
in[20] => reg04.DATAB
in[20] => reg03.DATAB
in[20] => reg02.DATAB
in[20] => reg01.DATAB
in[21] => reg31.DATAB
in[21] => reg30.DATAB
in[21] => reg29.DATAB
in[21] => reg28.DATAB
in[21] => reg27.DATAB
in[21] => reg26.DATAB
in[21] => reg25.DATAB
in[21] => reg24.DATAB
in[21] => reg23.DATAB
in[21] => reg22.DATAB
in[21] => reg21.DATAB
in[21] => reg20.DATAB
in[21] => reg19.DATAB
in[21] => reg18.DATAB
in[21] => reg17.DATAB
in[21] => reg16.DATAB
in[21] => reg15.DATAB
in[21] => reg14.DATAB
in[21] => reg13.DATAB
in[21] => reg12.DATAB
in[21] => reg11.DATAB
in[21] => reg10.DATAB
in[21] => reg09.DATAB
in[21] => reg08.DATAB
in[21] => reg07.DATAB
in[21] => reg06.DATAB
in[21] => reg05.DATAB
in[21] => reg04.DATAB
in[21] => reg03.DATAB
in[21] => reg02.DATAB
in[21] => reg01.DATAB
in[22] => reg31.DATAB
in[22] => reg30.DATAB
in[22] => reg29.DATAB
in[22] => reg28.DATAB
in[22] => reg27.DATAB
in[22] => reg26.DATAB
in[22] => reg25.DATAB
in[22] => reg24.DATAB
in[22] => reg23.DATAB
in[22] => reg22.DATAB
in[22] => reg21.DATAB
in[22] => reg20.DATAB
in[22] => reg19.DATAB
in[22] => reg18.DATAB
in[22] => reg17.DATAB
in[22] => reg16.DATAB
in[22] => reg15.DATAB
in[22] => reg14.DATAB
in[22] => reg13.DATAB
in[22] => reg12.DATAB
in[22] => reg11.DATAB
in[22] => reg10.DATAB
in[22] => reg09.DATAB
in[22] => reg08.DATAB
in[22] => reg07.DATAB
in[22] => reg06.DATAB
in[22] => reg05.DATAB
in[22] => reg04.DATAB
in[22] => reg03.DATAB
in[22] => reg02.DATAB
in[22] => reg01.DATAB
in[23] => reg31.DATAB
in[23] => reg30.DATAB
in[23] => reg29.DATAB
in[23] => reg28.DATAB
in[23] => reg27.DATAB
in[23] => reg26.DATAB
in[23] => reg25.DATAB
in[23] => reg24.DATAB
in[23] => reg23.DATAB
in[23] => reg22.DATAB
in[23] => reg21.DATAB
in[23] => reg20.DATAB
in[23] => reg19.DATAB
in[23] => reg18.DATAB
in[23] => reg17.DATAB
in[23] => reg16.DATAB
in[23] => reg15.DATAB
in[23] => reg14.DATAB
in[23] => reg13.DATAB
in[23] => reg12.DATAB
in[23] => reg11.DATAB
in[23] => reg10.DATAB
in[23] => reg09.DATAB
in[23] => reg08.DATAB
in[23] => reg07.DATAB
in[23] => reg06.DATAB
in[23] => reg05.DATAB
in[23] => reg04.DATAB
in[23] => reg03.DATAB
in[23] => reg02.DATAB
in[23] => reg01.DATAB
in[24] => reg31.DATAB
in[24] => reg30.DATAB
in[24] => reg29.DATAB
in[24] => reg28.DATAB
in[24] => reg27.DATAB
in[24] => reg26.DATAB
in[24] => reg25.DATAB
in[24] => reg24.DATAB
in[24] => reg23.DATAB
in[24] => reg22.DATAB
in[24] => reg21.DATAB
in[24] => reg20.DATAB
in[24] => reg19.DATAB
in[24] => reg18.DATAB
in[24] => reg17.DATAB
in[24] => reg16.DATAB
in[24] => reg15.DATAB
in[24] => reg14.DATAB
in[24] => reg13.DATAB
in[24] => reg12.DATAB
in[24] => reg11.DATAB
in[24] => reg10.DATAB
in[24] => reg09.DATAB
in[24] => reg08.DATAB
in[24] => reg07.DATAB
in[24] => reg06.DATAB
in[24] => reg05.DATAB
in[24] => reg04.DATAB
in[24] => reg03.DATAB
in[24] => reg02.DATAB
in[24] => reg01.DATAB
in[25] => reg31.DATAB
in[25] => reg30.DATAB
in[25] => reg29.DATAB
in[25] => reg28.DATAB
in[25] => reg27.DATAB
in[25] => reg26.DATAB
in[25] => reg25.DATAB
in[25] => reg24.DATAB
in[25] => reg23.DATAB
in[25] => reg22.DATAB
in[25] => reg21.DATAB
in[25] => reg20.DATAB
in[25] => reg19.DATAB
in[25] => reg18.DATAB
in[25] => reg17.DATAB
in[25] => reg16.DATAB
in[25] => reg15.DATAB
in[25] => reg14.DATAB
in[25] => reg13.DATAB
in[25] => reg12.DATAB
in[25] => reg11.DATAB
in[25] => reg10.DATAB
in[25] => reg09.DATAB
in[25] => reg08.DATAB
in[25] => reg07.DATAB
in[25] => reg06.DATAB
in[25] => reg05.DATAB
in[25] => reg04.DATAB
in[25] => reg03.DATAB
in[25] => reg02.DATAB
in[25] => reg01.DATAB
in[26] => reg31.DATAB
in[26] => reg30.DATAB
in[26] => reg29.DATAB
in[26] => reg28.DATAB
in[26] => reg27.DATAB
in[26] => reg26.DATAB
in[26] => reg25.DATAB
in[26] => reg24.DATAB
in[26] => reg23.DATAB
in[26] => reg22.DATAB
in[26] => reg21.DATAB
in[26] => reg20.DATAB
in[26] => reg19.DATAB
in[26] => reg18.DATAB
in[26] => reg17.DATAB
in[26] => reg16.DATAB
in[26] => reg15.DATAB
in[26] => reg14.DATAB
in[26] => reg13.DATAB
in[26] => reg12.DATAB
in[26] => reg11.DATAB
in[26] => reg10.DATAB
in[26] => reg09.DATAB
in[26] => reg08.DATAB
in[26] => reg07.DATAB
in[26] => reg06.DATAB
in[26] => reg05.DATAB
in[26] => reg04.DATAB
in[26] => reg03.DATAB
in[26] => reg02.DATAB
in[26] => reg01.DATAB
in[27] => reg31.DATAB
in[27] => reg30.DATAB
in[27] => reg29.DATAB
in[27] => reg28.DATAB
in[27] => reg27.DATAB
in[27] => reg26.DATAB
in[27] => reg25.DATAB
in[27] => reg24.DATAB
in[27] => reg23.DATAB
in[27] => reg22.DATAB
in[27] => reg21.DATAB
in[27] => reg20.DATAB
in[27] => reg19.DATAB
in[27] => reg18.DATAB
in[27] => reg17.DATAB
in[27] => reg16.DATAB
in[27] => reg15.DATAB
in[27] => reg14.DATAB
in[27] => reg13.DATAB
in[27] => reg12.DATAB
in[27] => reg11.DATAB
in[27] => reg10.DATAB
in[27] => reg09.DATAB
in[27] => reg08.DATAB
in[27] => reg07.DATAB
in[27] => reg06.DATAB
in[27] => reg05.DATAB
in[27] => reg04.DATAB
in[27] => reg03.DATAB
in[27] => reg02.DATAB
in[27] => reg01.DATAB
in[28] => reg31.DATAB
in[28] => reg30.DATAB
in[28] => reg29.DATAB
in[28] => reg28.DATAB
in[28] => reg27.DATAB
in[28] => reg26.DATAB
in[28] => reg25.DATAB
in[28] => reg24.DATAB
in[28] => reg23.DATAB
in[28] => reg22.DATAB
in[28] => reg21.DATAB
in[28] => reg20.DATAB
in[28] => reg19.DATAB
in[28] => reg18.DATAB
in[28] => reg17.DATAB
in[28] => reg16.DATAB
in[28] => reg15.DATAB
in[28] => reg14.DATAB
in[28] => reg13.DATAB
in[28] => reg12.DATAB
in[28] => reg11.DATAB
in[28] => reg10.DATAB
in[28] => reg09.DATAB
in[28] => reg08.DATAB
in[28] => reg07.DATAB
in[28] => reg06.DATAB
in[28] => reg05.DATAB
in[28] => reg04.DATAB
in[28] => reg03.DATAB
in[28] => reg02.DATAB
in[28] => reg01.DATAB
in[29] => reg31.DATAB
in[29] => reg30.DATAB
in[29] => reg29.DATAB
in[29] => reg28.DATAB
in[29] => reg27.DATAB
in[29] => reg26.DATAB
in[29] => reg25.DATAB
in[29] => reg24.DATAB
in[29] => reg23.DATAB
in[29] => reg22.DATAB
in[29] => reg21.DATAB
in[29] => reg20.DATAB
in[29] => reg19.DATAB
in[29] => reg18.DATAB
in[29] => reg17.DATAB
in[29] => reg16.DATAB
in[29] => reg15.DATAB
in[29] => reg14.DATAB
in[29] => reg13.DATAB
in[29] => reg12.DATAB
in[29] => reg11.DATAB
in[29] => reg10.DATAB
in[29] => reg09.DATAB
in[29] => reg08.DATAB
in[29] => reg07.DATAB
in[29] => reg06.DATAB
in[29] => reg05.DATAB
in[29] => reg04.DATAB
in[29] => reg03.DATAB
in[29] => reg02.DATAB
in[29] => reg01.DATAB
in[30] => reg31.DATAB
in[30] => reg30.DATAB
in[30] => reg29.DATAB
in[30] => reg28.DATAB
in[30] => reg27.DATAB
in[30] => reg26.DATAB
in[30] => reg25.DATAB
in[30] => reg24.DATAB
in[30] => reg23.DATAB
in[30] => reg22.DATAB
in[30] => reg21.DATAB
in[30] => reg20.DATAB
in[30] => reg19.DATAB
in[30] => reg18.DATAB
in[30] => reg17.DATAB
in[30] => reg16.DATAB
in[30] => reg15.DATAB
in[30] => reg14.DATAB
in[30] => reg13.DATAB
in[30] => reg12.DATAB
in[30] => reg11.DATAB
in[30] => reg10.DATAB
in[30] => reg09.DATAB
in[30] => reg08.DATAB
in[30] => reg07.DATAB
in[30] => reg06.DATAB
in[30] => reg05.DATAB
in[30] => reg04.DATAB
in[30] => reg03.DATAB
in[30] => reg02.DATAB
in[30] => reg01.DATAB
in[31] => reg31.DATAB
in[31] => reg30.DATAB
in[31] => reg29.DATAB
in[31] => reg28.DATAB
in[31] => reg27.DATAB
in[31] => reg26.DATAB
in[31] => reg25.DATAB
in[31] => reg24.DATAB
in[31] => reg23.DATAB
in[31] => reg22.DATAB
in[31] => reg21.DATAB
in[31] => reg20.DATAB
in[31] => reg19.DATAB
in[31] => reg18.DATAB
in[31] => reg17.DATAB
in[31] => reg16.DATAB
in[31] => reg15.DATAB
in[31] => reg14.DATAB
in[31] => reg13.DATAB
in[31] => reg12.DATAB
in[31] => reg11.DATAB
in[31] => reg10.DATAB
in[31] => reg09.DATAB
in[31] => reg08.DATAB
in[31] => reg07.DATAB
in[31] => reg06.DATAB
in[31] => reg05.DATAB
in[31] => reg04.DATAB
in[31] => reg03.DATAB
in[31] => reg02.DATAB
in[31] => reg01.DATAB
ld => always0.IN0
rs1_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs1_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => reg31.DATAB
dbg_in[0] => reg30.DATAB
dbg_in[0] => reg29.DATAB
dbg_in[0] => reg28.DATAB
dbg_in[0] => reg27.DATAB
dbg_in[0] => reg26.DATAB
dbg_in[0] => reg25.DATAB
dbg_in[0] => reg24.DATAB
dbg_in[0] => reg23.DATAB
dbg_in[0] => reg22.DATAB
dbg_in[0] => reg21.DATAB
dbg_in[0] => reg20.DATAB
dbg_in[0] => reg19.DATAB
dbg_in[0] => reg18.DATAB
dbg_in[0] => reg17.DATAB
dbg_in[0] => reg16.DATAB
dbg_in[0] => reg15.DATAB
dbg_in[0] => reg14.DATAB
dbg_in[0] => reg13.DATAB
dbg_in[0] => reg12.DATAB
dbg_in[0] => reg11.DATAB
dbg_in[0] => reg10.DATAB
dbg_in[0] => reg09.DATAB
dbg_in[0] => reg08.DATAB
dbg_in[0] => reg07.DATAB
dbg_in[0] => reg06.DATAB
dbg_in[0] => reg05.DATAB
dbg_in[0] => reg04.DATAB
dbg_in[0] => reg03.DATAB
dbg_in[0] => reg02.DATAB
dbg_in[0] => reg01.DATAB
dbg_in[1] => reg31.DATAB
dbg_in[1] => reg30.DATAB
dbg_in[1] => reg29.DATAB
dbg_in[1] => reg28.DATAB
dbg_in[1] => reg27.DATAB
dbg_in[1] => reg26.DATAB
dbg_in[1] => reg25.DATAB
dbg_in[1] => reg24.DATAB
dbg_in[1] => reg23.DATAB
dbg_in[1] => reg22.DATAB
dbg_in[1] => reg21.DATAB
dbg_in[1] => reg20.DATAB
dbg_in[1] => reg19.DATAB
dbg_in[1] => reg18.DATAB
dbg_in[1] => reg17.DATAB
dbg_in[1] => reg16.DATAB
dbg_in[1] => reg15.DATAB
dbg_in[1] => reg14.DATAB
dbg_in[1] => reg13.DATAB
dbg_in[1] => reg12.DATAB
dbg_in[1] => reg11.DATAB
dbg_in[1] => reg10.DATAB
dbg_in[1] => reg09.DATAB
dbg_in[1] => reg08.DATAB
dbg_in[1] => reg07.DATAB
dbg_in[1] => reg06.DATAB
dbg_in[1] => reg05.DATAB
dbg_in[1] => reg04.DATAB
dbg_in[1] => reg03.DATAB
dbg_in[1] => reg02.DATAB
dbg_in[1] => reg01.DATAB
dbg_in[2] => reg31.DATAB
dbg_in[2] => reg30.DATAB
dbg_in[2] => reg29.DATAB
dbg_in[2] => reg28.DATAB
dbg_in[2] => reg27.DATAB
dbg_in[2] => reg26.DATAB
dbg_in[2] => reg25.DATAB
dbg_in[2] => reg24.DATAB
dbg_in[2] => reg23.DATAB
dbg_in[2] => reg22.DATAB
dbg_in[2] => reg21.DATAB
dbg_in[2] => reg20.DATAB
dbg_in[2] => reg19.DATAB
dbg_in[2] => reg18.DATAB
dbg_in[2] => reg17.DATAB
dbg_in[2] => reg16.DATAB
dbg_in[2] => reg15.DATAB
dbg_in[2] => reg14.DATAB
dbg_in[2] => reg13.DATAB
dbg_in[2] => reg12.DATAB
dbg_in[2] => reg11.DATAB
dbg_in[2] => reg10.DATAB
dbg_in[2] => reg09.DATAB
dbg_in[2] => reg08.DATAB
dbg_in[2] => reg07.DATAB
dbg_in[2] => reg06.DATAB
dbg_in[2] => reg05.DATAB
dbg_in[2] => reg04.DATAB
dbg_in[2] => reg03.DATAB
dbg_in[2] => reg02.DATAB
dbg_in[2] => reg01.DATAB
dbg_in[3] => reg31.DATAB
dbg_in[3] => reg30.DATAB
dbg_in[3] => reg29.DATAB
dbg_in[3] => reg28.DATAB
dbg_in[3] => reg27.DATAB
dbg_in[3] => reg26.DATAB
dbg_in[3] => reg25.DATAB
dbg_in[3] => reg24.DATAB
dbg_in[3] => reg23.DATAB
dbg_in[3] => reg22.DATAB
dbg_in[3] => reg21.DATAB
dbg_in[3] => reg20.DATAB
dbg_in[3] => reg19.DATAB
dbg_in[3] => reg18.DATAB
dbg_in[3] => reg17.DATAB
dbg_in[3] => reg16.DATAB
dbg_in[3] => reg15.DATAB
dbg_in[3] => reg14.DATAB
dbg_in[3] => reg13.DATAB
dbg_in[3] => reg12.DATAB
dbg_in[3] => reg11.DATAB
dbg_in[3] => reg10.DATAB
dbg_in[3] => reg09.DATAB
dbg_in[3] => reg08.DATAB
dbg_in[3] => reg07.DATAB
dbg_in[3] => reg06.DATAB
dbg_in[3] => reg05.DATAB
dbg_in[3] => reg04.DATAB
dbg_in[3] => reg03.DATAB
dbg_in[3] => reg02.DATAB
dbg_in[3] => reg01.DATAB
dbg_in[4] => reg31.DATAB
dbg_in[4] => reg30.DATAB
dbg_in[4] => reg29.DATAB
dbg_in[4] => reg28.DATAB
dbg_in[4] => reg27.DATAB
dbg_in[4] => reg26.DATAB
dbg_in[4] => reg25.DATAB
dbg_in[4] => reg24.DATAB
dbg_in[4] => reg23.DATAB
dbg_in[4] => reg22.DATAB
dbg_in[4] => reg21.DATAB
dbg_in[4] => reg20.DATAB
dbg_in[4] => reg19.DATAB
dbg_in[4] => reg18.DATAB
dbg_in[4] => reg17.DATAB
dbg_in[4] => reg16.DATAB
dbg_in[4] => reg15.DATAB
dbg_in[4] => reg14.DATAB
dbg_in[4] => reg13.DATAB
dbg_in[4] => reg12.DATAB
dbg_in[4] => reg11.DATAB
dbg_in[4] => reg10.DATAB
dbg_in[4] => reg09.DATAB
dbg_in[4] => reg08.DATAB
dbg_in[4] => reg07.DATAB
dbg_in[4] => reg06.DATAB
dbg_in[4] => reg05.DATAB
dbg_in[4] => reg04.DATAB
dbg_in[4] => reg03.DATAB
dbg_in[4] => reg02.DATAB
dbg_in[4] => reg01.DATAB
dbg_in[5] => reg31.DATAB
dbg_in[5] => reg30.DATAB
dbg_in[5] => reg29.DATAB
dbg_in[5] => reg28.DATAB
dbg_in[5] => reg27.DATAB
dbg_in[5] => reg26.DATAB
dbg_in[5] => reg25.DATAB
dbg_in[5] => reg24.DATAB
dbg_in[5] => reg23.DATAB
dbg_in[5] => reg22.DATAB
dbg_in[5] => reg21.DATAB
dbg_in[5] => reg20.DATAB
dbg_in[5] => reg19.DATAB
dbg_in[5] => reg18.DATAB
dbg_in[5] => reg17.DATAB
dbg_in[5] => reg16.DATAB
dbg_in[5] => reg15.DATAB
dbg_in[5] => reg14.DATAB
dbg_in[5] => reg13.DATAB
dbg_in[5] => reg12.DATAB
dbg_in[5] => reg11.DATAB
dbg_in[5] => reg10.DATAB
dbg_in[5] => reg09.DATAB
dbg_in[5] => reg08.DATAB
dbg_in[5] => reg07.DATAB
dbg_in[5] => reg06.DATAB
dbg_in[5] => reg05.DATAB
dbg_in[5] => reg04.DATAB
dbg_in[5] => reg03.DATAB
dbg_in[5] => reg02.DATAB
dbg_in[5] => reg01.DATAB
dbg_in[6] => reg31.DATAB
dbg_in[6] => reg30.DATAB
dbg_in[6] => reg29.DATAB
dbg_in[6] => reg28.DATAB
dbg_in[6] => reg27.DATAB
dbg_in[6] => reg26.DATAB
dbg_in[6] => reg25.DATAB
dbg_in[6] => reg24.DATAB
dbg_in[6] => reg23.DATAB
dbg_in[6] => reg22.DATAB
dbg_in[6] => reg21.DATAB
dbg_in[6] => reg20.DATAB
dbg_in[6] => reg19.DATAB
dbg_in[6] => reg18.DATAB
dbg_in[6] => reg17.DATAB
dbg_in[6] => reg16.DATAB
dbg_in[6] => reg15.DATAB
dbg_in[6] => reg14.DATAB
dbg_in[6] => reg13.DATAB
dbg_in[6] => reg12.DATAB
dbg_in[6] => reg11.DATAB
dbg_in[6] => reg10.DATAB
dbg_in[6] => reg09.DATAB
dbg_in[6] => reg08.DATAB
dbg_in[6] => reg07.DATAB
dbg_in[6] => reg06.DATAB
dbg_in[6] => reg05.DATAB
dbg_in[6] => reg04.DATAB
dbg_in[6] => reg03.DATAB
dbg_in[6] => reg02.DATAB
dbg_in[6] => reg01.DATAB
dbg_in[7] => reg31.DATAB
dbg_in[7] => reg30.DATAB
dbg_in[7] => reg29.DATAB
dbg_in[7] => reg28.DATAB
dbg_in[7] => reg27.DATAB
dbg_in[7] => reg26.DATAB
dbg_in[7] => reg25.DATAB
dbg_in[7] => reg24.DATAB
dbg_in[7] => reg23.DATAB
dbg_in[7] => reg22.DATAB
dbg_in[7] => reg21.DATAB
dbg_in[7] => reg20.DATAB
dbg_in[7] => reg19.DATAB
dbg_in[7] => reg18.DATAB
dbg_in[7] => reg17.DATAB
dbg_in[7] => reg16.DATAB
dbg_in[7] => reg15.DATAB
dbg_in[7] => reg14.DATAB
dbg_in[7] => reg13.DATAB
dbg_in[7] => reg12.DATAB
dbg_in[7] => reg11.DATAB
dbg_in[7] => reg10.DATAB
dbg_in[7] => reg09.DATAB
dbg_in[7] => reg08.DATAB
dbg_in[7] => reg07.DATAB
dbg_in[7] => reg06.DATAB
dbg_in[7] => reg05.DATAB
dbg_in[7] => reg04.DATAB
dbg_in[7] => reg03.DATAB
dbg_in[7] => reg02.DATAB
dbg_in[7] => reg01.DATAB
dbg_in[8] => reg31.DATAB
dbg_in[8] => reg30.DATAB
dbg_in[8] => reg29.DATAB
dbg_in[8] => reg28.DATAB
dbg_in[8] => reg27.DATAB
dbg_in[8] => reg26.DATAB
dbg_in[8] => reg25.DATAB
dbg_in[8] => reg24.DATAB
dbg_in[8] => reg23.DATAB
dbg_in[8] => reg22.DATAB
dbg_in[8] => reg21.DATAB
dbg_in[8] => reg20.DATAB
dbg_in[8] => reg19.DATAB
dbg_in[8] => reg18.DATAB
dbg_in[8] => reg17.DATAB
dbg_in[8] => reg16.DATAB
dbg_in[8] => reg15.DATAB
dbg_in[8] => reg14.DATAB
dbg_in[8] => reg13.DATAB
dbg_in[8] => reg12.DATAB
dbg_in[8] => reg11.DATAB
dbg_in[8] => reg10.DATAB
dbg_in[8] => reg09.DATAB
dbg_in[8] => reg08.DATAB
dbg_in[8] => reg07.DATAB
dbg_in[8] => reg06.DATAB
dbg_in[8] => reg05.DATAB
dbg_in[8] => reg04.DATAB
dbg_in[8] => reg03.DATAB
dbg_in[8] => reg02.DATAB
dbg_in[8] => reg01.DATAB
dbg_in[9] => reg31.DATAB
dbg_in[9] => reg30.DATAB
dbg_in[9] => reg29.DATAB
dbg_in[9] => reg28.DATAB
dbg_in[9] => reg27.DATAB
dbg_in[9] => reg26.DATAB
dbg_in[9] => reg25.DATAB
dbg_in[9] => reg24.DATAB
dbg_in[9] => reg23.DATAB
dbg_in[9] => reg22.DATAB
dbg_in[9] => reg21.DATAB
dbg_in[9] => reg20.DATAB
dbg_in[9] => reg19.DATAB
dbg_in[9] => reg18.DATAB
dbg_in[9] => reg17.DATAB
dbg_in[9] => reg16.DATAB
dbg_in[9] => reg15.DATAB
dbg_in[9] => reg14.DATAB
dbg_in[9] => reg13.DATAB
dbg_in[9] => reg12.DATAB
dbg_in[9] => reg11.DATAB
dbg_in[9] => reg10.DATAB
dbg_in[9] => reg09.DATAB
dbg_in[9] => reg08.DATAB
dbg_in[9] => reg07.DATAB
dbg_in[9] => reg06.DATAB
dbg_in[9] => reg05.DATAB
dbg_in[9] => reg04.DATAB
dbg_in[9] => reg03.DATAB
dbg_in[9] => reg02.DATAB
dbg_in[9] => reg01.DATAB
dbg_in[10] => reg31.DATAB
dbg_in[10] => reg30.DATAB
dbg_in[10] => reg29.DATAB
dbg_in[10] => reg28.DATAB
dbg_in[10] => reg27.DATAB
dbg_in[10] => reg26.DATAB
dbg_in[10] => reg25.DATAB
dbg_in[10] => reg24.DATAB
dbg_in[10] => reg23.DATAB
dbg_in[10] => reg22.DATAB
dbg_in[10] => reg21.DATAB
dbg_in[10] => reg20.DATAB
dbg_in[10] => reg19.DATAB
dbg_in[10] => reg18.DATAB
dbg_in[10] => reg17.DATAB
dbg_in[10] => reg16.DATAB
dbg_in[10] => reg15.DATAB
dbg_in[10] => reg14.DATAB
dbg_in[10] => reg13.DATAB
dbg_in[10] => reg12.DATAB
dbg_in[10] => reg11.DATAB
dbg_in[10] => reg10.DATAB
dbg_in[10] => reg09.DATAB
dbg_in[10] => reg08.DATAB
dbg_in[10] => reg07.DATAB
dbg_in[10] => reg06.DATAB
dbg_in[10] => reg05.DATAB
dbg_in[10] => reg04.DATAB
dbg_in[10] => reg03.DATAB
dbg_in[10] => reg02.DATAB
dbg_in[10] => reg01.DATAB
dbg_in[11] => reg31.DATAB
dbg_in[11] => reg30.DATAB
dbg_in[11] => reg29.DATAB
dbg_in[11] => reg28.DATAB
dbg_in[11] => reg27.DATAB
dbg_in[11] => reg26.DATAB
dbg_in[11] => reg25.DATAB
dbg_in[11] => reg24.DATAB
dbg_in[11] => reg23.DATAB
dbg_in[11] => reg22.DATAB
dbg_in[11] => reg21.DATAB
dbg_in[11] => reg20.DATAB
dbg_in[11] => reg19.DATAB
dbg_in[11] => reg18.DATAB
dbg_in[11] => reg17.DATAB
dbg_in[11] => reg16.DATAB
dbg_in[11] => reg15.DATAB
dbg_in[11] => reg14.DATAB
dbg_in[11] => reg13.DATAB
dbg_in[11] => reg12.DATAB
dbg_in[11] => reg11.DATAB
dbg_in[11] => reg10.DATAB
dbg_in[11] => reg09.DATAB
dbg_in[11] => reg08.DATAB
dbg_in[11] => reg07.DATAB
dbg_in[11] => reg06.DATAB
dbg_in[11] => reg05.DATAB
dbg_in[11] => reg04.DATAB
dbg_in[11] => reg03.DATAB
dbg_in[11] => reg02.DATAB
dbg_in[11] => reg01.DATAB
dbg_in[12] => reg31.DATAB
dbg_in[12] => reg30.DATAB
dbg_in[12] => reg29.DATAB
dbg_in[12] => reg28.DATAB
dbg_in[12] => reg27.DATAB
dbg_in[12] => reg26.DATAB
dbg_in[12] => reg25.DATAB
dbg_in[12] => reg24.DATAB
dbg_in[12] => reg23.DATAB
dbg_in[12] => reg22.DATAB
dbg_in[12] => reg21.DATAB
dbg_in[12] => reg20.DATAB
dbg_in[12] => reg19.DATAB
dbg_in[12] => reg18.DATAB
dbg_in[12] => reg17.DATAB
dbg_in[12] => reg16.DATAB
dbg_in[12] => reg15.DATAB
dbg_in[12] => reg14.DATAB
dbg_in[12] => reg13.DATAB
dbg_in[12] => reg12.DATAB
dbg_in[12] => reg11.DATAB
dbg_in[12] => reg10.DATAB
dbg_in[12] => reg09.DATAB
dbg_in[12] => reg08.DATAB
dbg_in[12] => reg07.DATAB
dbg_in[12] => reg06.DATAB
dbg_in[12] => reg05.DATAB
dbg_in[12] => reg04.DATAB
dbg_in[12] => reg03.DATAB
dbg_in[12] => reg02.DATAB
dbg_in[12] => reg01.DATAB
dbg_in[13] => reg31.DATAB
dbg_in[13] => reg30.DATAB
dbg_in[13] => reg29.DATAB
dbg_in[13] => reg28.DATAB
dbg_in[13] => reg27.DATAB
dbg_in[13] => reg26.DATAB
dbg_in[13] => reg25.DATAB
dbg_in[13] => reg24.DATAB
dbg_in[13] => reg23.DATAB
dbg_in[13] => reg22.DATAB
dbg_in[13] => reg21.DATAB
dbg_in[13] => reg20.DATAB
dbg_in[13] => reg19.DATAB
dbg_in[13] => reg18.DATAB
dbg_in[13] => reg17.DATAB
dbg_in[13] => reg16.DATAB
dbg_in[13] => reg15.DATAB
dbg_in[13] => reg14.DATAB
dbg_in[13] => reg13.DATAB
dbg_in[13] => reg12.DATAB
dbg_in[13] => reg11.DATAB
dbg_in[13] => reg10.DATAB
dbg_in[13] => reg09.DATAB
dbg_in[13] => reg08.DATAB
dbg_in[13] => reg07.DATAB
dbg_in[13] => reg06.DATAB
dbg_in[13] => reg05.DATAB
dbg_in[13] => reg04.DATAB
dbg_in[13] => reg03.DATAB
dbg_in[13] => reg02.DATAB
dbg_in[13] => reg01.DATAB
dbg_in[14] => reg31.DATAB
dbg_in[14] => reg30.DATAB
dbg_in[14] => reg29.DATAB
dbg_in[14] => reg28.DATAB
dbg_in[14] => reg27.DATAB
dbg_in[14] => reg26.DATAB
dbg_in[14] => reg25.DATAB
dbg_in[14] => reg24.DATAB
dbg_in[14] => reg23.DATAB
dbg_in[14] => reg22.DATAB
dbg_in[14] => reg21.DATAB
dbg_in[14] => reg20.DATAB
dbg_in[14] => reg19.DATAB
dbg_in[14] => reg18.DATAB
dbg_in[14] => reg17.DATAB
dbg_in[14] => reg16.DATAB
dbg_in[14] => reg15.DATAB
dbg_in[14] => reg14.DATAB
dbg_in[14] => reg13.DATAB
dbg_in[14] => reg12.DATAB
dbg_in[14] => reg11.DATAB
dbg_in[14] => reg10.DATAB
dbg_in[14] => reg09.DATAB
dbg_in[14] => reg08.DATAB
dbg_in[14] => reg07.DATAB
dbg_in[14] => reg06.DATAB
dbg_in[14] => reg05.DATAB
dbg_in[14] => reg04.DATAB
dbg_in[14] => reg03.DATAB
dbg_in[14] => reg02.DATAB
dbg_in[14] => reg01.DATAB
dbg_in[15] => reg31.DATAB
dbg_in[15] => reg30.DATAB
dbg_in[15] => reg29.DATAB
dbg_in[15] => reg28.DATAB
dbg_in[15] => reg27.DATAB
dbg_in[15] => reg26.DATAB
dbg_in[15] => reg25.DATAB
dbg_in[15] => reg24.DATAB
dbg_in[15] => reg23.DATAB
dbg_in[15] => reg22.DATAB
dbg_in[15] => reg21.DATAB
dbg_in[15] => reg20.DATAB
dbg_in[15] => reg19.DATAB
dbg_in[15] => reg18.DATAB
dbg_in[15] => reg17.DATAB
dbg_in[15] => reg16.DATAB
dbg_in[15] => reg15.DATAB
dbg_in[15] => reg14.DATAB
dbg_in[15] => reg13.DATAB
dbg_in[15] => reg12.DATAB
dbg_in[15] => reg11.DATAB
dbg_in[15] => reg10.DATAB
dbg_in[15] => reg09.DATAB
dbg_in[15] => reg08.DATAB
dbg_in[15] => reg07.DATAB
dbg_in[15] => reg06.DATAB
dbg_in[15] => reg05.DATAB
dbg_in[15] => reg04.DATAB
dbg_in[15] => reg03.DATAB
dbg_in[15] => reg02.DATAB
dbg_in[15] => reg01.DATAB
dbg_in[16] => reg31.DATAB
dbg_in[16] => reg30.DATAB
dbg_in[16] => reg29.DATAB
dbg_in[16] => reg28.DATAB
dbg_in[16] => reg27.DATAB
dbg_in[16] => reg26.DATAB
dbg_in[16] => reg25.DATAB
dbg_in[16] => reg24.DATAB
dbg_in[16] => reg23.DATAB
dbg_in[16] => reg22.DATAB
dbg_in[16] => reg21.DATAB
dbg_in[16] => reg20.DATAB
dbg_in[16] => reg19.DATAB
dbg_in[16] => reg18.DATAB
dbg_in[16] => reg17.DATAB
dbg_in[16] => reg16.DATAB
dbg_in[16] => reg15.DATAB
dbg_in[16] => reg14.DATAB
dbg_in[16] => reg13.DATAB
dbg_in[16] => reg12.DATAB
dbg_in[16] => reg11.DATAB
dbg_in[16] => reg10.DATAB
dbg_in[16] => reg09.DATAB
dbg_in[16] => reg08.DATAB
dbg_in[16] => reg07.DATAB
dbg_in[16] => reg06.DATAB
dbg_in[16] => reg05.DATAB
dbg_in[16] => reg04.DATAB
dbg_in[16] => reg03.DATAB
dbg_in[16] => reg02.DATAB
dbg_in[16] => reg01.DATAB
dbg_in[17] => reg31.DATAB
dbg_in[17] => reg30.DATAB
dbg_in[17] => reg29.DATAB
dbg_in[17] => reg28.DATAB
dbg_in[17] => reg27.DATAB
dbg_in[17] => reg26.DATAB
dbg_in[17] => reg25.DATAB
dbg_in[17] => reg24.DATAB
dbg_in[17] => reg23.DATAB
dbg_in[17] => reg22.DATAB
dbg_in[17] => reg21.DATAB
dbg_in[17] => reg20.DATAB
dbg_in[17] => reg19.DATAB
dbg_in[17] => reg18.DATAB
dbg_in[17] => reg17.DATAB
dbg_in[17] => reg16.DATAB
dbg_in[17] => reg15.DATAB
dbg_in[17] => reg14.DATAB
dbg_in[17] => reg13.DATAB
dbg_in[17] => reg12.DATAB
dbg_in[17] => reg11.DATAB
dbg_in[17] => reg10.DATAB
dbg_in[17] => reg09.DATAB
dbg_in[17] => reg08.DATAB
dbg_in[17] => reg07.DATAB
dbg_in[17] => reg06.DATAB
dbg_in[17] => reg05.DATAB
dbg_in[17] => reg04.DATAB
dbg_in[17] => reg03.DATAB
dbg_in[17] => reg02.DATAB
dbg_in[17] => reg01.DATAB
dbg_in[18] => reg31.DATAB
dbg_in[18] => reg30.DATAB
dbg_in[18] => reg29.DATAB
dbg_in[18] => reg28.DATAB
dbg_in[18] => reg27.DATAB
dbg_in[18] => reg26.DATAB
dbg_in[18] => reg25.DATAB
dbg_in[18] => reg24.DATAB
dbg_in[18] => reg23.DATAB
dbg_in[18] => reg22.DATAB
dbg_in[18] => reg21.DATAB
dbg_in[18] => reg20.DATAB
dbg_in[18] => reg19.DATAB
dbg_in[18] => reg18.DATAB
dbg_in[18] => reg17.DATAB
dbg_in[18] => reg16.DATAB
dbg_in[18] => reg15.DATAB
dbg_in[18] => reg14.DATAB
dbg_in[18] => reg13.DATAB
dbg_in[18] => reg12.DATAB
dbg_in[18] => reg11.DATAB
dbg_in[18] => reg10.DATAB
dbg_in[18] => reg09.DATAB
dbg_in[18] => reg08.DATAB
dbg_in[18] => reg07.DATAB
dbg_in[18] => reg06.DATAB
dbg_in[18] => reg05.DATAB
dbg_in[18] => reg04.DATAB
dbg_in[18] => reg03.DATAB
dbg_in[18] => reg02.DATAB
dbg_in[18] => reg01.DATAB
dbg_in[19] => reg31.DATAB
dbg_in[19] => reg30.DATAB
dbg_in[19] => reg29.DATAB
dbg_in[19] => reg28.DATAB
dbg_in[19] => reg27.DATAB
dbg_in[19] => reg26.DATAB
dbg_in[19] => reg25.DATAB
dbg_in[19] => reg24.DATAB
dbg_in[19] => reg23.DATAB
dbg_in[19] => reg22.DATAB
dbg_in[19] => reg21.DATAB
dbg_in[19] => reg20.DATAB
dbg_in[19] => reg19.DATAB
dbg_in[19] => reg18.DATAB
dbg_in[19] => reg17.DATAB
dbg_in[19] => reg16.DATAB
dbg_in[19] => reg15.DATAB
dbg_in[19] => reg14.DATAB
dbg_in[19] => reg13.DATAB
dbg_in[19] => reg12.DATAB
dbg_in[19] => reg11.DATAB
dbg_in[19] => reg10.DATAB
dbg_in[19] => reg09.DATAB
dbg_in[19] => reg08.DATAB
dbg_in[19] => reg07.DATAB
dbg_in[19] => reg06.DATAB
dbg_in[19] => reg05.DATAB
dbg_in[19] => reg04.DATAB
dbg_in[19] => reg03.DATAB
dbg_in[19] => reg02.DATAB
dbg_in[19] => reg01.DATAB
dbg_in[20] => reg31.DATAB
dbg_in[20] => reg30.DATAB
dbg_in[20] => reg29.DATAB
dbg_in[20] => reg28.DATAB
dbg_in[20] => reg27.DATAB
dbg_in[20] => reg26.DATAB
dbg_in[20] => reg25.DATAB
dbg_in[20] => reg24.DATAB
dbg_in[20] => reg23.DATAB
dbg_in[20] => reg22.DATAB
dbg_in[20] => reg21.DATAB
dbg_in[20] => reg20.DATAB
dbg_in[20] => reg19.DATAB
dbg_in[20] => reg18.DATAB
dbg_in[20] => reg17.DATAB
dbg_in[20] => reg16.DATAB
dbg_in[20] => reg15.DATAB
dbg_in[20] => reg14.DATAB
dbg_in[20] => reg13.DATAB
dbg_in[20] => reg12.DATAB
dbg_in[20] => reg11.DATAB
dbg_in[20] => reg10.DATAB
dbg_in[20] => reg09.DATAB
dbg_in[20] => reg08.DATAB
dbg_in[20] => reg07.DATAB
dbg_in[20] => reg06.DATAB
dbg_in[20] => reg05.DATAB
dbg_in[20] => reg04.DATAB
dbg_in[20] => reg03.DATAB
dbg_in[20] => reg02.DATAB
dbg_in[20] => reg01.DATAB
dbg_in[21] => reg31.DATAB
dbg_in[21] => reg30.DATAB
dbg_in[21] => reg29.DATAB
dbg_in[21] => reg28.DATAB
dbg_in[21] => reg27.DATAB
dbg_in[21] => reg26.DATAB
dbg_in[21] => reg25.DATAB
dbg_in[21] => reg24.DATAB
dbg_in[21] => reg23.DATAB
dbg_in[21] => reg22.DATAB
dbg_in[21] => reg21.DATAB
dbg_in[21] => reg20.DATAB
dbg_in[21] => reg19.DATAB
dbg_in[21] => reg18.DATAB
dbg_in[21] => reg17.DATAB
dbg_in[21] => reg16.DATAB
dbg_in[21] => reg15.DATAB
dbg_in[21] => reg14.DATAB
dbg_in[21] => reg13.DATAB
dbg_in[21] => reg12.DATAB
dbg_in[21] => reg11.DATAB
dbg_in[21] => reg10.DATAB
dbg_in[21] => reg09.DATAB
dbg_in[21] => reg08.DATAB
dbg_in[21] => reg07.DATAB
dbg_in[21] => reg06.DATAB
dbg_in[21] => reg05.DATAB
dbg_in[21] => reg04.DATAB
dbg_in[21] => reg03.DATAB
dbg_in[21] => reg02.DATAB
dbg_in[21] => reg01.DATAB
dbg_in[22] => reg31.DATAB
dbg_in[22] => reg30.DATAB
dbg_in[22] => reg29.DATAB
dbg_in[22] => reg28.DATAB
dbg_in[22] => reg27.DATAB
dbg_in[22] => reg26.DATAB
dbg_in[22] => reg25.DATAB
dbg_in[22] => reg24.DATAB
dbg_in[22] => reg23.DATAB
dbg_in[22] => reg22.DATAB
dbg_in[22] => reg21.DATAB
dbg_in[22] => reg20.DATAB
dbg_in[22] => reg19.DATAB
dbg_in[22] => reg18.DATAB
dbg_in[22] => reg17.DATAB
dbg_in[22] => reg16.DATAB
dbg_in[22] => reg15.DATAB
dbg_in[22] => reg14.DATAB
dbg_in[22] => reg13.DATAB
dbg_in[22] => reg12.DATAB
dbg_in[22] => reg11.DATAB
dbg_in[22] => reg10.DATAB
dbg_in[22] => reg09.DATAB
dbg_in[22] => reg08.DATAB
dbg_in[22] => reg07.DATAB
dbg_in[22] => reg06.DATAB
dbg_in[22] => reg05.DATAB
dbg_in[22] => reg04.DATAB
dbg_in[22] => reg03.DATAB
dbg_in[22] => reg02.DATAB
dbg_in[22] => reg01.DATAB
dbg_in[23] => reg31.DATAB
dbg_in[23] => reg30.DATAB
dbg_in[23] => reg29.DATAB
dbg_in[23] => reg28.DATAB
dbg_in[23] => reg27.DATAB
dbg_in[23] => reg26.DATAB
dbg_in[23] => reg25.DATAB
dbg_in[23] => reg24.DATAB
dbg_in[23] => reg23.DATAB
dbg_in[23] => reg22.DATAB
dbg_in[23] => reg21.DATAB
dbg_in[23] => reg20.DATAB
dbg_in[23] => reg19.DATAB
dbg_in[23] => reg18.DATAB
dbg_in[23] => reg17.DATAB
dbg_in[23] => reg16.DATAB
dbg_in[23] => reg15.DATAB
dbg_in[23] => reg14.DATAB
dbg_in[23] => reg13.DATAB
dbg_in[23] => reg12.DATAB
dbg_in[23] => reg11.DATAB
dbg_in[23] => reg10.DATAB
dbg_in[23] => reg09.DATAB
dbg_in[23] => reg08.DATAB
dbg_in[23] => reg07.DATAB
dbg_in[23] => reg06.DATAB
dbg_in[23] => reg05.DATAB
dbg_in[23] => reg04.DATAB
dbg_in[23] => reg03.DATAB
dbg_in[23] => reg02.DATAB
dbg_in[23] => reg01.DATAB
dbg_in[24] => reg31.DATAB
dbg_in[24] => reg30.DATAB
dbg_in[24] => reg29.DATAB
dbg_in[24] => reg28.DATAB
dbg_in[24] => reg27.DATAB
dbg_in[24] => reg26.DATAB
dbg_in[24] => reg25.DATAB
dbg_in[24] => reg24.DATAB
dbg_in[24] => reg23.DATAB
dbg_in[24] => reg22.DATAB
dbg_in[24] => reg21.DATAB
dbg_in[24] => reg20.DATAB
dbg_in[24] => reg19.DATAB
dbg_in[24] => reg18.DATAB
dbg_in[24] => reg17.DATAB
dbg_in[24] => reg16.DATAB
dbg_in[24] => reg15.DATAB
dbg_in[24] => reg14.DATAB
dbg_in[24] => reg13.DATAB
dbg_in[24] => reg12.DATAB
dbg_in[24] => reg11.DATAB
dbg_in[24] => reg10.DATAB
dbg_in[24] => reg09.DATAB
dbg_in[24] => reg08.DATAB
dbg_in[24] => reg07.DATAB
dbg_in[24] => reg06.DATAB
dbg_in[24] => reg05.DATAB
dbg_in[24] => reg04.DATAB
dbg_in[24] => reg03.DATAB
dbg_in[24] => reg02.DATAB
dbg_in[24] => reg01.DATAB
dbg_in[25] => reg31.DATAB
dbg_in[25] => reg30.DATAB
dbg_in[25] => reg29.DATAB
dbg_in[25] => reg28.DATAB
dbg_in[25] => reg27.DATAB
dbg_in[25] => reg26.DATAB
dbg_in[25] => reg25.DATAB
dbg_in[25] => reg24.DATAB
dbg_in[25] => reg23.DATAB
dbg_in[25] => reg22.DATAB
dbg_in[25] => reg21.DATAB
dbg_in[25] => reg20.DATAB
dbg_in[25] => reg19.DATAB
dbg_in[25] => reg18.DATAB
dbg_in[25] => reg17.DATAB
dbg_in[25] => reg16.DATAB
dbg_in[25] => reg15.DATAB
dbg_in[25] => reg14.DATAB
dbg_in[25] => reg13.DATAB
dbg_in[25] => reg12.DATAB
dbg_in[25] => reg11.DATAB
dbg_in[25] => reg10.DATAB
dbg_in[25] => reg09.DATAB
dbg_in[25] => reg08.DATAB
dbg_in[25] => reg07.DATAB
dbg_in[25] => reg06.DATAB
dbg_in[25] => reg05.DATAB
dbg_in[25] => reg04.DATAB
dbg_in[25] => reg03.DATAB
dbg_in[25] => reg02.DATAB
dbg_in[25] => reg01.DATAB
dbg_in[26] => reg31.DATAB
dbg_in[26] => reg30.DATAB
dbg_in[26] => reg29.DATAB
dbg_in[26] => reg28.DATAB
dbg_in[26] => reg27.DATAB
dbg_in[26] => reg26.DATAB
dbg_in[26] => reg25.DATAB
dbg_in[26] => reg24.DATAB
dbg_in[26] => reg23.DATAB
dbg_in[26] => reg22.DATAB
dbg_in[26] => reg21.DATAB
dbg_in[26] => reg20.DATAB
dbg_in[26] => reg19.DATAB
dbg_in[26] => reg18.DATAB
dbg_in[26] => reg17.DATAB
dbg_in[26] => reg16.DATAB
dbg_in[26] => reg15.DATAB
dbg_in[26] => reg14.DATAB
dbg_in[26] => reg13.DATAB
dbg_in[26] => reg12.DATAB
dbg_in[26] => reg11.DATAB
dbg_in[26] => reg10.DATAB
dbg_in[26] => reg09.DATAB
dbg_in[26] => reg08.DATAB
dbg_in[26] => reg07.DATAB
dbg_in[26] => reg06.DATAB
dbg_in[26] => reg05.DATAB
dbg_in[26] => reg04.DATAB
dbg_in[26] => reg03.DATAB
dbg_in[26] => reg02.DATAB
dbg_in[26] => reg01.DATAB
dbg_in[27] => reg31.DATAB
dbg_in[27] => reg30.DATAB
dbg_in[27] => reg29.DATAB
dbg_in[27] => reg28.DATAB
dbg_in[27] => reg27.DATAB
dbg_in[27] => reg26.DATAB
dbg_in[27] => reg25.DATAB
dbg_in[27] => reg24.DATAB
dbg_in[27] => reg23.DATAB
dbg_in[27] => reg22.DATAB
dbg_in[27] => reg21.DATAB
dbg_in[27] => reg20.DATAB
dbg_in[27] => reg19.DATAB
dbg_in[27] => reg18.DATAB
dbg_in[27] => reg17.DATAB
dbg_in[27] => reg16.DATAB
dbg_in[27] => reg15.DATAB
dbg_in[27] => reg14.DATAB
dbg_in[27] => reg13.DATAB
dbg_in[27] => reg12.DATAB
dbg_in[27] => reg11.DATAB
dbg_in[27] => reg10.DATAB
dbg_in[27] => reg09.DATAB
dbg_in[27] => reg08.DATAB
dbg_in[27] => reg07.DATAB
dbg_in[27] => reg06.DATAB
dbg_in[27] => reg05.DATAB
dbg_in[27] => reg04.DATAB
dbg_in[27] => reg03.DATAB
dbg_in[27] => reg02.DATAB
dbg_in[27] => reg01.DATAB
dbg_in[28] => reg31.DATAB
dbg_in[28] => reg30.DATAB
dbg_in[28] => reg29.DATAB
dbg_in[28] => reg28.DATAB
dbg_in[28] => reg27.DATAB
dbg_in[28] => reg26.DATAB
dbg_in[28] => reg25.DATAB
dbg_in[28] => reg24.DATAB
dbg_in[28] => reg23.DATAB
dbg_in[28] => reg22.DATAB
dbg_in[28] => reg21.DATAB
dbg_in[28] => reg20.DATAB
dbg_in[28] => reg19.DATAB
dbg_in[28] => reg18.DATAB
dbg_in[28] => reg17.DATAB
dbg_in[28] => reg16.DATAB
dbg_in[28] => reg15.DATAB
dbg_in[28] => reg14.DATAB
dbg_in[28] => reg13.DATAB
dbg_in[28] => reg12.DATAB
dbg_in[28] => reg11.DATAB
dbg_in[28] => reg10.DATAB
dbg_in[28] => reg09.DATAB
dbg_in[28] => reg08.DATAB
dbg_in[28] => reg07.DATAB
dbg_in[28] => reg06.DATAB
dbg_in[28] => reg05.DATAB
dbg_in[28] => reg04.DATAB
dbg_in[28] => reg03.DATAB
dbg_in[28] => reg02.DATAB
dbg_in[28] => reg01.DATAB
dbg_in[29] => reg31.DATAB
dbg_in[29] => reg30.DATAB
dbg_in[29] => reg29.DATAB
dbg_in[29] => reg28.DATAB
dbg_in[29] => reg27.DATAB
dbg_in[29] => reg26.DATAB
dbg_in[29] => reg25.DATAB
dbg_in[29] => reg24.DATAB
dbg_in[29] => reg23.DATAB
dbg_in[29] => reg22.DATAB
dbg_in[29] => reg21.DATAB
dbg_in[29] => reg20.DATAB
dbg_in[29] => reg19.DATAB
dbg_in[29] => reg18.DATAB
dbg_in[29] => reg17.DATAB
dbg_in[29] => reg16.DATAB
dbg_in[29] => reg15.DATAB
dbg_in[29] => reg14.DATAB
dbg_in[29] => reg13.DATAB
dbg_in[29] => reg12.DATAB
dbg_in[29] => reg11.DATAB
dbg_in[29] => reg10.DATAB
dbg_in[29] => reg09.DATAB
dbg_in[29] => reg08.DATAB
dbg_in[29] => reg07.DATAB
dbg_in[29] => reg06.DATAB
dbg_in[29] => reg05.DATAB
dbg_in[29] => reg04.DATAB
dbg_in[29] => reg03.DATAB
dbg_in[29] => reg02.DATAB
dbg_in[29] => reg01.DATAB
dbg_in[30] => reg31.DATAB
dbg_in[30] => reg30.DATAB
dbg_in[30] => reg29.DATAB
dbg_in[30] => reg28.DATAB
dbg_in[30] => reg27.DATAB
dbg_in[30] => reg26.DATAB
dbg_in[30] => reg25.DATAB
dbg_in[30] => reg24.DATAB
dbg_in[30] => reg23.DATAB
dbg_in[30] => reg22.DATAB
dbg_in[30] => reg21.DATAB
dbg_in[30] => reg20.DATAB
dbg_in[30] => reg19.DATAB
dbg_in[30] => reg18.DATAB
dbg_in[30] => reg17.DATAB
dbg_in[30] => reg16.DATAB
dbg_in[30] => reg15.DATAB
dbg_in[30] => reg14.DATAB
dbg_in[30] => reg13.DATAB
dbg_in[30] => reg12.DATAB
dbg_in[30] => reg11.DATAB
dbg_in[30] => reg10.DATAB
dbg_in[30] => reg09.DATAB
dbg_in[30] => reg08.DATAB
dbg_in[30] => reg07.DATAB
dbg_in[30] => reg06.DATAB
dbg_in[30] => reg05.DATAB
dbg_in[30] => reg04.DATAB
dbg_in[30] => reg03.DATAB
dbg_in[30] => reg02.DATAB
dbg_in[30] => reg01.DATAB
dbg_in[31] => reg31.DATAB
dbg_in[31] => reg30.DATAB
dbg_in[31] => reg29.DATAB
dbg_in[31] => reg28.DATAB
dbg_in[31] => reg27.DATAB
dbg_in[31] => reg26.DATAB
dbg_in[31] => reg25.DATAB
dbg_in[31] => reg24.DATAB
dbg_in[31] => reg23.DATAB
dbg_in[31] => reg22.DATAB
dbg_in[31] => reg21.DATAB
dbg_in[31] => reg20.DATAB
dbg_in[31] => reg19.DATAB
dbg_in[31] => reg18.DATAB
dbg_in[31] => reg17.DATAB
dbg_in[31] => reg16.DATAB
dbg_in[31] => reg15.DATAB
dbg_in[31] => reg14.DATAB
dbg_in[31] => reg13.DATAB
dbg_in[31] => reg12.DATAB
dbg_in[31] => reg11.DATAB
dbg_in[31] => reg10.DATAB
dbg_in[31] => reg09.DATAB
dbg_in[31] => reg08.DATAB
dbg_in[31] => reg07.DATAB
dbg_in[31] => reg06.DATAB
dbg_in[31] => reg05.DATAB
dbg_in[31] => reg04.DATAB
dbg_in[31] => reg03.DATAB
dbg_in[31] => reg02.DATAB
dbg_in[31] => reg01.DATAB
dbg_addr[0] => Decoder0.IN4
dbg_addr[0] => Mux64.IN5
dbg_addr[0] => Mux65.IN5
dbg_addr[0] => Mux66.IN5
dbg_addr[0] => Mux67.IN5
dbg_addr[0] => Mux68.IN5
dbg_addr[0] => Mux69.IN5
dbg_addr[0] => Mux70.IN5
dbg_addr[0] => Mux71.IN5
dbg_addr[0] => Mux72.IN5
dbg_addr[0] => Mux73.IN5
dbg_addr[0] => Mux74.IN5
dbg_addr[0] => Mux75.IN5
dbg_addr[0] => Mux76.IN5
dbg_addr[0] => Mux77.IN5
dbg_addr[0] => Mux78.IN5
dbg_addr[0] => Mux79.IN5
dbg_addr[0] => Mux80.IN5
dbg_addr[0] => Mux81.IN5
dbg_addr[0] => Mux82.IN5
dbg_addr[0] => Mux83.IN5
dbg_addr[0] => Mux84.IN5
dbg_addr[0] => Mux85.IN5
dbg_addr[0] => Mux86.IN5
dbg_addr[0] => Mux87.IN5
dbg_addr[0] => Mux88.IN5
dbg_addr[0] => Mux89.IN5
dbg_addr[0] => Mux90.IN5
dbg_addr[0] => Mux91.IN5
dbg_addr[0] => Mux92.IN5
dbg_addr[0] => Mux93.IN5
dbg_addr[0] => Mux94.IN5
dbg_addr[0] => Mux95.IN5
dbg_addr[1] => Decoder0.IN3
dbg_addr[1] => Mux64.IN4
dbg_addr[1] => Mux65.IN4
dbg_addr[1] => Mux66.IN4
dbg_addr[1] => Mux67.IN4
dbg_addr[1] => Mux68.IN4
dbg_addr[1] => Mux69.IN4
dbg_addr[1] => Mux70.IN4
dbg_addr[1] => Mux71.IN4
dbg_addr[1] => Mux72.IN4
dbg_addr[1] => Mux73.IN4
dbg_addr[1] => Mux74.IN4
dbg_addr[1] => Mux75.IN4
dbg_addr[1] => Mux76.IN4
dbg_addr[1] => Mux77.IN4
dbg_addr[1] => Mux78.IN4
dbg_addr[1] => Mux79.IN4
dbg_addr[1] => Mux80.IN4
dbg_addr[1] => Mux81.IN4
dbg_addr[1] => Mux82.IN4
dbg_addr[1] => Mux83.IN4
dbg_addr[1] => Mux84.IN4
dbg_addr[1] => Mux85.IN4
dbg_addr[1] => Mux86.IN4
dbg_addr[1] => Mux87.IN4
dbg_addr[1] => Mux88.IN4
dbg_addr[1] => Mux89.IN4
dbg_addr[1] => Mux90.IN4
dbg_addr[1] => Mux91.IN4
dbg_addr[1] => Mux92.IN4
dbg_addr[1] => Mux93.IN4
dbg_addr[1] => Mux94.IN4
dbg_addr[1] => Mux95.IN4
dbg_addr[2] => Decoder0.IN2
dbg_addr[2] => Mux64.IN3
dbg_addr[2] => Mux65.IN3
dbg_addr[2] => Mux66.IN3
dbg_addr[2] => Mux67.IN3
dbg_addr[2] => Mux68.IN3
dbg_addr[2] => Mux69.IN3
dbg_addr[2] => Mux70.IN3
dbg_addr[2] => Mux71.IN3
dbg_addr[2] => Mux72.IN3
dbg_addr[2] => Mux73.IN3
dbg_addr[2] => Mux74.IN3
dbg_addr[2] => Mux75.IN3
dbg_addr[2] => Mux76.IN3
dbg_addr[2] => Mux77.IN3
dbg_addr[2] => Mux78.IN3
dbg_addr[2] => Mux79.IN3
dbg_addr[2] => Mux80.IN3
dbg_addr[2] => Mux81.IN3
dbg_addr[2] => Mux82.IN3
dbg_addr[2] => Mux83.IN3
dbg_addr[2] => Mux84.IN3
dbg_addr[2] => Mux85.IN3
dbg_addr[2] => Mux86.IN3
dbg_addr[2] => Mux87.IN3
dbg_addr[2] => Mux88.IN3
dbg_addr[2] => Mux89.IN3
dbg_addr[2] => Mux90.IN3
dbg_addr[2] => Mux91.IN3
dbg_addr[2] => Mux92.IN3
dbg_addr[2] => Mux93.IN3
dbg_addr[2] => Mux94.IN3
dbg_addr[2] => Mux95.IN3
dbg_addr[3] => Decoder0.IN1
dbg_addr[3] => Mux64.IN2
dbg_addr[3] => Mux65.IN2
dbg_addr[3] => Mux66.IN2
dbg_addr[3] => Mux67.IN2
dbg_addr[3] => Mux68.IN2
dbg_addr[3] => Mux69.IN2
dbg_addr[3] => Mux70.IN2
dbg_addr[3] => Mux71.IN2
dbg_addr[3] => Mux72.IN2
dbg_addr[3] => Mux73.IN2
dbg_addr[3] => Mux74.IN2
dbg_addr[3] => Mux75.IN2
dbg_addr[3] => Mux76.IN2
dbg_addr[3] => Mux77.IN2
dbg_addr[3] => Mux78.IN2
dbg_addr[3] => Mux79.IN2
dbg_addr[3] => Mux80.IN2
dbg_addr[3] => Mux81.IN2
dbg_addr[3] => Mux82.IN2
dbg_addr[3] => Mux83.IN2
dbg_addr[3] => Mux84.IN2
dbg_addr[3] => Mux85.IN2
dbg_addr[3] => Mux86.IN2
dbg_addr[3] => Mux87.IN2
dbg_addr[3] => Mux88.IN2
dbg_addr[3] => Mux89.IN2
dbg_addr[3] => Mux90.IN2
dbg_addr[3] => Mux91.IN2
dbg_addr[3] => Mux92.IN2
dbg_addr[3] => Mux93.IN2
dbg_addr[3] => Mux94.IN2
dbg_addr[3] => Mux95.IN2
dbg_addr[4] => Decoder0.IN0
dbg_addr[4] => Mux64.IN1
dbg_addr[4] => Mux65.IN1
dbg_addr[4] => Mux66.IN1
dbg_addr[4] => Mux67.IN1
dbg_addr[4] => Mux68.IN1
dbg_addr[4] => Mux69.IN1
dbg_addr[4] => Mux70.IN1
dbg_addr[4] => Mux71.IN1
dbg_addr[4] => Mux72.IN1
dbg_addr[4] => Mux73.IN1
dbg_addr[4] => Mux74.IN1
dbg_addr[4] => Mux75.IN1
dbg_addr[4] => Mux76.IN1
dbg_addr[4] => Mux77.IN1
dbg_addr[4] => Mux78.IN1
dbg_addr[4] => Mux79.IN1
dbg_addr[4] => Mux80.IN1
dbg_addr[4] => Mux81.IN1
dbg_addr[4] => Mux82.IN1
dbg_addr[4] => Mux83.IN1
dbg_addr[4] => Mux84.IN1
dbg_addr[4] => Mux85.IN1
dbg_addr[4] => Mux86.IN1
dbg_addr[4] => Mux87.IN1
dbg_addr[4] => Mux88.IN1
dbg_addr[4] => Mux89.IN1
dbg_addr[4] => Mux90.IN1
dbg_addr[4] => Mux91.IN1
dbg_addr[4] => Mux92.IN1
dbg_addr[4] => Mux93.IN1
dbg_addr[4] => Mux94.IN1
dbg_addr[4] => Mux95.IN1
dbg_ld => always0.IN1
dbg_out[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
dbg_out[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|kappa3_light|kappa3_light_core:kapp3_light_core|reg32:areg_inst
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB
ld => always0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => out.DATAB
dbg_in[1] => out.DATAB
dbg_in[2] => out.DATAB
dbg_in[3] => out.DATAB
dbg_in[4] => out.DATAB
dbg_in[5] => out.DATAB
dbg_in[6] => out.DATAB
dbg_in[7] => out.DATAB
dbg_in[8] => out.DATAB
dbg_in[9] => out.DATAB
dbg_in[10] => out.DATAB
dbg_in[11] => out.DATAB
dbg_in[12] => out.DATAB
dbg_in[13] => out.DATAB
dbg_in[14] => out.DATAB
dbg_in[15] => out.DATAB
dbg_in[16] => out.DATAB
dbg_in[17] => out.DATAB
dbg_in[18] => out.DATAB
dbg_in[19] => out.DATAB
dbg_in[20] => out.DATAB
dbg_in[21] => out.DATAB
dbg_in[22] => out.DATAB
dbg_in[23] => out.DATAB
dbg_in[24] => out.DATAB
dbg_in[25] => out.DATAB
dbg_in[26] => out.DATAB
dbg_in[27] => out.DATAB
dbg_in[28] => out.DATAB
dbg_in[29] => out.DATAB
dbg_in[30] => out.DATAB
dbg_in[31] => out.DATAB
dbg_ld => always0.IN1


|kappa3_light|kappa3_light_core:kapp3_light_core|reg32:breg_inst
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB
ld => always0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => out.DATAB
dbg_in[1] => out.DATAB
dbg_in[2] => out.DATAB
dbg_in[3] => out.DATAB
dbg_in[4] => out.DATAB
dbg_in[5] => out.DATAB
dbg_in[6] => out.DATAB
dbg_in[7] => out.DATAB
dbg_in[8] => out.DATAB
dbg_in[9] => out.DATAB
dbg_in[10] => out.DATAB
dbg_in[11] => out.DATAB
dbg_in[12] => out.DATAB
dbg_in[13] => out.DATAB
dbg_in[14] => out.DATAB
dbg_in[15] => out.DATAB
dbg_in[16] => out.DATAB
dbg_in[17] => out.DATAB
dbg_in[18] => out.DATAB
dbg_in[19] => out.DATAB
dbg_in[20] => out.DATAB
dbg_in[21] => out.DATAB
dbg_in[22] => out.DATAB
dbg_in[23] => out.DATAB
dbg_in[24] => out.DATAB
dbg_in[25] => out.DATAB
dbg_in[26] => out.DATAB
dbg_in[27] => out.DATAB
dbg_in[28] => out.DATAB
dbg_in[29] => out.DATAB
dbg_in[30] => out.DATAB
dbg_in[31] => out.DATAB
dbg_ld => always0.IN1


|kappa3_light|kappa3_light_core:kapp3_light_core|reg32:creg_inst
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
reset => out[16]~reg0.ACLR
reset => out[17]~reg0.ACLR
reset => out[18]~reg0.ACLR
reset => out[19]~reg0.ACLR
reset => out[20]~reg0.ACLR
reset => out[21]~reg0.ACLR
reset => out[22]~reg0.ACLR
reset => out[23]~reg0.ACLR
reset => out[24]~reg0.ACLR
reset => out[25]~reg0.ACLR
reset => out[26]~reg0.ACLR
reset => out[27]~reg0.ACLR
reset => out[28]~reg0.ACLR
reset => out[29]~reg0.ACLR
reset => out[30]~reg0.ACLR
reset => out[31]~reg0.ACLR
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
in[7] => out.DATAB
in[8] => out.DATAB
in[9] => out.DATAB
in[10] => out.DATAB
in[11] => out.DATAB
in[12] => out.DATAB
in[13] => out.DATAB
in[14] => out.DATAB
in[15] => out.DATAB
in[16] => out.DATAB
in[17] => out.DATAB
in[18] => out.DATAB
in[19] => out.DATAB
in[20] => out.DATAB
in[21] => out.DATAB
in[22] => out.DATAB
in[23] => out.DATAB
in[24] => out.DATAB
in[25] => out.DATAB
in[26] => out.DATAB
in[27] => out.DATAB
in[28] => out.DATAB
in[29] => out.DATAB
in[30] => out.DATAB
in[31] => out.DATAB
ld => always0.IN0
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_mode => always0.IN0
dbg_mode => always0.IN1
dbg_in[0] => out.DATAB
dbg_in[1] => out.DATAB
dbg_in[2] => out.DATAB
dbg_in[3] => out.DATAB
dbg_in[4] => out.DATAB
dbg_in[5] => out.DATAB
dbg_in[6] => out.DATAB
dbg_in[7] => out.DATAB
dbg_in[8] => out.DATAB
dbg_in[9] => out.DATAB
dbg_in[10] => out.DATAB
dbg_in[11] => out.DATAB
dbg_in[12] => out.DATAB
dbg_in[13] => out.DATAB
dbg_in[14] => out.DATAB
dbg_in[15] => out.DATAB
dbg_in[16] => out.DATAB
dbg_in[17] => out.DATAB
dbg_in[18] => out.DATAB
dbg_in[19] => out.DATAB
dbg_in[20] => out.DATAB
dbg_in[21] => out.DATAB
dbg_in[22] => out.DATAB
dbg_in[23] => out.DATAB
dbg_in[24] => out.DATAB
dbg_in[25] => out.DATAB
dbg_in[26] => out.DATAB
dbg_in[27] => out.DATAB
dbg_in[28] => out.DATAB
dbg_in[29] => out.DATAB
dbg_in[30] => out.DATAB
dbg_in[31] => out.DATAB
dbg_ld => always0.IN1


|kappa3_light|debugger:dbg_inst
sys_clock => seg7_blink_count[0].CLK
sys_clock => seg7_blink_count[1].CLK
sys_clock => seg7_blink_count[2].CLK
sys_clock => seg7_blink_count[3].CLK
sys_clock => seg7_blink_count[4].CLK
sys_clock => seg7_blink_count[5].CLK
sys_clock => seg7_blink_count[6].CLK
sys_clock => seg7_blink_count[7].CLK
sys_clock => seg7_blink_count[8].CLK
sys_clock => seg7_blink_count[9].CLK
sys_clock => seg7_blink_count[10].CLK
sys_clock => seg7_blink_count[11].CLK
sys_clock => seg7_blink_count[12].CLK
sys_clock => seg7_blink_count[13].CLK
sys_clock => seg7_blink_count[14].CLK
sys_clock => seg7_blink_count[15].CLK
sys_clock => seg7_blink_count[16].CLK
sys_clock => seg7_blink_count[17].CLK
sys_clock => seg7_blink_count[18].CLK
sys_clock => seg7_blink_count[19].CLK
sys_clock => seg7_blink_count[20].CLK
sys_clock => seg7_blink_count[21].CLK
sys_clock => seg7_blink_count[22].CLK
sys_clock => seg7_blink_count[23].CLK
reset => mar[0].ACLR
reset => mar[1].ACLR
reset => mar[2].ACLR
reset => mar[3].ACLR
reset => mar[4].ACLR
reset => mar[5].ACLR
reset => mar[6].ACLR
reset => mar[7].ACLR
reset => mar[8].ACLR
reset => mar[9].ACLR
reset => mar[10].ACLR
reset => mar[11].ACLR
reset => mar[12].ACLR
reset => mar[13].ACLR
reset => mar[14].ACLR
reset => mar[15].ACLR
reset => mar[16].ACLR
reset => mar[17].ACLR
reset => mar[18].ACLR
reset => mar[19].ACLR
reset => mar[20].ACLR
reset => mar[21].ACLR
reset => mar[22].ACLR
reset => mar[23].ACLR
reset => mar[24].ACLR
reset => mar[25].ACLR
reset => mar[26].ACLR
reset => mar[27].ACLR
reset => mar[28].ACLR
reset => mar[29].ACLR
reset => mar[30].ACLR
reset => mar[31].ACLR
reset => seg7_blink_count[0].ACLR
reset => seg7_blink_count[1].ACLR
reset => seg7_blink_count[2].ACLR
reset => seg7_blink_count[3].ACLR
reset => seg7_blink_count[4].ACLR
reset => seg7_blink_count[5].ACLR
reset => seg7_blink_count[6].ACLR
reset => seg7_blink_count[7].ACLR
reset => seg7_blink_count[8].ACLR
reset => seg7_blink_count[9].ACLR
reset => seg7_blink_count[10].ACLR
reset => seg7_blink_count[11].ACLR
reset => seg7_blink_count[12].ACLR
reset => seg7_blink_count[13].ACLR
reset => seg7_blink_count[14].ACLR
reset => seg7_blink_count[15].ACLR
reset => seg7_blink_count[16].ACLR
reset => seg7_blink_count[17].ACLR
reset => seg7_blink_count[18].ACLR
reset => seg7_blink_count[19].ACLR
reset => seg7_blink_count[20].ACLR
reset => seg7_blink_count[21].ACLR
reset => seg7_blink_count[22].ACLR
reset => seg7_blink_count[23].ACLR
clock => mar[0].CLK
clock => mar[1].CLK
clock => mar[2].CLK
clock => mar[3].CLK
clock => mar[4].CLK
clock => mar[5].CLK
clock => mar[6].CLK
clock => mar[7].CLK
clock => mar[8].CLK
clock => mar[9].CLK
clock => mar[10].CLK
clock => mar[11].CLK
clock => mar[12].CLK
clock => mar[13].CLK
clock => mar[14].CLK
clock => mar[15].CLK
clock => mar[16].CLK
clock => mar[17].CLK
clock => mar[18].CLK
clock => mar[19].CLK
clock => mar[20].CLK
clock => mar[21].CLK
clock => mar[22].CLK
clock => mar[23].CLK
clock => mar[24].CLK
clock => mar[25].CLK
clock => mar[26].CLK
clock => mar[27].CLK
clock => mar[28].CLK
clock => mar[29].CLK
clock => mar[30].CLK
clock => mar[31].CLK
input_val[0] => mar[0].DATAIN
input_val[1] => mar[1].DATAIN
input_val[2] => mar.DATAB
input_val[3] => mar.DATAB
input_val[4] => mar.DATAB
input_val[5] => mar.DATAB
input_val[6] => mar.DATAB
input_val[7] => mar.DATAB
input_val[8] => mar.DATAB
input_val[9] => mar.DATAB
input_val[10] => mar.DATAB
input_val[11] => mar.DATAB
input_val[12] => mar.DATAB
input_val[13] => mar.DATAB
input_val[14] => mar.DATAB
input_val[15] => mar.DATAB
input_val[16] => mar.DATAB
input_val[17] => mar.DATAB
input_val[18] => mar.DATAB
input_val[19] => mar.DATAB
input_val[20] => mar.DATAB
input_val[21] => mar.DATAB
input_val[22] => mar.DATAB
input_val[23] => mar.DATAB
input_val[24] => mar.DATAB
input_val[25] => mar.DATAB
input_val[26] => mar.DATAB
input_val[27] => mar.DATAB
input_val[28] => mar.DATAB
input_val[29] => mar.DATAB
input_val[30] => mar.DATAB
input_val[31] => mar.DATAB
button1 => run.IN0
button1 => mar_inc.IN0
button2 => step_phase.IN0
button2 => mar_dec.IN0
button3 => step_inst.IN0
button3 => pc_ld.IN0
button3 => mem_read.IN0
run <= run.DB_MAX_OUTPUT_PORT_TYPE
step_phase <= step_phase.DB_MAX_OUTPUT_PORT_TYPE
step_inst <= step_inst.DB_MAX_OUTPUT_PORT_TYPE
cstate[0] => led_out[4].DATAIN
cstate[1] => led_out[5].DATAIN
cstate[2] => led_out[6].DATAIN
cstate[3] => led_out[7].DATAIN
running => led_out[0].DATAIN
hex_a[0] => Equal0.IN3
hex_a[0] => Equal2.IN3
hex_a[0] => Equal3.IN3
hex_a[0] => Equal4.IN2
hex_a[0] => Equal5.IN3
hex_a[0] => Equal6.IN2
hex_a[0] => Equal8.IN2
hex_a[0] => Equal9.IN3
hex_a[1] => Equal0.IN2
hex_a[1] => Equal2.IN2
hex_a[1] => Equal3.IN2
hex_a[1] => Equal4.IN3
hex_a[1] => Equal5.IN2
hex_a[1] => Equal6.IN1
hex_a[1] => Equal7.IN2
hex_a[1] => Equal8.IN1
hex_a[1] => Equal9.IN1
hex_a[2] => Equal0.IN1
hex_a[2] => Equal1.IN1
hex_a[2] => Equal2.IN1
hex_a[2] => Equal3.IN1
hex_a[2] => Equal4.IN1
hex_a[2] => Equal5.IN1
hex_a[2] => Equal6.IN3
hex_a[2] => Equal7.IN1
hex_a[2] => Equal8.IN0
hex_a[2] => Equal9.IN0
hex_a[3] => Equal0.IN0
hex_a[3] => Equal1.IN0
hex_a[3] => Equal2.IN0
hex_a[3] => Equal3.IN0
hex_a[3] => Equal4.IN0
hex_a[3] => Equal5.IN0
hex_a[3] => Equal6.IN0
hex_a[3] => Equal7.IN0
hex_a[3] => Equal8.IN3
hex_a[3] => Equal9.IN2
hex_b[0] => reg_addr[0].DATAIN
hex_b[0] => Ram0.RADDR
hex_b[1] => reg_addr[1].DATAIN
hex_b[1] => Ram0.RADDR1
hex_b[2] => reg_addr[2].DATAIN
hex_b[2] => Ram0.RADDR2
hex_b[3] => reg_addr[3].DATAIN
hex_b[3] => Ram0.RADDR3
dip_a[0] => blink.IN1
dip_a[0] => run.IN1
dip_a[0] => step_phase.IN1
dip_a[0] => step_inst.IN1
dip_a[0] => pc_ld.IN1
dip_a[0] => mar_inc.IN1
dip_a[0] => mar_dec.IN1
dip_a[0] => mem_read.IN1
dip_a[1] => ~NO_FANOUT~
dip_a[2] => ~NO_FANOUT~
dip_a[3] => ~NO_FANOUT~
dip_a[4] => ~NO_FANOUT~
dip_a[5] => ~NO_FANOUT~
dip_a[6] => ~NO_FANOUT~
dip_a[7] => ~NO_FANOUT~
dip_b[0] => ~NO_FANOUT~
dip_b[1] => ~NO_FANOUT~
dip_b[2] => ~NO_FANOUT~
dip_b[3] => ~NO_FANOUT~
dip_b[4] => ~NO_FANOUT~
dip_b[5] => ~NO_FANOUT~
dip_b[6] => ~NO_FANOUT~
dip_b[7] => ~NO_FANOUT~
pc_out[0] => b_func.DATAA
pc_out[1] => b_func.DATAA
pc_out[2] => b_func.DATAA
pc_out[3] => b_func.DATAA
pc_out[4] => b_func.DATAA
pc_out[5] => b_func.DATAA
pc_out[6] => b_func.DATAA
pc_out[7] => b_func.DATAA
pc_out[8] => b_func.DATAA
pc_out[9] => b_func.DATAA
pc_out[10] => b_func.DATAA
pc_out[11] => b_func.DATAA
pc_out[12] => b_func.DATAA
pc_out[13] => b_func.DATAA
pc_out[14] => b_func.DATAA
pc_out[15] => b_func.DATAA
pc_out[16] => b_func.DATAA
pc_out[17] => b_func.DATAA
pc_out[18] => b_func.DATAA
pc_out[19] => b_func.DATAA
pc_out[20] => b_func.DATAA
pc_out[21] => b_func.DATAA
pc_out[22] => b_func.DATAA
pc_out[23] => b_func.DATAA
pc_out[24] => b_func.DATAA
pc_out[25] => b_func.DATAA
pc_out[26] => b_func.DATAA
pc_out[27] => b_func.DATAA
pc_out[28] => b_func.DATAA
pc_out[29] => b_func.DATAA
pc_out[30] => b_func.DATAA
pc_out[31] => b_func.DATAA
pc_ld <= pc_ld.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] => b_func.DATAA
ir_out[1] => b_func.DATAA
ir_out[2] => b_func.DATAA
ir_out[3] => b_func.DATAA
ir_out[4] => b_func.DATAA
ir_out[5] => b_func.DATAA
ir_out[6] => b_func.DATAA
ir_out[7] => b_func.DATAA
ir_out[8] => b_func.DATAA
ir_out[9] => b_func.DATAA
ir_out[10] => b_func.DATAA
ir_out[11] => b_func.DATAA
ir_out[12] => b_func.DATAA
ir_out[13] => b_func.DATAA
ir_out[14] => b_func.DATAA
ir_out[15] => b_func.DATAA
ir_out[16] => b_func.DATAA
ir_out[17] => b_func.DATAA
ir_out[18] => b_func.DATAA
ir_out[19] => b_func.DATAA
ir_out[20] => b_func.DATAA
ir_out[21] => b_func.DATAA
ir_out[22] => b_func.DATAA
ir_out[23] => b_func.DATAA
ir_out[24] => b_func.DATAA
ir_out[25] => b_func.DATAA
ir_out[26] => b_func.DATAA
ir_out[27] => b_func.DATAA
ir_out[28] => b_func.DATAA
ir_out[29] => b_func.DATAA
ir_out[30] => b_func.DATAA
ir_out[31] => b_func.DATAA
ir_ld <= ir_ld.DB_MAX_OUTPUT_PORT_TYPE
reg_out[0] => b_func.DATAB
reg_out[1] => b_func.DATAB
reg_out[2] => b_func.DATAB
reg_out[3] => b_func.DATAB
reg_out[4] => b_func.DATAB
reg_out[5] => b_func.DATAB
reg_out[6] => b_func.DATAB
reg_out[7] => b_func.DATAB
reg_out[8] => b_func.DATAB
reg_out[9] => b_func.DATAB
reg_out[10] => b_func.DATAB
reg_out[11] => b_func.DATAB
reg_out[12] => b_func.DATAB
reg_out[13] => b_func.DATAB
reg_out[14] => b_func.DATAB
reg_out[15] => b_func.DATAB
reg_out[16] => b_func.DATAB
reg_out[17] => b_func.DATAB
reg_out[18] => b_func.DATAB
reg_out[19] => b_func.DATAB
reg_out[20] => b_func.DATAB
reg_out[21] => b_func.DATAB
reg_out[22] => b_func.DATAB
reg_out[23] => b_func.DATAB
reg_out[24] => b_func.DATAB
reg_out[25] => b_func.DATAB
reg_out[26] => b_func.DATAB
reg_out[27] => b_func.DATAB
reg_out[28] => b_func.DATAB
reg_out[29] => b_func.DATAB
reg_out[30] => b_func.DATAB
reg_out[31] => b_func.DATAB
reg_addr[0] <= hex_b[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[1] <= hex_b[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[2] <= hex_b[2].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[3] <= hex_b[3].DB_MAX_OUTPUT_PORT_TYPE
reg_addr[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
reg_ld <= reg_ld.DB_MAX_OUTPUT_PORT_TYPE
a_out[0] => b_func.DATAA
a_out[1] => b_func.DATAA
a_out[2] => b_func.DATAA
a_out[3] => b_func.DATAA
a_out[4] => b_func.DATAA
a_out[5] => b_func.DATAA
a_out[6] => b_func.DATAA
a_out[7] => b_func.DATAA
a_out[8] => b_func.DATAA
a_out[9] => b_func.DATAA
a_out[10] => b_func.DATAA
a_out[11] => b_func.DATAA
a_out[12] => b_func.DATAA
a_out[13] => b_func.DATAA
a_out[14] => b_func.DATAA
a_out[15] => b_func.DATAA
a_out[16] => b_func.DATAA
a_out[17] => b_func.DATAA
a_out[18] => b_func.DATAA
a_out[19] => b_func.DATAA
a_out[20] => b_func.DATAA
a_out[21] => b_func.DATAA
a_out[22] => b_func.DATAA
a_out[23] => b_func.DATAA
a_out[24] => b_func.DATAA
a_out[25] => b_func.DATAA
a_out[26] => b_func.DATAA
a_out[27] => b_func.DATAA
a_out[28] => b_func.DATAA
a_out[29] => b_func.DATAA
a_out[30] => b_func.DATAA
a_out[31] => b_func.DATAA
a_ld <= a_ld.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] => b_func.DATAA
b_out[1] => b_func.DATAA
b_out[2] => b_func.DATAA
b_out[3] => b_func.DATAA
b_out[4] => b_func.DATAA
b_out[5] => b_func.DATAA
b_out[6] => b_func.DATAA
b_out[7] => b_func.DATAA
b_out[8] => b_func.DATAA
b_out[9] => b_func.DATAA
b_out[10] => b_func.DATAA
b_out[11] => b_func.DATAA
b_out[12] => b_func.DATAA
b_out[13] => b_func.DATAA
b_out[14] => b_func.DATAA
b_out[15] => b_func.DATAA
b_out[16] => b_func.DATAA
b_out[17] => b_func.DATAA
b_out[18] => b_func.DATAA
b_out[19] => b_func.DATAA
b_out[20] => b_func.DATAA
b_out[21] => b_func.DATAA
b_out[22] => b_func.DATAA
b_out[23] => b_func.DATAA
b_out[24] => b_func.DATAA
b_out[25] => b_func.DATAA
b_out[26] => b_func.DATAA
b_out[27] => b_func.DATAA
b_out[28] => b_func.DATAA
b_out[29] => b_func.DATAA
b_out[30] => b_func.DATAA
b_out[31] => b_func.DATAA
b_ld <= b_ld.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] => b_func.DATAB
c_out[1] => b_func.DATAB
c_out[2] => b_func.DATAB
c_out[3] => b_func.DATAB
c_out[4] => b_func.DATAB
c_out[5] => b_func.DATAB
c_out[6] => b_func.DATAB
c_out[7] => b_func.DATAB
c_out[8] => b_func.DATAB
c_out[9] => b_func.DATAB
c_out[10] => b_func.DATAB
c_out[11] => b_func.DATAB
c_out[12] => b_func.DATAB
c_out[13] => b_func.DATAB
c_out[14] => b_func.DATAB
c_out[15] => b_func.DATAB
c_out[16] => b_func.DATAB
c_out[17] => b_func.DATAB
c_out[18] => b_func.DATAB
c_out[19] => b_func.DATAB
c_out[20] => b_func.DATAB
c_out[21] => b_func.DATAB
c_out[22] => b_func.DATAB
c_out[23] => b_func.DATAB
c_out[24] => b_func.DATAB
c_out[25] => b_func.DATAB
c_out[26] => b_func.DATAB
c_out[27] => b_func.DATAB
c_out[28] => b_func.DATAB
c_out[29] => b_func.DATAB
c_out[30] => b_func.DATAB
c_out[31] => b_func.DATAB
c_ld <= c_ld.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mar[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mar[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mar[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mar[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mar[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mar[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mar[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mar[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mar[8].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mar[9].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mar[10].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mar[11].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mar[12].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mar[13].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mar[14].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mar[15].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mar[16].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mar[17].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mar[18].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mar[19].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mar[20].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mar[21].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mar[22].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mar[23].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mar[24].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mar[25].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mar[26].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mar[27].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mar[28].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mar[29].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mar[30].DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mar[31].DB_MAX_OUTPUT_PORT_TYPE
mem_out[0] => b_func.DATAB
mem_out[1] => b_func.DATAB
mem_out[2] => b_func.DATAB
mem_out[3] => b_func.DATAB
mem_out[4] => b_func.DATAB
mem_out[5] => b_func.DATAB
mem_out[6] => b_func.DATAB
mem_out[7] => b_func.DATAB
mem_out[8] => b_func.DATAB
mem_out[9] => b_func.DATAB
mem_out[10] => b_func.DATAB
mem_out[11] => b_func.DATAB
mem_out[12] => b_func.DATAB
mem_out[13] => b_func.DATAB
mem_out[14] => b_func.DATAB
mem_out[15] => b_func.DATAB
mem_out[16] => b_func.DATAB
mem_out[17] => b_func.DATAB
mem_out[18] => b_func.DATAB
mem_out[19] => b_func.DATAB
mem_out[20] => b_func.DATAB
mem_out[21] => b_func.DATAB
mem_out[22] => b_func.DATAB
mem_out[23] => b_func.DATAB
mem_out[24] => b_func.DATAB
mem_out[25] => b_func.DATAB
mem_out[26] => b_func.DATAB
mem_out[27] => b_func.DATAB
mem_out[28] => b_func.DATAB
mem_out[29] => b_func.DATAB
mem_out[30] => b_func.DATAB
mem_out[31] => b_func.DATAB
mem_read[0] <= mem_read.DB_MAX_OUTPUT_PORT_TYPE
mem_read[1] <= <GND>
mem_read[2] <= <GND>
mem_read[3] <= <GND>
mem_read[4] <= <GND>
mem_read[5] <= <GND>
mem_read[6] <= <GND>
mem_read[7] <= <GND>
mem_read[8] <= <GND>
mem_read[9] <= <GND>
mem_read[10] <= <GND>
mem_read[11] <= <GND>
mem_read[12] <= <GND>
mem_read[13] <= <GND>
mem_read[14] <= <GND>
mem_read[15] <= <GND>
mem_read[16] <= <GND>
mem_read[17] <= <GND>
mem_read[18] <= <GND>
mem_read[19] <= <GND>
mem_read[20] <= <GND>
mem_read[21] <= <GND>
mem_read[22] <= <GND>
mem_read[23] <= <GND>
mem_read[24] <= <GND>
mem_read[25] <= <GND>
mem_read[26] <= <GND>
mem_read[27] <= <GND>
mem_read[28] <= <GND>
mem_read[29] <= <GND>
mem_read[30] <= <GND>
mem_read[31] <= <GND>
mem_write[0] <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
mem_write[1] <= <GND>
mem_write[2] <= <GND>
mem_write[3] <= <GND>
mem_write[4] <= <GND>
mem_write[5] <= <GND>
mem_write[6] <= <GND>
mem_write[7] <= <GND>
mem_write[8] <= <GND>
mem_write[9] <= <GND>
mem_write[10] <= <GND>
mem_write[11] <= <GND>
mem_write[12] <= <GND>
mem_write[13] <= <GND>
mem_write[14] <= <GND>
mem_write[15] <= <GND>
mem_write[16] <= <GND>
mem_write[17] <= <GND>
mem_write[18] <= <GND>
mem_write[19] <= <GND>
mem_write[20] <= <GND>
mem_write[21] <= <GND>
mem_write[22] <= <GND>
mem_write[23] <= <GND>
mem_write[24] <= <GND>
mem_write[25] <= <GND>
mem_write[26] <= <GND>
mem_write[27] <= <GND>
mem_write[28] <= <GND>
mem_write[29] <= <GND>
mem_write[30] <= <GND>
mem_write[31] <= <GND>
seg7_a[0] <= <GND>
seg7_a[1] <= <GND>
seg7_a[2] <= <GND>
seg7_a[3] <= <GND>
seg7_a[4] <= <GND>
seg7_a[5] <= <GND>
seg7_a[6] <= <GND>
seg7_a[7] <= <GND>
seg7_a[8] <= <GND>
seg7_a[9] <= <GND>
seg7_a[10] <= <GND>
seg7_a[11] <= <GND>
seg7_a[12] <= <GND>
seg7_a[13] <= <GND>
seg7_a[14] <= <GND>
seg7_a[15] <= <GND>
seg7_a[16] <= <GND>
seg7_a[17] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[18] <= <GND>
seg7_a[19] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[20] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[21] <= <GND>
seg7_a[22] <= <GND>
seg7_a[23] <= <GND>
seg7_a[24] <= <GND>
seg7_a[25] <= <VCC>
seg7_a[26] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[27] <= <VCC>
seg7_a[28] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[29] <= <GND>
seg7_a[30] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[31] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_a[32] <= <GND>
seg7_a[33] <= <GND>
seg7_a[34] <= <GND>
seg7_a[35] <= <GND>
seg7_a[36] <= <GND>
seg7_a[37] <= <GND>
seg7_a[38] <= <GND>
seg7_a[39] <= <GND>
seg7_a[40] <= <GND>
seg7_a[41] <= <GND>
seg7_a[42] <= <GND>
seg7_a[43] <= <GND>
seg7_a[44] <= <GND>
seg7_a[45] <= <GND>
seg7_a[46] <= <GND>
seg7_a[47] <= <GND>
seg7_a[48] <= <GND>
seg7_a[49] <= <GND>
seg7_a[50] <= <GND>
seg7_a[51] <= <GND>
seg7_a[52] <= <GND>
seg7_a[53] <= <GND>
seg7_a[54] <= <GND>
seg7_a[55] <= <GND>
seg7_a[56] <= <GND>
seg7_a[57] <= <GND>
seg7_a[58] <= <GND>
seg7_a[59] <= <GND>
seg7_a[60] <= <GND>
seg7_a[61] <= <GND>
seg7_a[62] <= <GND>
seg7_a[63] <= <GND>
seg7_b[0] <= <GND>
seg7_b[1] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[2] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[3] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[4] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[5] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[6] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[7] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[8] <= <GND>
seg7_b[9] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[10] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[11] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[12] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[13] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[14] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[15] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[16] <= <GND>
seg7_b[17] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[18] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[19] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[20] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[21] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[22] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[23] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[24] <= <GND>
seg7_b[25] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[26] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[27] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[28] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[29] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[30] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[31] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[32] <= <GND>
seg7_b[33] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[34] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[35] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[36] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[37] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[38] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[39] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[40] <= <GND>
seg7_b[41] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[42] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[43] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[44] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[45] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[46] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[47] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[48] <= <GND>
seg7_b[49] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[50] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[51] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[52] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[53] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[54] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[55] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[56] <= <GND>
seg7_b[57] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[58] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[59] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[60] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[61] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[62] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_b[63] <= seg7_b.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[0] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[1] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[2] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[3] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[4] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[5] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[6] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[7] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[8] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[9] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[10] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[11] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[12] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[13] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[14] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[15] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[16] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[17] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[18] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[19] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[20] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[21] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[22] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[23] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[24] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[25] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[26] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[27] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[28] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[29] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[30] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[31] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[32] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[33] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[34] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[35] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[36] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[37] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[38] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[39] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[40] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[41] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[42] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[43] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[44] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[45] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[46] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[47] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[48] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[49] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[50] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[51] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[52] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[53] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[54] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[55] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[56] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[57] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[58] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[59] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[60] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[61] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[62] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_c[63] <= c_func.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[0] <= <GND>
seg7_d[1] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[2] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[3] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[4] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[5] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[6] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[7] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[8] <= <GND>
seg7_d[9] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[10] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[11] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[12] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[13] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[14] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[15] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[16] <= <GND>
seg7_d[17] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[18] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[19] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[20] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[21] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[22] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[23] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[24] <= <GND>
seg7_d[25] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[26] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[27] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[28] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[29] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[30] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[31] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[32] <= <GND>
seg7_d[33] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[34] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[35] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[36] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[37] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[38] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[39] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[40] <= <GND>
seg7_d[41] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[42] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[43] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[44] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[45] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[46] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[47] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[48] <= <GND>
seg7_d[49] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[50] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[51] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[52] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[53] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[54] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[55] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[56] <= <GND>
seg7_d[57] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[58] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[59] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[60] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[61] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[62] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_d[63] <= seg7_d.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[0] <= <GND>
seg7_e[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[2] <= <GND>
seg7_e[3] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[4] <= <GND>
seg7_e[5] <= <GND>
seg7_e[6] <= <GND>
seg7_e[7] <= <GND>
seg7_e[8] <= <GND>
seg7_e[9] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[10] <= <GND>
seg7_e[11] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[12] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[13] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[14] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[15] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[16] <= <GND>
seg7_e[17] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[18] <= <GND>
seg7_e[19] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[20] <= <GND>
seg7_e[21] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[22] <= <GND>
seg7_e[23] <= <GND>
seg7_e[24] <= <GND>
seg7_e[25] <= <VCC>
seg7_e[26] <= <GND>
seg7_e[27] <= <VCC>
seg7_e[28] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[29] <= <VCC>
seg7_e[30] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[31] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_e[32] <= <GND>
seg7_e[33] <= <GND>
seg7_e[34] <= <GND>
seg7_e[35] <= <GND>
seg7_e[36] <= <GND>
seg7_e[37] <= <GND>
seg7_e[38] <= <GND>
seg7_e[39] <= <GND>
seg7_e[40] <= <GND>
seg7_e[41] <= <GND>
seg7_e[42] <= <GND>
seg7_e[43] <= <GND>
seg7_e[44] <= <GND>
seg7_e[45] <= <GND>
seg7_e[46] <= <GND>
seg7_e[47] <= <GND>
seg7_e[48] <= <GND>
seg7_e[49] <= <GND>
seg7_e[50] <= <GND>
seg7_e[51] <= <GND>
seg7_e[52] <= <GND>
seg7_e[53] <= <GND>
seg7_e[54] <= <GND>
seg7_e[55] <= <GND>
seg7_e[56] <= <GND>
seg7_e[57] <= <GND>
seg7_e[58] <= <GND>
seg7_e[59] <= <GND>
seg7_e[60] <= <GND>
seg7_e[61] <= <GND>
seg7_e[62] <= <GND>
seg7_e[63] <= <GND>
seg7_f[0] <= <GND>
seg7_f[1] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[2] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[3] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[4] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[5] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[6] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[7] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[8] <= <GND>
seg7_f[9] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[10] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[11] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[12] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[13] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[14] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[15] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[16] <= <GND>
seg7_f[17] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[18] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[19] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[20] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[21] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[22] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[23] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[24] <= <GND>
seg7_f[25] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[26] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[27] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[28] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[29] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[30] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[31] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[32] <= <GND>
seg7_f[33] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[34] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[35] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[36] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[37] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[38] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[39] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[40] <= <GND>
seg7_f[41] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[42] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[43] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[44] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[45] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[46] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[47] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[48] <= <GND>
seg7_f[49] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[50] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[51] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[52] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[53] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[54] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[55] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[56] <= <GND>
seg7_f[57] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[58] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[59] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[60] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[61] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[62] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_f[63] <= seg7_f.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[0] <= <GND>
seg7_g[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[2] <= <GND>
seg7_g[3] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[4] <= <GND>
seg7_g[5] <= <GND>
seg7_g[6] <= <GND>
seg7_g[7] <= <GND>
seg7_g[8] <= <GND>
seg7_g[9] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[10] <= <GND>
seg7_g[11] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[12] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[13] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[14] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[15] <= <GND>
seg7_g[16] <= <GND>
seg7_g[17] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[18] <= <GND>
seg7_g[19] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[20] <= <GND>
seg7_g[21] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[22] <= <GND>
seg7_g[23] <= <GND>
seg7_g[24] <= <GND>
seg7_g[25] <= <VCC>
seg7_g[26] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[27] <= <VCC>
seg7_g[28] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
seg7_g[29] <= <VCC>
seg7_g[30] <= <GND>
seg7_g[31] <= <GND>
seg7_g[32] <= <GND>
seg7_g[33] <= <GND>
seg7_g[34] <= <GND>
seg7_g[35] <= <GND>
seg7_g[36] <= <GND>
seg7_g[37] <= <GND>
seg7_g[38] <= <GND>
seg7_g[39] <= <GND>
seg7_g[40] <= <GND>
seg7_g[41] <= <GND>
seg7_g[42] <= <GND>
seg7_g[43] <= <GND>
seg7_g[44] <= <GND>
seg7_g[45] <= <GND>
seg7_g[46] <= <GND>
seg7_g[47] <= <GND>
seg7_g[48] <= <GND>
seg7_g[49] <= <GND>
seg7_g[50] <= <GND>
seg7_g[51] <= <GND>
seg7_g[52] <= <GND>
seg7_g[53] <= <GND>
seg7_g[54] <= <GND>
seg7_g[55] <= <GND>
seg7_g[56] <= <GND>
seg7_g[57] <= <GND>
seg7_g[58] <= <GND>
seg7_g[59] <= <GND>
seg7_g[60] <= <GND>
seg7_g[61] <= <GND>
seg7_g[62] <= <GND>
seg7_g[63] <= <GND>
seg7_h[0] <= <GND>
seg7_h[1] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[2] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[3] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[4] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[5] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[6] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[7] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[8] <= <GND>
seg7_h[9] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[10] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[11] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[12] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[13] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[14] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[15] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[16] <= <GND>
seg7_h[17] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[18] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[19] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[20] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[21] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[22] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[23] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[24] <= <GND>
seg7_h[25] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[26] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[27] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[28] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[29] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[30] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[31] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[32] <= <GND>
seg7_h[33] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[34] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[35] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[36] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[37] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[38] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[39] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[40] <= <GND>
seg7_h[41] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[42] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[43] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[44] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[45] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[46] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[47] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[48] <= <GND>
seg7_h[49] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[50] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[51] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[52] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[53] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[54] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[55] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[56] <= <GND>
seg7_h[57] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[58] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[59] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[60] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[61] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[62] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
seg7_h[63] <= seg7_h.DB_MAX_OUTPUT_PORT_TYPE
led_out[0] <= running.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= <GND>
led_out[2] <= <GND>
led_out[3] <= <GND>
led_out[4] <= cstate[0].DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= cstate[1].DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= cstate[2].DB_MAX_OUTPUT_PORT_TYPE
led_out[7] <= cstate[3].DB_MAX_OUTPUT_PORT_TYPE


