{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738838927102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738838927102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  6 13:48:46 2025 " "Processing started: Thu Feb  6 13:48:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738838927102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738838927102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Interface -c VGA_Interface " "Command: quartus_sta VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738838927102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738838927238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738838927866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738838927866 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1738838927895 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1738838927895 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "100 " "The Timing Analyzer is analyzing 100 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1738838929001 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_Interface.SDC " "Reading SDC File: 'VGA_Interface.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738838929617 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_247\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comb_247\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1738838929742 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738838929742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1738838929742 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] SW\[0\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838929888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838929888 "|VGA_Interface|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838929888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838929888 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838929888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838929888 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838929888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838929888 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838929888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838929888 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738838929986 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738838930004 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738838930021 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738838930053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738838930069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.386 " "Worst-case setup slack is -4.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.386             -74.954 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.386             -74.954 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.184               0.000 MAX10_CLK2_50  " "   16.184               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838930071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 MAX10_CLK2_50  " "    0.346               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.494               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838930087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838930145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838930151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 MAX10_CLK2_50  " "    9.648               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 MAX10_CLK1_50  " "    9.820               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.680               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.680               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838930165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838930165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738838930361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738838930467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738838944606 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] SW\[0\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838945869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838945869 "|VGA_Interface|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838945869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838945869 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838945869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838945869 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838945870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838945870 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838945870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838945870 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738838945870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738838945931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.474 " "Worst-case setup slack is -0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -3.333 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.474              -3.333 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.569               0.000 MAX10_CLK2_50  " "   16.569               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838945933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK2_50  " "    0.312               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.417               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838945952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838945958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838945981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.606 " "Worst-case minimum pulse width slack is 9.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.606               0.000 MAX10_CLK2_50  " "    9.606               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 MAX10_CLK1_50  " "    9.830               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.692               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.692               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838945984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838945984 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738838946160 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] SW\[0\] " "Register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|cycles_consumed\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838946975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838946975 "|VGA_Interface|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838946975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838946975 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP2[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838946975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838946975 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq|opcode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838946975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838946975 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP3[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Node: VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] is being clocked by VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738838946975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738838946975 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs|RS_FU_ALUOP1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738838946976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.067 " "Worst-case setup slack is 17.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.067               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.067               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.410               0.000 MAX10_CLK2_50  " "   18.410               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838947016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 MAX10_CLK2_50  " "    0.149               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.224               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838947032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838947038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738838947044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.303 " "Worst-case minimum pulse width slack is 9.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.303               0.000 MAX10_CLK2_50  " "    9.303               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 MAX10_CLK1_50  " "    9.530               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.714               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.714               0.000 comb_247\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738838947046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738838947046 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738838948200 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738838948270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738838948656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  6 13:49:08 2025 " "Processing ended: Thu Feb  6 13:49:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738838948656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738838948656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738838948656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738838948656 ""}
