
RCB_realtime.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08009bf0  08009bf0  0000abf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cb8  08009cb8  0000b044  2**0
                  CONTENTS
  4 .ARM          00000008  08009cb8  08009cb8  0000acb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cc0  08009cc0  0000b044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cc0  08009cc0  0000acc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cc4  08009cc4  0000acc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08009cc8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000980  20000048  08009d0c  0000b048  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009c8  08009d0c  0000b9c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY
 12 .debug_info   000149a9  00000000  00000000  0000b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ce  00000000  00000000  0001fa16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  00022ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001017  00000000  00000000  00024380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019710  00000000  00000000  00025397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017342  00000000  00000000  0003eaa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093813  00000000  00000000  00055de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e95fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056e0  00000000  00000000  000e9640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000eed20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000048 	.word	0x20000048
 8000128:	00000000 	.word	0x00000000
 800012c:	08009bd8 	.word	0x08009bd8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000004c 	.word	0x2000004c
 8000148:	08009bd8 	.word	0x08009bd8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8000164:	4b22      	ldr	r3, [pc, #136]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000166:	68db      	ldr	r3, [r3, #12]
 8000168:	4798      	blx	r3
   WIZCHIP.CS._select();
 800016a:	4b21      	ldr	r3, [pc, #132]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800016c:	695b      	ldr	r3, [r3, #20]
 800016e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000170:	4b1f      	ldr	r3, [pc, #124]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000174:	2b00      	cmp	r3, #0
 8000176:	d003      	beq.n	8000180 <WIZCHIP_READ+0x24>
 8000178:	4b1d      	ldr	r3, [pc, #116]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800017a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800017c:	2b00      	cmp	r3, #0
 800017e:	d114      	bne.n	80001aa <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000180:	4b1b      	ldr	r3, [pc, #108]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000182:	6a1b      	ldr	r3, [r3, #32]
 8000184:	687a      	ldr	r2, [r7, #4]
 8000186:	0c12      	lsrs	r2, r2, #16
 8000188:	b2d2      	uxtb	r2, r2
 800018a:	4610      	mov	r0, r2
 800018c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800018e:	4b18      	ldr	r3, [pc, #96]	@ (80001f0 <WIZCHIP_READ+0x94>)
 8000190:	6a1b      	ldr	r3, [r3, #32]
 8000192:	687a      	ldr	r2, [r7, #4]
 8000194:	0a12      	lsrs	r2, r2, #8
 8000196:	b2d2      	uxtb	r2, r2
 8000198:	4610      	mov	r0, r2
 800019a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800019c:	4b14      	ldr	r3, [pc, #80]	@ (80001f0 <WIZCHIP_READ+0x94>)
 800019e:	6a1b      	ldr	r3, [r3, #32]
 80001a0:	687a      	ldr	r2, [r7, #4]
 80001a2:	b2d2      	uxtb	r2, r2
 80001a4:	4610      	mov	r0, r2
 80001a6:	4798      	blx	r3
 80001a8:	e011      	b.n	80001ce <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	0c1b      	lsrs	r3, r3, #16
 80001ae:	b2db      	uxtb	r3, r3
 80001b0:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	0a1b      	lsrs	r3, r3, #8
 80001b6:	b2db      	uxtb	r3, r3
 80001b8:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	b2db      	uxtb	r3, r3
 80001be:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80001c0:	4b0b      	ldr	r3, [pc, #44]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80001c4:	f107 020c 	add.w	r2, r7, #12
 80001c8:	2103      	movs	r1, #3
 80001ca:	4610      	mov	r0, r2
 80001cc:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80001ce:	4b08      	ldr	r3, [pc, #32]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001d0:	69db      	ldr	r3, [r3, #28]
 80001d2:	4798      	blx	r3
 80001d4:	4603      	mov	r3, r0
 80001d6:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80001d8:	4b05      	ldr	r3, [pc, #20]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80001de:	4b04      	ldr	r3, [pc, #16]	@ (80001f0 <WIZCHIP_READ+0x94>)
 80001e0:	691b      	ldr	r3, [r3, #16]
 80001e2:	4798      	blx	r3
   return ret;
 80001e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80001e6:	4618      	mov	r0, r3
 80001e8:	3710      	adds	r7, #16
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	20000004 	.word	0x20000004

080001f4 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
 80001fc:	460b      	mov	r3, r1
 80001fe:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8000200:	4b22      	ldr	r3, [pc, #136]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000206:	4b21      	ldr	r3, [pc, #132]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000208:	695b      	ldr	r3, [r3, #20]
 800020a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f043 0304 	orr.w	r3, r3, #4
 8000212:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000214:	4b1d      	ldr	r3, [pc, #116]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000218:	2b00      	cmp	r3, #0
 800021a:	d119      	bne.n	8000250 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800021c:	4b1b      	ldr	r3, [pc, #108]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800021e:	6a1b      	ldr	r3, [r3, #32]
 8000220:	687a      	ldr	r2, [r7, #4]
 8000222:	0c12      	lsrs	r2, r2, #16
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800022a:	4b18      	ldr	r3, [pc, #96]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800022c:	6a1b      	ldr	r3, [r3, #32]
 800022e:	687a      	ldr	r2, [r7, #4]
 8000230:	0a12      	lsrs	r2, r2, #8
 8000232:	b2d2      	uxtb	r2, r2
 8000234:	4610      	mov	r0, r2
 8000236:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000238:	4b14      	ldr	r3, [pc, #80]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	4610      	mov	r0, r2
 8000242:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8000244:	4b11      	ldr	r3, [pc, #68]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000246:	6a1b      	ldr	r3, [r3, #32]
 8000248:	78fa      	ldrb	r2, [r7, #3]
 800024a:	4610      	mov	r0, r2
 800024c:	4798      	blx	r3
 800024e:	e013      	b.n	8000278 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	0c1b      	lsrs	r3, r3, #16
 8000254:	b2db      	uxtb	r3, r3
 8000256:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	0a1b      	lsrs	r3, r3, #8
 800025c:	b2db      	uxtb	r3, r3
 800025e:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8000266:	78fb      	ldrb	r3, [r7, #3]
 8000268:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800026a:	4b08      	ldr	r3, [pc, #32]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800026c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800026e:	f107 020c 	add.w	r2, r7, #12
 8000272:	2104      	movs	r1, #4
 8000274:	4610      	mov	r0, r2
 8000276:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000278:	4b04      	ldr	r3, [pc, #16]	@ (800028c <WIZCHIP_WRITE+0x98>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <WIZCHIP_WRITE+0x98>)
 8000280:	691b      	ldr	r3, [r3, #16]
 8000282:	4798      	blx	r3
}
 8000284:	bf00      	nop
 8000286:	3710      	adds	r7, #16
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	20000004 	.word	0x20000004

08000290 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000290:	b590      	push	{r4, r7, lr}
 8000292:	b087      	sub	sp, #28
 8000294:	af00      	add	r7, sp, #0
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	4613      	mov	r3, r2
 800029c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800029e:	4b2b      	ldr	r3, [pc, #172]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002a0:	68db      	ldr	r3, [r3, #12]
 80002a2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80002a4:	4b29      	ldr	r3, [pc, #164]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002a6:	695b      	ldr	r3, [r3, #20]
 80002a8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80002aa:	4b28      	ldr	r3, [pc, #160]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d003      	beq.n	80002ba <WIZCHIP_READ_BUF+0x2a>
 80002b2:	4b26      	ldr	r3, [pc, #152]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d126      	bne.n	8000308 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80002ba:	4b24      	ldr	r3, [pc, #144]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002bc:	6a1b      	ldr	r3, [r3, #32]
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	0c12      	lsrs	r2, r2, #16
 80002c2:	b2d2      	uxtb	r2, r2
 80002c4:	4610      	mov	r0, r2
 80002c6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80002c8:	4b20      	ldr	r3, [pc, #128]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ca:	6a1b      	ldr	r3, [r3, #32]
 80002cc:	68fa      	ldr	r2, [r7, #12]
 80002ce:	0a12      	lsrs	r2, r2, #8
 80002d0:	b2d2      	uxtb	r2, r2
 80002d2:	4610      	mov	r0, r2
 80002d4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80002d6:	4b1d      	ldr	r3, [pc, #116]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002d8:	6a1b      	ldr	r3, [r3, #32]
 80002da:	68fa      	ldr	r2, [r7, #12]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	4610      	mov	r0, r2
 80002e0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80002e2:	2300      	movs	r3, #0
 80002e4:	82fb      	strh	r3, [r7, #22]
 80002e6:	e00a      	b.n	80002fe <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80002e8:	4b18      	ldr	r3, [pc, #96]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 80002ea:	69db      	ldr	r3, [r3, #28]
 80002ec:	8afa      	ldrh	r2, [r7, #22]
 80002ee:	68b9      	ldr	r1, [r7, #8]
 80002f0:	188c      	adds	r4, r1, r2
 80002f2:	4798      	blx	r3
 80002f4:	4603      	mov	r3, r0
 80002f6:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80002f8:	8afb      	ldrh	r3, [r7, #22]
 80002fa:	3301      	adds	r3, #1
 80002fc:	82fb      	strh	r3, [r7, #22]
 80002fe:	8afa      	ldrh	r2, [r7, #22]
 8000300:	88fb      	ldrh	r3, [r7, #6]
 8000302:	429a      	cmp	r2, r3
 8000304:	d3f0      	bcc.n	80002e8 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000306:	e017      	b.n	8000338 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	0c1b      	lsrs	r3, r3, #16
 800030c:	b2db      	uxtb	r3, r3
 800030e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	0a1b      	lsrs	r3, r3, #8
 8000314:	b2db      	uxtb	r3, r3
 8000316:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800031e:	4b0b      	ldr	r3, [pc, #44]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 8000320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000322:	f107 0210 	add.w	r2, r7, #16
 8000326:	2103      	movs	r1, #3
 8000328:	4610      	mov	r0, r2
 800032a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800032c:	4b07      	ldr	r3, [pc, #28]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 800032e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000330:	88fa      	ldrh	r2, [r7, #6]
 8000332:	4611      	mov	r1, r2
 8000334:	68b8      	ldr	r0, [r7, #8]
 8000336:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000338:	4b04      	ldr	r3, [pc, #16]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800033e:	4b03      	ldr	r3, [pc, #12]	@ (800034c <WIZCHIP_READ_BUF+0xbc>)
 8000340:	691b      	ldr	r3, [r3, #16]
 8000342:	4798      	blx	r3
}
 8000344:	bf00      	nop
 8000346:	371c      	adds	r7, #28
 8000348:	46bd      	mov	sp, r7
 800034a:	bd90      	pop	{r4, r7, pc}
 800034c:	20000004 	.word	0x20000004

08000350 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b086      	sub	sp, #24
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	4613      	mov	r3, r2
 800035c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800035e:	4b2b      	ldr	r3, [pc, #172]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000360:	68db      	ldr	r3, [r3, #12]
 8000362:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000364:	4b29      	ldr	r3, [pc, #164]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000366:	695b      	ldr	r3, [r3, #20]
 8000368:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	f043 0304 	orr.w	r3, r3, #4
 8000370:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000376:	2b00      	cmp	r3, #0
 8000378:	d126      	bne.n	80003c8 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800037a:	4b24      	ldr	r3, [pc, #144]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 800037c:	6a1b      	ldr	r3, [r3, #32]
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	0c12      	lsrs	r2, r2, #16
 8000382:	b2d2      	uxtb	r2, r2
 8000384:	4610      	mov	r0, r2
 8000386:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000388:	4b20      	ldr	r3, [pc, #128]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 800038a:	6a1b      	ldr	r3, [r3, #32]
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	0a12      	lsrs	r2, r2, #8
 8000390:	b2d2      	uxtb	r2, r2
 8000392:	4610      	mov	r0, r2
 8000394:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000396:	4b1d      	ldr	r3, [pc, #116]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000398:	6a1b      	ldr	r3, [r3, #32]
 800039a:	68fa      	ldr	r2, [r7, #12]
 800039c:	b2d2      	uxtb	r2, r2
 800039e:	4610      	mov	r0, r2
 80003a0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80003a2:	2300      	movs	r3, #0
 80003a4:	82fb      	strh	r3, [r7, #22]
 80003a6:	e00a      	b.n	80003be <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80003a8:	4b18      	ldr	r3, [pc, #96]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003aa:	6a1b      	ldr	r3, [r3, #32]
 80003ac:	8afa      	ldrh	r2, [r7, #22]
 80003ae:	68b9      	ldr	r1, [r7, #8]
 80003b0:	440a      	add	r2, r1
 80003b2:	7812      	ldrb	r2, [r2, #0]
 80003b4:	4610      	mov	r0, r2
 80003b6:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80003b8:	8afb      	ldrh	r3, [r7, #22]
 80003ba:	3301      	adds	r3, #1
 80003bc:	82fb      	strh	r3, [r7, #22]
 80003be:	8afa      	ldrh	r2, [r7, #22]
 80003c0:	88fb      	ldrh	r3, [r7, #6]
 80003c2:	429a      	cmp	r2, r3
 80003c4:	d3f0      	bcc.n	80003a8 <WIZCHIP_WRITE_BUF+0x58>
 80003c6:	e017      	b.n	80003f8 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	0c1b      	lsrs	r3, r3, #16
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	0a1b      	lsrs	r3, r3, #8
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80003de:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003e2:	f107 0210 	add.w	r2, r7, #16
 80003e6:	2103      	movs	r1, #3
 80003e8:	4610      	mov	r0, r2
 80003ea:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80003ec:	4b07      	ldr	r3, [pc, #28]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003f0:	88fa      	ldrh	r2, [r7, #6]
 80003f2:	4611      	mov	r1, r2
 80003f4:	68b8      	ldr	r0, [r7, #8]
 80003f6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80003f8:	4b04      	ldr	r3, [pc, #16]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80003fe:	4b03      	ldr	r3, [pc, #12]	@ (800040c <WIZCHIP_WRITE_BUF+0xbc>)
 8000400:	691b      	ldr	r3, [r3, #16]
 8000402:	4798      	blx	r3
}
 8000404:	bf00      	nop
 8000406:	3718      	adds	r7, #24
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000004 	.word	0x20000004

08000410 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8000410:	b590      	push	{r4, r7, lr}
 8000412:	b085      	sub	sp, #20
 8000414:	af00      	add	r7, sp, #0
 8000416:	4603      	mov	r3, r0
 8000418:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800041a:	2300      	movs	r3, #0
 800041c:	81fb      	strh	r3, [r7, #14]
 800041e:	2300      	movs	r3, #0
 8000420:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	3301      	adds	r3, #1
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff fe94 	bl	800015c <WIZCHIP_READ>
 8000434:	4603      	mov	r3, r0
 8000436:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000438:	89bb      	ldrh	r3, [r7, #12]
 800043a:	021b      	lsls	r3, r3, #8
 800043c:	b29c      	uxth	r4, r3
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	3301      	adds	r3, #1
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff fe86 	bl	800015c <WIZCHIP_READ>
 8000450:	4603      	mov	r3, r0
 8000452:	4423      	add	r3, r4
 8000454:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000456:	89bb      	ldrh	r3, [r7, #12]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d019      	beq.n	8000490 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	3301      	adds	r3, #1
 8000462:	00db      	lsls	r3, r3, #3
 8000464:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff fe77 	bl	800015c <WIZCHIP_READ>
 800046e:	4603      	mov	r3, r0
 8000470:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8000472:	89fb      	ldrh	r3, [r7, #14]
 8000474:	021b      	lsls	r3, r3, #8
 8000476:	b29c      	uxth	r4, r3
 8000478:	79fb      	ldrb	r3, [r7, #7]
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	3301      	adds	r3, #1
 800047e:	00db      	lsls	r3, r3, #3
 8000480:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff fe69 	bl	800015c <WIZCHIP_READ>
 800048a:	4603      	mov	r3, r0
 800048c:	4423      	add	r3, r4
 800048e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000490:	89fa      	ldrh	r2, [r7, #14]
 8000492:	89bb      	ldrh	r3, [r7, #12]
 8000494:	429a      	cmp	r2, r3
 8000496:	d1c4      	bne.n	8000422 <getSn_TX_FSR+0x12>
   return val;
 8000498:	89fb      	ldrh	r3, [r7, #14]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd90      	pop	{r4, r7, pc}

080004a2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80004a2:	b590      	push	{r4, r7, lr}
 80004a4:	b085      	sub	sp, #20
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	4603      	mov	r3, r0
 80004aa:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	81fb      	strh	r3, [r7, #14]
 80004b0:	2300      	movs	r3, #0
 80004b2:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	3301      	adds	r3, #1
 80004ba:	00db      	lsls	r3, r3, #3
 80004bc:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80004c0:	4618      	mov	r0, r3
 80004c2:	f7ff fe4b 	bl	800015c <WIZCHIP_READ>
 80004c6:	4603      	mov	r3, r0
 80004c8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80004ca:	89bb      	ldrh	r3, [r7, #12]
 80004cc:	021b      	lsls	r3, r3, #8
 80004ce:	b29c      	uxth	r4, r3
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	3301      	adds	r3, #1
 80004d6:	00db      	lsls	r3, r3, #3
 80004d8:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80004dc:	4618      	mov	r0, r3
 80004de:	f7ff fe3d 	bl	800015c <WIZCHIP_READ>
 80004e2:	4603      	mov	r3, r0
 80004e4:	4423      	add	r3, r4
 80004e6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80004e8:	89bb      	ldrh	r3, [r7, #12]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d019      	beq.n	8000522 <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80004ee:	79fb      	ldrb	r3, [r7, #7]
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	3301      	adds	r3, #1
 80004f4:	00db      	lsls	r3, r3, #3
 80004f6:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff fe2e 	bl	800015c <WIZCHIP_READ>
 8000500:	4603      	mov	r3, r0
 8000502:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000504:	89fb      	ldrh	r3, [r7, #14]
 8000506:	021b      	lsls	r3, r3, #8
 8000508:	b29c      	uxth	r4, r3
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	3301      	adds	r3, #1
 8000510:	00db      	lsls	r3, r3, #3
 8000512:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff fe20 	bl	800015c <WIZCHIP_READ>
 800051c:	4603      	mov	r3, r0
 800051e:	4423      	add	r3, r4
 8000520:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000522:	89fa      	ldrh	r2, [r7, #14]
 8000524:	89bb      	ldrh	r3, [r7, #12]
 8000526:	429a      	cmp	r2, r3
 8000528:	d1c4      	bne.n	80004b4 <getSn_RX_RSR+0x12>
   return val;
 800052a:	89fb      	ldrh	r3, [r7, #14]
}
 800052c:	4618      	mov	r0, r3
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	bd90      	pop	{r4, r7, pc}

08000534 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000534:	b590      	push	{r4, r7, lr}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	6039      	str	r1, [r7, #0]
 800053e:	71fb      	strb	r3, [r7, #7]
 8000540:	4613      	mov	r3, r2
 8000542:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000548:	2300      	movs	r3, #0
 800054a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 800054c:	88bb      	ldrh	r3, [r7, #4]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d046      	beq.n	80005e0 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 8000552:	79fb      	ldrb	r3, [r7, #7]
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	3301      	adds	r3, #1
 8000558:	00db      	lsls	r3, r3, #3
 800055a:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800055e:	4618      	mov	r0, r3
 8000560:	f7ff fdfc 	bl	800015c <WIZCHIP_READ>
 8000564:	4603      	mov	r3, r0
 8000566:	021b      	lsls	r3, r3, #8
 8000568:	b29c      	uxth	r4, r3
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	3301      	adds	r3, #1
 8000570:	00db      	lsls	r3, r3, #3
 8000572:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff fdf0 	bl	800015c <WIZCHIP_READ>
 800057c:	4603      	mov	r3, r0
 800057e:	4423      	add	r3, r4
 8000580:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8000582:	89fb      	ldrh	r3, [r7, #14]
 8000584:	021a      	lsls	r2, r3, #8
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	3302      	adds	r3, #2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	4413      	add	r3, r2
 8000590:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8000592:	88bb      	ldrh	r3, [r7, #4]
 8000594:	461a      	mov	r2, r3
 8000596:	6839      	ldr	r1, [r7, #0]
 8000598:	68b8      	ldr	r0, [r7, #8]
 800059a:	f7ff fed9 	bl	8000350 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800059e:	89fa      	ldrh	r2, [r7, #14]
 80005a0:	88bb      	ldrh	r3, [r7, #4]
 80005a2:	4413      	add	r3, r2
 80005a4:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	3301      	adds	r3, #1
 80005ac:	00db      	lsls	r3, r3, #3
 80005ae:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80005b2:	461a      	mov	r2, r3
 80005b4:	89fb      	ldrh	r3, [r7, #14]
 80005b6:	0a1b      	lsrs	r3, r3, #8
 80005b8:	b29b      	uxth	r3, r3
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4619      	mov	r1, r3
 80005be:	4610      	mov	r0, r2
 80005c0:	f7ff fe18 	bl	80001f4 <WIZCHIP_WRITE>
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	3301      	adds	r3, #1
 80005ca:	00db      	lsls	r3, r3, #3
 80005cc:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80005d0:	461a      	mov	r2, r3
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	4610      	mov	r0, r2
 80005da:	f7ff fe0b 	bl	80001f4 <WIZCHIP_WRITE>
 80005de:	e000      	b.n	80005e2 <wiz_send_data+0xae>
   if(len == 0)  return;
 80005e0:	bf00      	nop
}
 80005e2:	3714      	adds	r7, #20
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd90      	pop	{r4, r7, pc}

080005e8 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	71fb      	strb	r3, [r7, #7]
 80005f4:	4613      	mov	r3, r2
 80005f6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8000600:	88bb      	ldrh	r3, [r7, #4]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d046      	beq.n	8000694 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	3301      	adds	r3, #1
 800060c:	00db      	lsls	r3, r3, #3
 800060e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff fda2 	bl	800015c <WIZCHIP_READ>
 8000618:	4603      	mov	r3, r0
 800061a:	021b      	lsls	r3, r3, #8
 800061c:	b29c      	uxth	r4, r3
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	3301      	adds	r3, #1
 8000624:	00db      	lsls	r3, r3, #3
 8000626:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 800062a:	4618      	mov	r0, r3
 800062c:	f7ff fd96 	bl	800015c <WIZCHIP_READ>
 8000630:	4603      	mov	r3, r0
 8000632:	4423      	add	r3, r4
 8000634:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8000636:	89fb      	ldrh	r3, [r7, #14]
 8000638:	021a      	lsls	r2, r3, #8
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	3303      	adds	r3, #3
 8000640:	00db      	lsls	r3, r3, #3
 8000642:	4413      	add	r3, r2
 8000644:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8000646:	88bb      	ldrh	r3, [r7, #4]
 8000648:	461a      	mov	r2, r3
 800064a:	6839      	ldr	r1, [r7, #0]
 800064c:	68b8      	ldr	r0, [r7, #8]
 800064e:	f7ff fe1f 	bl	8000290 <WIZCHIP_READ_BUF>
   ptr += len;
 8000652:	89fa      	ldrh	r2, [r7, #14]
 8000654:	88bb      	ldrh	r3, [r7, #4]
 8000656:	4413      	add	r3, r2
 8000658:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	3301      	adds	r3, #1
 8000660:	00db      	lsls	r3, r3, #3
 8000662:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8000666:	461a      	mov	r2, r3
 8000668:	89fb      	ldrh	r3, [r7, #14]
 800066a:	0a1b      	lsrs	r3, r3, #8
 800066c:	b29b      	uxth	r3, r3
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4619      	mov	r1, r3
 8000672:	4610      	mov	r0, r2
 8000674:	f7ff fdbe 	bl	80001f4 <WIZCHIP_WRITE>
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	3301      	adds	r3, #1
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8000684:	461a      	mov	r2, r3
 8000686:	89fb      	ldrh	r3, [r7, #14]
 8000688:	b2db      	uxtb	r3, r3
 800068a:	4619      	mov	r1, r3
 800068c:	4610      	mov	r0, r2
 800068e:	f7ff fdb1 	bl	80001f4 <WIZCHIP_WRITE>
 8000692:	e000      	b.n	8000696 <wiz_recv_data+0xae>
   if(len == 0) return;
 8000694:	bf00      	nop
}
 8000696:	3714      	adds	r7, #20
 8000698:	46bd      	mov	sp, r7
 800069a:	bd90      	pop	{r4, r7, pc}

0800069c <wizchip_select>:
#include "../Ethernet/wizchip_conf.h"

extern SPI_HandleTypeDef hspi1;

void wizchip_select(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2110      	movs	r1, #16
 80006a4:	4802      	ldr	r0, [pc, #8]	@ (80006b0 <wizchip_select+0x14>)
 80006a6:	f006 fbf2 	bl	8006e8e <HAL_GPIO_WritePin>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40010800 	.word	0x40010800

080006b4 <wizchip_deselect>:

void wizchip_deselect(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	2110      	movs	r1, #16
 80006bc:	4802      	ldr	r0, [pc, #8]	@ (80006c8 <wizchip_deselect+0x14>)
 80006be:	f006 fbe6 	bl	8006e8e <HAL_GPIO_WritePin>
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40010800 	.word	0x40010800

080006cc <wizchip_read>:

uint8_t wizchip_read(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 80006d2:	1df9      	adds	r1, r7, #7
 80006d4:	f04f 33ff 	mov.w	r3, #4294967295
 80006d8:	2201      	movs	r2, #1
 80006da:	4804      	ldr	r0, [pc, #16]	@ (80006ec <wizchip_read+0x20>)
 80006dc:	f007 fa4e 	bl	8007b7c <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&hspi1, &rbuf, 1);
	return rbuf;
 80006e0:	79fb      	ldrb	r3, [r7, #7]
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	200000d0 	.word	0x200000d0

080006f0 <wizchip_write>:

void wizchip_write(uint8_t b) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 80006fa:	1df9      	adds	r1, r7, #7
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000700:	2201      	movs	r2, #1
 8000702:	4803      	ldr	r0, [pc, #12]	@ (8000710 <wizchip_write+0x20>)
 8000704:	f007 f8f6 	bl	80078f4 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&hspi1, &b, 1);
}
 8000708:	bf00      	nop
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	200000d0 	.word	0x200000d0

08000714 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, pBuf, len, 0xFFFFFFFF);
 8000720:	887a      	ldrh	r2, [r7, #2]
 8000722:	f04f 33ff 	mov.w	r3, #4294967295
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	4803      	ldr	r0, [pc, #12]	@ (8000738 <wizchip_readburst+0x24>)
 800072a:	f007 fa27 	bl	8007b7c <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&hspi1, pBuf, len);
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000d0 	.word	0x200000d0

0800073c <wizchip_writeburst>:

void wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, pBuf, len, 0xFFFFFFFF);
 8000748:	887a      	ldrh	r2, [r7, #2]
 800074a:	f04f 33ff 	mov.w	r3, #4294967295
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	4803      	ldr	r0, [pc, #12]	@ (8000760 <wizchip_writeburst+0x24>)
 8000752:	f007 f8cf 	bl	80078f4 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&hspi1, pBuf, len);
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200000d0 	.word	0x200000d0

08000764 <W5500Init>:

void W5500Init()
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b087      	sub	sp, #28
 8000768:	af00      	add	r7, sp, #0
	uint8_t tmp = 0xFF;
 800076a:	23ff      	movs	r3, #255	@ 0xff
 800076c:	75fb      	strb	r3, [r7, #23]
	uint8_t memsize[2][8] = {{16,0,0,0,0,0,0,0},{16,0,0,0,0,0,0,0}};
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <W5500Init+0x74>)
 8000770:	1d3c      	adds	r4, r7, #4
 8000772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	2110      	movs	r1, #16
 800077c:	4817      	ldr	r0, [pc, #92]	@ (80007dc <W5500Init+0x78>)
 800077e:	f006 fb86 	bl	8006e8e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2102      	movs	r1, #2
 8000786:	4816      	ldr	r0, [pc, #88]	@ (80007e0 <W5500Init+0x7c>)
 8000788:	f006 fb81 	bl	8006e8e <HAL_GPIO_WritePin>
	while (tmp--);
 800078c:	bf00      	nop
 800078e:	7dfb      	ldrb	r3, [r7, #23]
 8000790:	1e5a      	subs	r2, r3, #1
 8000792:	75fa      	strb	r2, [r7, #23]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1fa      	bne.n	800078e <W5500Init+0x2a>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2102      	movs	r1, #2
 800079c:	4810      	ldr	r0, [pc, #64]	@ (80007e0 <W5500Init+0x7c>)
 800079e:	f006 fb76 	bl	8006e8e <HAL_GPIO_WritePin>
	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 80007a2:	4910      	ldr	r1, [pc, #64]	@ (80007e4 <W5500Init+0x80>)
 80007a4:	4810      	ldr	r0, [pc, #64]	@ (80007e8 <W5500Init+0x84>)
 80007a6:	f000 fd29 	bl	80011fc <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 80007aa:	4910      	ldr	r1, [pc, #64]	@ (80007ec <W5500Init+0x88>)
 80007ac:	4810      	ldr	r0, [pc, #64]	@ (80007f0 <W5500Init+0x8c>)
 80007ae:	f000 fd49 	bl	8001244 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 80007b2:	4910      	ldr	r1, [pc, #64]	@ (80007f4 <W5500Init+0x90>)
 80007b4:	4810      	ldr	r0, [pc, #64]	@ (80007f8 <W5500Init+0x94>)
 80007b6:	f000 fd71 	bl	800129c <reg_wizchip_spiburst_cbfunc>
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1)
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	4619      	mov	r1, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	f000 fd98 	bl	80012f4 <ctlwizchip>
 80007c4:	4603      	mov	r3, r0
 80007c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007ca:	d101      	bne.n	80007d0 <W5500Init+0x6c>
	{
		while (1);
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <W5500Init+0x68>
	}
}
 80007d0:	bf00      	nop
 80007d2:	371c      	adds	r7, #28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd90      	pop	{r4, r7, pc}
 80007d8:	08009bf0 	.word	0x08009bf0
 80007dc:	40010800 	.word	0x40010800
 80007e0:	40010c00 	.word	0x40010c00
 80007e4:	080006b5 	.word	0x080006b5
 80007e8:	0800069d 	.word	0x0800069d
 80007ec:	080006f1 	.word	0x080006f1
 80007f0:	080006cd 	.word	0x080006cd
 80007f4:	0800073d 	.word	0x0800073d
 80007f8:	08000715 	.word	0x08000715

080007fc <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	4604      	mov	r4, r0
 8000804:	4608      	mov	r0, r1
 8000806:	4611      	mov	r1, r2
 8000808:	461a      	mov	r2, r3
 800080a:	4623      	mov	r3, r4
 800080c:	71fb      	strb	r3, [r7, #7]
 800080e:	4603      	mov	r3, r0
 8000810:	71bb      	strb	r3, [r7, #6]
 8000812:	460b      	mov	r3, r1
 8000814:	80bb      	strh	r3, [r7, #4]
 8000816:	4613      	mov	r3, r2
 8000818:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	2b08      	cmp	r3, #8
 800081e:	d902      	bls.n	8000826 <socket+0x2a>
 8000820:	f04f 33ff 	mov.w	r3, #4294967295
 8000824:	e0ef      	b.n	8000a06 <socket+0x20a>
	switch(protocol)
 8000826:	79bb      	ldrb	r3, [r7, #6]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d005      	beq.n	8000838 <socket+0x3c>
 800082c:	2b00      	cmp	r3, #0
 800082e:	dd11      	ble.n	8000854 <socket+0x58>
 8000830:	3b02      	subs	r3, #2
 8000832:	2b02      	cmp	r3, #2
 8000834:	d80e      	bhi.n	8000854 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8000836:	e011      	b.n	800085c <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2204      	movs	r2, #4
 800083e:	4619      	mov	r1, r3
 8000840:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8000844:	f7ff fd24 	bl	8000290 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d105      	bne.n	800085a <socket+0x5e>
 800084e:	f06f 0302 	mvn.w	r3, #2
 8000852:	e0d8      	b.n	8000a06 <socket+0x20a>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8000854:	f06f 0304 	mvn.w	r3, #4
 8000858:	e0d5      	b.n	8000a06 <socket+0x20a>
	    break;
 800085a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	2b00      	cmp	r3, #0
 8000864:	d002      	beq.n	800086c <socket+0x70>
 8000866:	f06f 0305 	mvn.w	r3, #5
 800086a:	e0cc      	b.n	8000a06 <socket+0x20a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d028      	beq.n	80008c4 <socket+0xc8>
	{
   	switch(protocol)
 8000872:	79bb      	ldrb	r3, [r7, #6]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d002      	beq.n	800087e <socket+0x82>
 8000878:	2b02      	cmp	r3, #2
 800087a:	d008      	beq.n	800088e <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 800087c:	e022      	b.n	80008c4 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8000884:	2b00      	cmp	r3, #0
 8000886:	d11a      	bne.n	80008be <socket+0xc2>
 8000888:	f06f 0305 	mvn.w	r3, #5
 800088c:	e0bb      	b.n	8000a06 <socket+0x20a>
   	      if(flag & SF_IGMP_VER2)
 800088e:	78fb      	ldrb	r3, [r7, #3]
 8000890:	f003 0320 	and.w	r3, r3, #32
 8000894:	2b00      	cmp	r3, #0
 8000896:	d006      	beq.n	80008a6 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8000898:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800089c:	2b00      	cmp	r3, #0
 800089e:	db02      	blt.n	80008a6 <socket+0xaa>
 80008a0:	f06f 0305 	mvn.w	r3, #5
 80008a4:	e0af      	b.n	8000a06 <socket+0x20a>
      	      if(flag & SF_UNI_BLOCK)
 80008a6:	78fb      	ldrb	r3, [r7, #3]
 80008a8:	f003 0310 	and.w	r3, r3, #16
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d008      	beq.n	80008c2 <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80008b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	db04      	blt.n	80008c2 <socket+0xc6>
 80008b8:	f06f 0305 	mvn.w	r3, #5
 80008bc:	e0a3      	b.n	8000a06 <socket+0x20a>
   	      break;
 80008be:	bf00      	nop
 80008c0:	e000      	b.n	80008c4 <socket+0xc8>
   	      break;
 80008c2:	bf00      	nop
   	}
   }
	close(sn);
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 f8ac 	bl	8000a24 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	3301      	adds	r3, #1
 80008d2:	00d8      	lsls	r0, r3, #3
 80008d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80008d8:	f023 030f 	bic.w	r3, r3, #15
 80008dc:	b25a      	sxtb	r2, r3
 80008de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4619      	mov	r1, r3
 80008ea:	f7ff fc83 	bl	80001f4 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80008ee:	88bb      	ldrh	r3, [r7, #4]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d110      	bne.n	8000916 <socket+0x11a>
	{
	   port = sock_any_port++;
 80008f4:	4b46      	ldr	r3, [pc, #280]	@ (8000a10 <socket+0x214>)
 80008f6:	881b      	ldrh	r3, [r3, #0]
 80008f8:	1c5a      	adds	r2, r3, #1
 80008fa:	b291      	uxth	r1, r2
 80008fc:	4a44      	ldr	r2, [pc, #272]	@ (8000a10 <socket+0x214>)
 80008fe:	8011      	strh	r1, [r2, #0]
 8000900:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8000902:	4b43      	ldr	r3, [pc, #268]	@ (8000a10 <socket+0x214>)
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800090a:	4293      	cmp	r3, r2
 800090c:	d103      	bne.n	8000916 <socket+0x11a>
 800090e:	4b40      	ldr	r3, [pc, #256]	@ (8000a10 <socket+0x214>)
 8000910:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8000914:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	3301      	adds	r3, #1
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000922:	461a      	mov	r2, r3
 8000924:	88bb      	ldrh	r3, [r7, #4]
 8000926:	0a1b      	lsrs	r3, r3, #8
 8000928:	b29b      	uxth	r3, r3
 800092a:	b2db      	uxtb	r3, r3
 800092c:	4619      	mov	r1, r3
 800092e:	4610      	mov	r0, r2
 8000930:	f7ff fc60 	bl	80001f4 <WIZCHIP_WRITE>
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	3301      	adds	r3, #1
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8000940:	461a      	mov	r2, r3
 8000942:	88bb      	ldrh	r3, [r7, #4]
 8000944:	b2db      	uxtb	r3, r3
 8000946:	4619      	mov	r1, r3
 8000948:	4610      	mov	r0, r2
 800094a:	f7ff fc53 	bl	80001f4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	3301      	adds	r3, #1
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800095a:	2101      	movs	r1, #1
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fc49 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000962:	bf00      	nop
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	3301      	adds	r3, #1
 800096a:	00db      	lsls	r3, r3, #3
 800096c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fbf3 	bl	800015c <WIZCHIP_READ>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d1f3      	bne.n	8000964 <socket+0x168>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2201      	movs	r2, #1
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	b21b      	sxth	r3, r3
 8000986:	43db      	mvns	r3, r3
 8000988:	b21a      	sxth	r2, r3
 800098a:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <socket+0x218>)
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	b21b      	sxth	r3, r3
 8000990:	4013      	ands	r3, r2
 8000992:	b21b      	sxth	r3, r3
 8000994:	b29a      	uxth	r2, r3
 8000996:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <socket+0x218>)
 8000998:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	f003 0201 	and.w	r2, r3, #1
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	b21a      	sxth	r2, r3
 80009a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <socket+0x218>)
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	b21b      	sxth	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	4b17      	ldr	r3, [pc, #92]	@ (8000a14 <socket+0x218>)
 80009b6:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	2201      	movs	r2, #1
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	b21b      	sxth	r3, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	b21a      	sxth	r2, r3
 80009c6:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <socket+0x21c>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	b21b      	sxth	r3, r3
 80009cc:	4013      	ands	r3, r2
 80009ce:	b21b      	sxth	r3, r3
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <socket+0x21c>)
 80009d4:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4a10      	ldr	r2, [pc, #64]	@ (8000a1c <socket+0x220>)
 80009da:	2100      	movs	r1, #0
 80009dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a20 <socket+0x224>)
 80009e4:	2100      	movs	r1, #0
 80009e6:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80009e8:	bf00      	nop
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	3301      	adds	r3, #1
 80009f0:	00db      	lsls	r3, r3, #3
 80009f2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff fbb0 	bl	800015c <WIZCHIP_READ>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d0f3      	beq.n	80009ea <socket+0x1ee>
   return (int8_t)sn;
 8000a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8000a06:	4618      	mov	r0, r3
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd90      	pop	{r4, r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000064 	.word	0x20000064
 8000a18:	20000066 	.word	0x20000066
 8000a1c:	20000068 	.word	0x20000068
 8000a20:	2000007c 	.word	0x2000007c

08000a24 <close>:

int8_t close(uint8_t sn)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b08      	cmp	r3, #8
 8000a32:	d902      	bls.n	8000a3a <close+0x16>
 8000a34:	f04f 33ff 	mov.w	r3, #4294967295
 8000a38:	e060      	b.n	8000afc <close+0xd8>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	3301      	adds	r3, #1
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a46:	2110      	movs	r1, #16
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fbd3 	bl	80001f4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8000a4e:	bf00      	nop
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	3301      	adds	r3, #1
 8000a56:	00db      	lsls	r3, r3, #3
 8000a58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fb7d 	bl	800015c <WIZCHIP_READ>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1f3      	bne.n	8000a50 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	00db      	lsls	r3, r3, #3
 8000a70:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a74:	211f      	movs	r1, #31
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fbbc 	bl	80001f4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	2201      	movs	r2, #1
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	b21a      	sxth	r2, r3
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000b04 <close+0xe0>)
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	b21b      	sxth	r3, r3
 8000a90:	4013      	ands	r3, r2
 8000a92:	b21b      	sxth	r3, r3
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	4b1b      	ldr	r3, [pc, #108]	@ (8000b04 <close+0xe0>)
 8000a98:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	b21b      	sxth	r3, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	b21a      	sxth	r2, r3
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <close+0xe4>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	4013      	ands	r3, r2
 8000ab0:	b21b      	sxth	r3, r3
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <close+0xe4>)
 8000ab6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	4a14      	ldr	r2, [pc, #80]	@ (8000b0c <close+0xe8>)
 8000abc:	2100      	movs	r1, #0
 8000abe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <close+0xec>)
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000aca:	e00a      	b.n	8000ae2 <close+0xbe>
	{
		if (g_uart_request_exit == 1)
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <close+0xf0>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d105      	bne.n	8000ae2 <close+0xbe>
		{
			g_uart_request_exit = 0; // Xa c sau khi x l
 8000ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <close+0xf0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
			return SOCKERR_TIMEOUT	; // Tr v m li ty chnh
 8000adc:	f06f 030c 	mvn.w	r3, #12
 8000ae0:	e00c      	b.n	8000afc <close+0xd8>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	00db      	lsls	r3, r3, #3
 8000aea:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fb34 	bl	800015c <WIZCHIP_READ>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1e8      	bne.n	8000acc <close+0xa8>
		}
	}
	return SOCK_OK;
 8000afa:	2301      	movs	r3, #1
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000064 	.word	0x20000064
 8000b08:	20000066 	.word	0x20000066
 8000b0c:	20000068 	.word	0x20000068
 8000b10:	2000007c 	.word	0x2000007c
 8000b14:	20000078 	.word	0x20000078

08000b18 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
 8000b24:	4613      	mov	r3, r2
 8000b26:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	2b08      	cmp	r3, #8
 8000b2c:	d902      	bls.n	8000b34 <connect+0x1c>
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b32:	e0d1      	b.n	8000cd8 <connect+0x1c0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	3301      	adds	r3, #1
 8000b3a:	00db      	lsls	r3, r3, #3
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fb0d 	bl	800015c <WIZCHIP_READ>
 8000b42:	4603      	mov	r3, r0
 8000b44:	f003 030f 	and.w	r3, r3, #15
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d002      	beq.n	8000b52 <connect+0x3a>
 8000b4c:	f06f 0304 	mvn.w	r3, #4
 8000b50:	e0c2      	b.n	8000cd8 <connect+0x1c0>
   CHECK_SOCKINIT();
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	3301      	adds	r3, #1
 8000b58:	00db      	lsls	r3, r3, #3
 8000b5a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fafc 	bl	800015c <WIZCHIP_READ>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b13      	cmp	r3, #19
 8000b68:	d002      	beq.n	8000b70 <connect+0x58>
 8000b6a:	f06f 0302 	mvn.w	r3, #2
 8000b6e:	e0b3      	b.n	8000cd8 <connect+0x1c0>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	021b      	lsls	r3, r3, #8
 8000b7a:	683a      	ldr	r2, [r7, #0]
 8000b7c:	3201      	adds	r2, #1
 8000b7e:	7812      	ldrb	r2, [r2, #0]
 8000b80:	4413      	add	r3, r2
 8000b82:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	021b      	lsls	r3, r3, #8
 8000b88:	683a      	ldr	r2, [r7, #0]
 8000b8a:	3202      	adds	r2, #2
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	021b      	lsls	r3, r3, #8
 8000b96:	683a      	ldr	r2, [r7, #0]
 8000b98:	3203      	adds	r2, #3
 8000b9a:	7812      	ldrb	r2, [r2, #0]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ba6:	d002      	beq.n	8000bae <connect+0x96>
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <connect+0x9c>
 8000bae:	f06f 030b 	mvn.w	r3, #11
 8000bb2:	e091      	b.n	8000cd8 <connect+0x1c0>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8000bb4:	88bb      	ldrh	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d102      	bne.n	8000bc0 <connect+0xa8>
 8000bba:	f06f 030a 	mvn.w	r3, #10
 8000bbe:	e08b      	b.n	8000cd8 <connect+0x1c0>
	setSn_DIPR(sn,addr);
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	00db      	lsls	r3, r3, #3
 8000bc8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8000bcc:	2204      	movs	r2, #4
 8000bce:	6839      	ldr	r1, [r7, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fbbd 	bl	8000350 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	3301      	adds	r3, #1
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000be2:	461a      	mov	r2, r3
 8000be4:	88bb      	ldrh	r3, [r7, #4]
 8000be6:	0a1b      	lsrs	r3, r3, #8
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	4619      	mov	r1, r3
 8000bee:	4610      	mov	r0, r2
 8000bf0:	f7ff fb00 	bl	80001f4 <WIZCHIP_WRITE>
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8000c00:	461a      	mov	r2, r3
 8000c02:	88bb      	ldrh	r3, [r7, #4]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	4619      	mov	r1, r3
 8000c08:	4610      	mov	r0, r2
 8000c0a:	f7ff faf3 	bl	80001f4 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	3301      	adds	r3, #1
 8000c14:	00db      	lsls	r3, r3, #3
 8000c16:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c1a:	2104      	movs	r1, #4
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fae9 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8000c22:	bf00      	nop
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	3301      	adds	r3, #1
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fa93 	bl	800015c <WIZCHIP_READ>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d1f3      	bne.n	8000c24 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8000c3c:	4b28      	ldr	r3, [pc, #160]	@ (8000ce0 <connect+0x1c8>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	461a      	mov	r2, r3
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	fa42 f303 	asr.w	r3, r2, r3
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d036      	beq.n	8000cbe <connect+0x1a6>
 8000c50:	2300      	movs	r3, #0
 8000c52:	e041      	b.n	8000cd8 <connect+0x1c0>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	3301      	adds	r3, #1
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fa7b 	bl	800015c <WIZCHIP_READ>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f003 0308 	and.w	r3, r3, #8
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00c      	beq.n	8000c8a <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	3301      	adds	r3, #1
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fab8 	bl	80001f4 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8000c84:	f06f 030c 	mvn.w	r3, #12
 8000c88:	e026      	b.n	8000cd8 <connect+0x1c0>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3301      	adds	r3, #1
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fa60 	bl	800015c <WIZCHIP_READ>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8000ca2:	f06f 0303 	mvn.w	r3, #3
 8000ca6:	e017      	b.n	8000cd8 <connect+0x1c0>
		}
		if (g_uart_request_exit == 1)
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <connect+0x1cc>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d105      	bne.n	8000cbe <connect+0x1a6>
		{
			g_uart_request_exit = 0; // Xa c sau khi x l
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <connect+0x1cc>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
			return SOCKERR_TIMEOUT	; // Tr v m li ty chnh
 8000cb8:	f06f 030c 	mvn.w	r3, #12
 8000cbc:	e00c      	b.n	8000cd8 <connect+0x1c0>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fa46 	bl	800015c <WIZCHIP_READ>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b17      	cmp	r3, #23
 8000cd4:	d1be      	bne.n	8000c54 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000064 	.word	0x20000064
 8000ce4:	20000078 	.word	0x20000078

08000ce8 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	2b08      	cmp	r3, #8
 8000cf6:	d902      	bls.n	8000cfe <disconnect+0x16>
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfc:	e06d      	b.n	8000dda <disconnect+0xf2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	3301      	adds	r3, #1
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fa28 	bl	800015c <WIZCHIP_READ>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d002      	beq.n	8000d1c <disconnect+0x34>
 8000d16:	f06f 0304 	mvn.w	r3, #4
 8000d1a:	e05e      	b.n	8000dda <disconnect+0xf2>
	setSn_CR(sn,Sn_CR_DISCON);
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	3301      	adds	r3, #1
 8000d22:	00db      	lsls	r3, r3, #3
 8000d24:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000d28:	2108      	movs	r1, #8
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fa62 	bl	80001f4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8000d30:	bf00      	nop
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	3301      	adds	r3, #1
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fa0c 	bl	800015c <WIZCHIP_READ>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1f3      	bne.n	8000d32 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	4b22      	ldr	r3, [pc, #136]	@ (8000de4 <disconnect+0xfc>)
 8000d5a:	881b      	ldrh	r3, [r3, #0]
 8000d5c:	b21b      	sxth	r3, r3
 8000d5e:	4013      	ands	r3, r2
 8000d60:	b21b      	sxth	r3, r3
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b1f      	ldr	r3, [pc, #124]	@ (8000de4 <disconnect+0xfc>)
 8000d66:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8000d68:	4b1f      	ldr	r3, [pc, #124]	@ (8000de8 <disconnect+0x100>)
 8000d6a:	881b      	ldrh	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	fa42 f303 	asr.w	r3, r2, r3
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d021      	beq.n	8000dc0 <disconnect+0xd8>
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	e02c      	b.n	8000dda <disconnect+0xf2>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	3301      	adds	r3, #1
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff f9e5 	bl	800015c <WIZCHIP_READ>
 8000d92:	4603      	mov	r3, r0
 8000d94:	f003 0308 	and.w	r3, r3, #8
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d006      	beq.n	8000daa <disconnect+0xc2>
	   {
	      close(sn);
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fe40 	bl	8000a24 <close>
	      return SOCKERR_TIMEOUT;
 8000da4:	f06f 030c 	mvn.w	r3, #12
 8000da8:	e017      	b.n	8000dda <disconnect+0xf2>
	   }
	   if (g_uart_request_exit == 1)
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <disconnect+0x104>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d105      	bne.n	8000dc0 <disconnect+0xd8>
	   {
		   g_uart_request_exit = 0; // Xa c sau khi x l
 8000db4:	4b0d      	ldr	r3, [pc, #52]	@ (8000dec <disconnect+0x104>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
		   return SOCKERR_TIMEOUT	; // Tr v m li ty chnh
 8000dba:	f06f 030c 	mvn.w	r3, #12
 8000dbe:	e00c      	b.n	8000dda <disconnect+0xf2>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff f9c5 	bl	800015c <WIZCHIP_READ>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1d3      	bne.n	8000d80 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8000dd8:	2301      	movs	r3, #1
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000066 	.word	0x20000066
 8000de8:	20000064 	.word	0x20000064
 8000dec:	20000078 	.word	0x20000078

08000df0 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	71fb      	strb	r3, [r7, #7]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	2b08      	cmp	r3, #8
 8000e0c:	d902      	bls.n	8000e14 <send+0x24>
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	e0dd      	b.n	8000fd0 <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	3301      	adds	r3, #1
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff f99d 	bl	800015c <WIZCHIP_READ>
 8000e22:	4603      	mov	r3, r0
 8000e24:	f003 030f 	and.w	r3, r3, #15
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d002      	beq.n	8000e32 <send+0x42>
 8000e2c:	f06f 0304 	mvn.w	r3, #4
 8000e30:	e0ce      	b.n	8000fd0 <send+0x1e0>
   CHECK_SOCKDATA();
 8000e32:	88bb      	ldrh	r3, [r7, #4]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d102      	bne.n	8000e3e <send+0x4e>
 8000e38:	f06f 030d 	mvn.w	r3, #13
 8000e3c:	e0c8      	b.n	8000fd0 <send+0x1e0>
   tmp = getSn_SR(sn);
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	3301      	adds	r3, #1
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff f986 	bl	800015c <WIZCHIP_READ>
 8000e50:	4603      	mov	r3, r0
 8000e52:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	2b17      	cmp	r3, #23
 8000e58:	d005      	beq.n	8000e66 <send+0x76>
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	2b1c      	cmp	r3, #28
 8000e5e:	d002      	beq.n	8000e66 <send+0x76>
 8000e60:	f06f 0306 	mvn.w	r3, #6
 8000e64:	e0b4      	b.n	8000fd0 <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8000e66:	4b5c      	ldr	r3, [pc, #368]	@ (8000fd8 <send+0x1e8>)
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	fa42 f303 	asr.w	r3, r2, r3
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d039      	beq.n	8000eee <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	3301      	adds	r3, #1
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff f968 	bl	800015c <WIZCHIP_READ>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	f003 031f 	and.w	r3, r3, #31
 8000e92:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	f003 0310 	and.w	r3, r3, #16
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d019      	beq.n	8000ed2 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff f9a1 	bl	80001f4 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	b21b      	sxth	r3, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	4b45      	ldr	r3, [pc, #276]	@ (8000fd8 <send+0x1e8>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	4b42      	ldr	r3, [pc, #264]	@ (8000fd8 <send+0x1e8>)
 8000ece:	801a      	strh	r2, [r3, #0]
 8000ed0:	e00d      	b.n	8000eee <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d006      	beq.n	8000eea <send+0xfa>
      {
         close(sn);
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fda0 	bl	8000a24 <close>
         return SOCKERR_TIMEOUT;
 8000ee4:	f06f 030c 	mvn.w	r3, #12
 8000ee8:	e072      	b.n	8000fd0 <send+0x1e0>
      }
      else return SOCK_BUSY;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e070      	b.n	8000fd0 <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff f92e 	bl	800015c <WIZCHIP_READ>
 8000f00:	4603      	mov	r3, r0
 8000f02:	029b      	lsls	r3, r3, #10
 8000f04:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8000f06:	88ba      	ldrh	r2, [r7, #4]
 8000f08:	89bb      	ldrh	r3, [r7, #12]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d901      	bls.n	8000f12 <send+0x122>
 8000f0e:	89bb      	ldrh	r3, [r7, #12]
 8000f10:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fa7b 	bl	8000410 <getSn_TX_FSR>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	3301      	adds	r3, #1
 8000f24:	00db      	lsls	r3, r3, #3
 8000f26:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff f916 	bl	800015c <WIZCHIP_READ>
 8000f30:	4603      	mov	r3, r0
 8000f32:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	2b17      	cmp	r3, #23
 8000f38:	d009      	beq.n	8000f4e <send+0x15e>
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	2b1c      	cmp	r3, #28
 8000f3e:	d006      	beq.n	8000f4e <send+0x15e>
      {
         close(sn);
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fd6e 	bl	8000a24 <close>
         return SOCKERR_SOCKSTATUS;
 8000f48:	f06f 0306 	mvn.w	r3, #6
 8000f4c:	e040      	b.n	8000fd0 <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8000f4e:	4b23      	ldr	r3, [pc, #140]	@ (8000fdc <send+0x1ec>)
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	fa42 f303 	asr.w	r3, r2, r3
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d005      	beq.n	8000f6e <send+0x17e>
 8000f62:	88ba      	ldrh	r2, [r7, #4]
 8000f64:	89bb      	ldrh	r3, [r7, #12]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d901      	bls.n	8000f6e <send+0x17e>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e030      	b.n	8000fd0 <send+0x1e0>
      if(len <= freesize) break;
 8000f6e:	88ba      	ldrh	r2, [r7, #4]
 8000f70:	89bb      	ldrh	r3, [r7, #12]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d900      	bls.n	8000f78 <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8000f76:	e7cc      	b.n	8000f12 <send+0x122>
      if(len <= freesize) break;
 8000f78:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8000f7a:	88ba      	ldrh	r2, [r7, #4]
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	6839      	ldr	r1, [r7, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fad7 	bl	8000534 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f92:	2120      	movs	r1, #32
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff f92d 	bl	80001f4 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8000f9a:	bf00      	nop
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	00db      	lsls	r3, r3, #3
 8000fa4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff f8d7 	bl	800015c <WIZCHIP_READ>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f3      	bne.n	8000f9c <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <send+0x1e8>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	4b03      	ldr	r3, [pc, #12]	@ (8000fd8 <send+0x1e8>)
 8000fcc:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8000fce:	88bb      	ldrh	r3, [r7, #4]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20000066 	.word	0x20000066
 8000fdc:	20000064 	.word	0x20000064

08000fe0 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
 8000fec:	4613      	mov	r3, r2
 8000fee:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	2b08      	cmp	r3, #8
 8000ffc:	d902      	bls.n	8001004 <recv+0x24>
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	e09b      	b.n	800113c <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	3301      	adds	r3, #1
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff f8a5 	bl	800015c <WIZCHIP_READ>
 8001012:	4603      	mov	r3, r0
 8001014:	f003 030f 	and.w	r3, r3, #15
 8001018:	2b01      	cmp	r3, #1
 800101a:	d002      	beq.n	8001022 <recv+0x42>
 800101c:	f06f 0304 	mvn.w	r3, #4
 8001020:	e08c      	b.n	800113c <recv+0x15c>
   CHECK_SOCKDATA();
 8001022:	88bb      	ldrh	r3, [r7, #4]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <recv+0x4e>
 8001028:	f06f 030d 	mvn.w	r3, #13
 800102c:	e086      	b.n	800113c <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	3301      	adds	r3, #1
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff f88e 	bl	800015c <WIZCHIP_READ>
 8001040:	4603      	mov	r3, r0
 8001042:	029b      	lsls	r3, r3, #10
 8001044:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001046:	89ba      	ldrh	r2, [r7, #12]
 8001048:	88bb      	ldrh	r3, [r7, #4]
 800104a:	429a      	cmp	r2, r3
 800104c:	d201      	bcs.n	8001052 <recv+0x72>
 800104e:	89bb      	ldrh	r3, [r7, #12]
 8001050:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fa24 	bl	80004a2 <getSn_RX_RSR>
 800105a:	4603      	mov	r3, r0
 800105c:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	3301      	adds	r3, #1
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff f876 	bl	800015c <WIZCHIP_READ>
 8001070:	4603      	mov	r3, r0
 8001072:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b17      	cmp	r3, #23
 8001078:	d026      	beq.n	80010c8 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	2b1c      	cmp	r3, #28
 800107e:	d11c      	bne.n	80010ba <recv+0xda>
            {
               if(recvsize != 0) break;
 8001080:	89bb      	ldrh	r3, [r7, #12]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d133      	bne.n	80010ee <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff f9c1 	bl	8000410 <getSn_TX_FSR>
 800108e:	4603      	mov	r3, r0
 8001090:	461c      	mov	r4, r3
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	3301      	adds	r3, #1
 8001098:	00db      	lsls	r3, r3, #3
 800109a:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff f85c 	bl	800015c <WIZCHIP_READ>
 80010a4:	4603      	mov	r3, r0
 80010a6:	029b      	lsls	r3, r3, #10
 80010a8:	429c      	cmp	r4, r3
 80010aa:	d10d      	bne.n	80010c8 <recv+0xe8>
               {
                  close(sn);
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fcb8 	bl	8000a24 <close>
                  return SOCKERR_SOCKSTATUS;
 80010b4:	f06f 0306 	mvn.w	r3, #6
 80010b8:	e040      	b.n	800113c <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fcb1 	bl	8000a24 <close>
               return SOCKERR_SOCKSTATUS;
 80010c2:	f06f 0306 	mvn.w	r3, #6
 80010c6:	e039      	b.n	800113c <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001144 <recv+0x164>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	fa42 f303 	asr.w	r3, r2, r3
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d004      	beq.n	80010e6 <recv+0x106>
 80010dc:	89bb      	ldrh	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <recv+0x106>
 80010e2:	2300      	movs	r3, #0
 80010e4:	e02a      	b.n	800113c <recv+0x15c>
         if(recvsize != 0) break;
 80010e6:	89bb      	ldrh	r3, [r7, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 80010ec:	e7b1      	b.n	8001052 <recv+0x72>
               if(recvsize != 0) break;
 80010ee:	bf00      	nop
 80010f0:	e000      	b.n	80010f4 <recv+0x114>
         if(recvsize != 0) break;
 80010f2:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80010f4:	89ba      	ldrh	r2, [r7, #12]
 80010f6:	88bb      	ldrh	r3, [r7, #4]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d201      	bcs.n	8001100 <recv+0x120>
 80010fc:	89bb      	ldrh	r3, [r7, #12]
 80010fe:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8001100:	88ba      	ldrh	r2, [r7, #4]
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	6839      	ldr	r1, [r7, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa6e 	bl	80005e8 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	3301      	adds	r3, #1
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001118:	2140      	movs	r1, #64	@ 0x40
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f86a 	bl	80001f4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001120:	bf00      	nop
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	3301      	adds	r3, #1
 8001128:	00db      	lsls	r3, r3, #3
 800112a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f814 	bl	800015c <WIZCHIP_READ>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f3      	bne.n	8001122 <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800113a:	88bb      	ldrh	r3, [r7, #4]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bd90      	pop	{r4, r7, pc}
 8001144:	20000064 	.word	0x20000064

08001148 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr

08001160 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr

0800116c <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	78fa      	ldrb	r2, [r7, #3]
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	2300      	movs	r3, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr

080011ba <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80011ba:	b480      	push	{r7}
 80011bc:	b083      	sub	sp, #12
 80011be:	af00      	add	r7, sp, #0
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	460b      	mov	r3, r1
 80011d8:	807b      	strh	r3, [r7, #2]
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	460b      	mov	r3, r1
 80011ee:	807b      	strh	r3, [r7, #2]
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
	...

080011fc <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <reg_wizchip_cs_cbfunc+0x16>
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d106      	bne.n	8001220 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8001212:	4b09      	ldr	r3, [pc, #36]	@ (8001238 <reg_wizchip_cs_cbfunc+0x3c>)
 8001214:	4a09      	ldr	r2, [pc, #36]	@ (800123c <reg_wizchip_cs_cbfunc+0x40>)
 8001216:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001218:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <reg_wizchip_cs_cbfunc+0x3c>)
 800121a:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <reg_wizchip_cs_cbfunc+0x44>)
 800121c:	619a      	str	r2, [r3, #24]
 800121e:	e006      	b.n	800122e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001220:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <reg_wizchip_cs_cbfunc+0x3c>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8001226:	4a04      	ldr	r2, [pc, #16]	@ (8001238 <reg_wizchip_cs_cbfunc+0x3c>)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	6193      	str	r3, [r2, #24]
   }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	20000004 	.word	0x20000004
 800123c:	08001161 	.word	0x08001161
 8001240:	0800116d 	.word	0x0800116d

08001244 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800124e:	bf00      	nop
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <reg_wizchip_spi_cbfunc+0x4c>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0f9      	beq.n	8001250 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d002      	beq.n	8001268 <reg_wizchip_spi_cbfunc+0x24>
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d106      	bne.n	8001276 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <reg_wizchip_spi_cbfunc+0x4c>)
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <reg_wizchip_spi_cbfunc+0x50>)
 800126c:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800126e:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <reg_wizchip_spi_cbfunc+0x4c>)
 8001270:	4a09      	ldr	r2, [pc, #36]	@ (8001298 <reg_wizchip_spi_cbfunc+0x54>)
 8001272:	621a      	str	r2, [r3, #32]
 8001274:	e006      	b.n	8001284 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8001276:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <reg_wizchip_spi_cbfunc+0x4c>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <reg_wizchip_spi_cbfunc+0x4c>)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	6213      	str	r3, [r2, #32]
   }
}
 8001282:	bf00      	nop
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	20000004 	.word	0x20000004
 8001294:	080011ad 	.word	0x080011ad
 8001298:	080011bb 	.word	0x080011bb

0800129c <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80012a6:	bf00      	nop
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80012aa:	881b      	ldrh	r3, [r3, #0]
 80012ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f9      	beq.n	80012a8 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <reg_wizchip_spiburst_cbfunc+0x24>
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d106      	bne.n	80012ce <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <reg_wizchip_spiburst_cbfunc+0x50>)
 80012c4:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80012c6:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80012c8:	4a09      	ldr	r2, [pc, #36]	@ (80012f0 <reg_wizchip_spiburst_cbfunc+0x54>)
 80012ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80012cc:	e006      	b.n	80012dc <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80012ce:	4a06      	ldr	r2, [pc, #24]	@ (80012e8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80012d4:	4a04      	ldr	r2, [pc, #16]	@ (80012e8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 80012da:	bf00      	nop
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc80      	pop	{r7}
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000004 	.word	0x20000004
 80012ec:	080011cf 	.word	0x080011cf
 80012f0:	080011e5 	.word	0x080011e5

080012f4 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b087      	sub	sp, #28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	6039      	str	r1, [r7, #0]
 80012fe:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	2b0f      	cmp	r3, #15
 8001310:	f200 80c5 	bhi.w	800149e <ctlwizchip+0x1aa>
 8001314:	a201      	add	r2, pc, #4	@ (adr r2, 800131c <ctlwizchip+0x28>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800135d 	.word	0x0800135d
 8001320:	08001363 	.word	0x08001363
 8001324:	0800138f 	.word	0x0800138f
 8001328:	08001383 	.word	0x08001383
 800132c:	0800139d 	.word	0x0800139d
 8001330:	080013a9 	.word	0x080013a9
 8001334:	080013b7 	.word	0x080013b7
 8001338:	080013dd 	.word	0x080013dd
 800133c:	080013ff 	.word	0x080013ff
 8001340:	08001443 	.word	0x08001443
 8001344:	08001449 	.word	0x08001449
 8001348:	08001451 	.word	0x08001451
 800134c:	080014a5 	.word	0x080014a5
 8001350:	08001459 	.word	0x08001459
 8001354:	08001467 	.word	0x08001467
 8001358:	08001483 	.word	0x08001483
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 800135c:	f000 f8aa 	bl	80014b4 <wizchip_sw_reset>
         break;
 8001360:	e0a1      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d004      	beq.n	8001372 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	3308      	adds	r3, #8
 8001370:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	4611      	mov	r1, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f8e7 	bl	800154c <wizchip_init>
 800137e:	4603      	mov	r3, r0
 8001380:	e092      	b.n	80014a8 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f000 f96c 	bl	8001664 <wizchip_clrinterrupt>
         break;
 800138c:	e08b      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800138e:	f000 f99d 	bl	80016cc <wizchip_getinterrupt>
 8001392:	4603      	mov	r3, r0
 8001394:	461a      	mov	r2, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	801a      	strh	r2, [r3, #0]
         break;
 800139a:	e084      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 f9b8 	bl	8001716 <wizchip_setinterruptmask>
         break;         
 80013a6:	e07e      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80013a8:	f000 f9d0 	bl	800174c <wizchip_getinterruptmask>
 80013ac:	4603      	mov	r3, r0
 80013ae:	461a      	mov	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	801a      	strh	r2, [r3, #0]
         break;
 80013b4:	e077      	b.n	80014a6 <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b29b      	uxth	r3, r3
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	4619      	mov	r1, r3
 80013c2:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80013c6:	f7fe ff15 	bl	80001f4 <WIZCHIP_WRITE>
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	881b      	ldrh	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80013d6:	f7fe ff0d 	bl	80001f4 <WIZCHIP_WRITE>
         break;
 80013da:	e064      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 80013dc:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80013e0:	f7fe febc 	bl	800015c <WIZCHIP_READ>
 80013e4:	4603      	mov	r3, r0
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	b29c      	uxth	r4, r3
 80013ea:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80013ee:	f7fe feb5 	bl	800015c <WIZCHIP_READ>
 80013f2:	4603      	mov	r3, r0
 80013f4:	4423      	add	r3, r4
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	801a      	strh	r2, [r3, #0]
         break;
 80013fc:	e053      	b.n	80014a6 <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80013fe:	4b2c      	ldr	r3, [pc, #176]	@ (80014b0 <ctlwizchip+0x1bc>)
 8001400:	789a      	ldrb	r2, [r3, #2]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	3301      	adds	r3, #1
 800140a:	4a29      	ldr	r2, [pc, #164]	@ (80014b0 <ctlwizchip+0x1bc>)
 800140c:	78d2      	ldrb	r2, [r2, #3]
 800140e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	3302      	adds	r3, #2
 8001414:	4a26      	ldr	r2, [pc, #152]	@ (80014b0 <ctlwizchip+0x1bc>)
 8001416:	7912      	ldrb	r2, [r2, #4]
 8001418:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	3303      	adds	r3, #3
 800141e:	4a24      	ldr	r2, [pc, #144]	@ (80014b0 <ctlwizchip+0x1bc>)
 8001420:	7952      	ldrb	r2, [r2, #5]
 8001422:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	3304      	adds	r3, #4
 8001428:	4a21      	ldr	r2, [pc, #132]	@ (80014b0 <ctlwizchip+0x1bc>)
 800142a:	7992      	ldrb	r2, [r2, #6]
 800142c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	3305      	adds	r3, #5
 8001432:	4a1f      	ldr	r2, [pc, #124]	@ (80014b0 <ctlwizchip+0x1bc>)
 8001434:	79d2      	ldrb	r2, [r2, #7]
 8001436:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	3306      	adds	r3, #6
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
         break;
 8001440:	e031      	b.n	80014a6 <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8001442:	f000 f9d5 	bl	80017f0 <wizphy_reset>
         break;
 8001446:	e02e      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8001448:	6838      	ldr	r0, [r7, #0]
 800144a:	f000 f9f8 	bl	800183e <wizphy_setphyconf>
         break;
 800144e:	e02a      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8001450:	6838      	ldr	r0, [r7, #0]
 8001452:	f000 fa37 	bl	80018c4 <wizphy_getphyconf>
         break;
 8001456:	e026      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f000 fa9b 	bl	8001998 <wizphy_setphypmode>
 8001462:	4603      	mov	r3, r0
 8001464:	e020      	b.n	80014a8 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8001466:	f000 f9aa 	bl	80017be <wizphy_getphypmode>
 800146a:	4603      	mov	r3, r0
 800146c:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800146e:	7dfb      	ldrb	r3, [r7, #23]
 8001470:	2bff      	cmp	r3, #255	@ 0xff
 8001472:	d102      	bne.n	800147a <ctlwizchip+0x186>
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	e016      	b.n	80014a8 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	7dfa      	ldrb	r2, [r7, #23]
 800147e:	701a      	strb	r2, [r3, #0]
         break;
 8001480:	e011      	b.n	80014a6 <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8001482:	f000 f986 	bl	8001792 <wizphy_getphylink>
 8001486:	4603      	mov	r3, r0
 8001488:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800148a:	7dfb      	ldrb	r3, [r7, #23]
 800148c:	2bff      	cmp	r3, #255	@ 0xff
 800148e:	d102      	bne.n	8001496 <ctlwizchip+0x1a2>
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
 8001494:	e008      	b.n	80014a8 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	7dfa      	ldrb	r2, [r7, #23]
 800149a:	701a      	strb	r2, [r3, #0]
         break;
 800149c:	e003      	b.n	80014a6 <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	e001      	b.n	80014a8 <ctlwizchip+0x1b4>
         break;
 80014a4:	bf00      	nop
   }
   return 0;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	371c      	adds	r7, #28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd90      	pop	{r4, r7, pc}
 80014b0:	20000004 	.word	0x20000004

080014b4 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	2206      	movs	r2, #6
 80014be:	4619      	mov	r1, r3
 80014c0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80014c4:	f7fe fee4 	bl	8000290 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	2204      	movs	r2, #4
 80014ce:	4619      	mov	r1, r3
 80014d0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80014d4:	f7fe fedc 	bl	8000290 <WIZCHIP_READ_BUF>
 80014d8:	f107 0310 	add.w	r3, r7, #16
 80014dc:	2204      	movs	r2, #4
 80014de:	4619      	mov	r1, r3
 80014e0:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80014e4:	f7fe fed4 	bl	8000290 <WIZCHIP_READ_BUF>
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2204      	movs	r2, #4
 80014ee:	4619      	mov	r1, r3
 80014f0:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80014f4:	f7fe fecc 	bl	8000290 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80014f8:	2180      	movs	r1, #128	@ 0x80
 80014fa:	2000      	movs	r0, #0
 80014fc:	f7fe fe7a 	bl	80001f4 <WIZCHIP_WRITE>
   getMR(); // for delay
 8001500:	2000      	movs	r0, #0
 8001502:	f7fe fe2b 	bl	800015c <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2206      	movs	r2, #6
 800150a:	4619      	mov	r1, r3
 800150c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001510:	f7fe ff1e 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2204      	movs	r2, #4
 800151a:	4619      	mov	r1, r3
 800151c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001520:	f7fe ff16 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	2204      	movs	r2, #4
 800152a:	4619      	mov	r1, r3
 800152c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001530:	f7fe ff0e 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8001534:	f107 030c 	add.w	r3, r7, #12
 8001538:	2204      	movs	r2, #4
 800153a:	4619      	mov	r1, r3
 800153c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001540:	f7fe ff06 	bl	8000350 <WIZCHIP_WRITE_BUF>
}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800155a:	f7ff ffab 	bl	80014b4 <wizchip_sw_reset>
   if(txsize)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d03b      	beq.n	80015dc <wizchip_init+0x90>
   {
      tmp = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e015      	b.n	800159a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	781a      	ldrb	r2, [r3, #0]
 8001578:	7bbb      	ldrb	r3, [r7, #14]
 800157a:	4413      	add	r3, r2
 800157c:	b2db      	uxtb	r3, r3
 800157e:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8001580:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001584:	2b10      	cmp	r3, #16
 8001586:	dd02      	ble.n	800158e <wizchip_init+0x42>
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e066      	b.n	800165c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	3301      	adds	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159e:	2b07      	cmp	r3, #7
 80015a0:	dde5      	ble.n	800156e <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80015a2:	2300      	movs	r3, #0
 80015a4:	73fb      	strb	r3, [r7, #15]
 80015a6:	e015      	b.n	80015d4 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80015a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	3301      	adds	r3, #1
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80015b6:	4618      	mov	r0, r3
 80015b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7fe fe16 	bl	80001f4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80015c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	3301      	adds	r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d8:	2b07      	cmp	r3, #7
 80015da:	dde5      	ble.n	80015a8 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d03b      	beq.n	800165a <wizchip_init+0x10e>
   {
      tmp = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e015      	b.n	8001618 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80015ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	781a      	ldrb	r2, [r3, #0]
 80015f6:	7bbb      	ldrb	r3, [r7, #14]
 80015f8:	4413      	add	r3, r2
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80015fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001602:	2b10      	cmp	r3, #16
 8001604:	dd02      	ble.n	800160c <wizchip_init+0xc0>
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e027      	b.n	800165c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800160c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3301      	adds	r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	73fb      	strb	r3, [r7, #15]
 8001618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161c:	2b07      	cmp	r3, #7
 800161e:	dde5      	ble.n	80015ec <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001620:	2300      	movs	r3, #0
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	e015      	b.n	8001652 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8001626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	3301      	adds	r3, #1
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8001634:	4618      	mov	r0, r3
 8001636:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	4413      	add	r3, r2
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	f7fe fdd7 	bl	80001f4 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8001646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	3301      	adds	r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	73fb      	strb	r3, [r7, #15]
 8001652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001656:	2b07      	cmp	r3, #7
 8001658:	dde5      	ble.n	8001626 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800166e:	88fb      	ldrh	r3, [r7, #6]
 8001670:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	0a1b      	lsrs	r3, r3, #8
 8001676:	b29b      	uxth	r3, r3
 8001678:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	f023 030f 	bic.w	r3, r3, #15
 8001680:	b2db      	uxtb	r3, r3
 8001682:	4619      	mov	r1, r3
 8001684:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8001688:	f7fe fdb4 	bl	80001f4 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e014      	b.n	80016bc <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8001692:	7bba      	ldrb	r2, [r7, #14]
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	fa42 f303 	asr.w	r3, r2, r3
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d009      	beq.n	80016b6 <wizchip_clrinterrupt+0x52>
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	3301      	adds	r3, #1
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80016ae:	211f      	movs	r1, #31
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe fd9f 	bl	80001f4 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	3301      	adds	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	2b07      	cmp	r3, #7
 80016c0:	d9e7      	bls.n	8001692 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80016de:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80016e2:	f7fe fd3b 	bl	800015c <WIZCHIP_READ>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f023 030f 	bic.w	r3, r3, #15
 80016ec:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80016ee:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 80016f2:	f7fe fd33 	bl	800015c <WIZCHIP_READ>
 80016f6:	4603      	mov	r3, r0
 80016f8:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80016fa:	79bb      	ldrb	r3, [r7, #6]
 80016fc:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80016fe:	88bb      	ldrh	r3, [r7, #4]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b29a      	uxth	r2, r3
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	b29b      	uxth	r3, r3
 8001708:	4413      	add	r3, r2
 800170a:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 800170c:	88bb      	ldrh	r3, [r7, #4]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b084      	sub	sp, #16
 800171a:	af00      	add	r7, sp, #0
 800171c:	4603      	mov	r3, r0
 800171e:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	0a1b      	lsrs	r3, r3, #8
 8001728:	b29b      	uxth	r3, r3
 800172a:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	4619      	mov	r1, r3
 8001730:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8001734:	f7fe fd5e 	bl	80001f4 <WIZCHIP_WRITE>
   setSIMR(simr);
 8001738:	7bbb      	ldrb	r3, [r7, #14]
 800173a:	4619      	mov	r1, r3
 800173c:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8001740:	f7fe fd58 	bl	80001f4 <WIZCHIP_WRITE>
#endif   
}
 8001744:	bf00      	nop
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 800175e:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8001762:	f7fe fcfb 	bl	800015c <WIZCHIP_READ>
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 800176a:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800176e:	f7fe fcf5 	bl	800015c <WIZCHIP_READ>
 8001772:	4603      	mov	r3, r0
 8001774:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8001776:	79bb      	ldrb	r3, [r7, #6]
 8001778:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 800177a:	88bb      	ldrh	r3, [r7, #4]
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b29a      	uxth	r2, r3
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	b29b      	uxth	r3, r3
 8001784:	4413      	add	r3, r2
 8001786:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8001788:	88bb      	ldrh	r3, [r7, #4]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8001798:	2300      	movs	r3, #0
 800179a:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 800179c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80017a0:	f7fe fcdc 	bl	800015c <WIZCHIP_READ>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80017ae:	2301      	movs	r3, #1
 80017b0:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80017c8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80017cc:	f7fe fcc6 	bl	800015c <WIZCHIP_READ>
 80017d0:	4603      	mov	r3, r0
 80017d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017d6:	2b30      	cmp	r3, #48	@ 0x30
 80017d8:	d102      	bne.n	80017e0 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80017da:	2301      	movs	r3, #1
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	e001      	b.n	80017e4 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80017e0:	2300      	movs	r3, #0
 80017e2:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80017f6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80017fa:	f7fe fcaf 	bl	800015c <WIZCHIP_READ>
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001808:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4619      	mov	r1, r3
 800180e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8001812:	f7fe fcef 	bl	80001f4 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8001816:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800181a:	f7fe fc9f 	bl	800015c <WIZCHIP_READ>
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001828:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4619      	mov	r1, r3
 800182e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8001832:	f7fe fcdf 	bl	80001f4 <WIZCHIP_WRITE>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b084      	sub	sp, #16
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d104      	bne.n	800185c <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001858:	73fb      	strb	r3, [r7, #15]
 800185a:	e003      	b.n	8001864 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001862:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	785b      	ldrb	r3, [r3, #1]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d104      	bne.n	8001876 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8001872:	73fb      	strb	r3, [r7, #15]
 8001874:	e019      	b.n	80018aa <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	78db      	ldrb	r3, [r3, #3]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d10d      	bne.n	800189a <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	789b      	ldrb	r3, [r3, #2]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d104      	bne.n	8001890 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	f043 0318 	orr.w	r3, r3, #24
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	e00c      	b.n	80018aa <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	73fb      	strb	r3, [r7, #15]
 8001898:	e007      	b.n	80018aa <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	789b      	ldrb	r3, [r3, #2]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d103      	bne.n	80018aa <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	f043 0310 	orr.w	r3, r3, #16
 80018a8:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80018b2:	f7fe fc9f 	bl	80001f4 <WIZCHIP_WRITE>
   wizphy_reset();
 80018b6:	f7ff ff9b 	bl	80017f0 <wizphy_reset>
}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80018d0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80018d4:	f7fe fc42 	bl	800015c <WIZCHIP_READ>
 80018d8:	4603      	mov	r3, r0
 80018da:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	119b      	asrs	r3, r3, #6
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018f2:	2b20      	cmp	r3, #32
 80018f4:	d001      	beq.n	80018fa <wizphy_getphyconf+0x36>
 80018f6:	2b38      	cmp	r3, #56	@ 0x38
 80018f8:	d103      	bne.n	8001902 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2201      	movs	r2, #1
 80018fe:	705a      	strb	r2, [r3, #1]
         break;
 8001900:	e003      	b.n	800190a <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	705a      	strb	r2, [r3, #1]
         break;
 8001908:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001910:	3b10      	subs	r3, #16
 8001912:	2b10      	cmp	r3, #16
 8001914:	bf8c      	ite	hi
 8001916:	2201      	movhi	r2, #1
 8001918:	2200      	movls	r2, #0
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	2a00      	cmp	r2, #0
 800191e:	d10f      	bne.n	8001940 <wizphy_getphyconf+0x7c>
 8001920:	4a1b      	ldr	r2, [pc, #108]	@ (8001990 <wizphy_getphyconf+0xcc>)
 8001922:	fa22 f303 	lsr.w	r3, r2, r3
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	709a      	strb	r2, [r3, #2]
         break;
 800193e:	e003      	b.n	8001948 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	709a      	strb	r2, [r3, #2]
         break;
 8001946:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800194e:	3b08      	subs	r3, #8
 8001950:	2b18      	cmp	r3, #24
 8001952:	bf8c      	ite	hi
 8001954:	2201      	movhi	r2, #1
 8001956:	2200      	movls	r2, #0
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	2a00      	cmp	r2, #0
 800195c:	d10f      	bne.n	800197e <wizphy_getphyconf+0xba>
 800195e:	4a0d      	ldr	r2, [pc, #52]	@ (8001994 <wizphy_getphyconf+0xd0>)
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b00      	cmp	r3, #0
 800196a:	bf14      	ite	ne
 800196c:	2301      	movne	r3, #1
 800196e:	2300      	moveq	r3, #0
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2201      	movs	r2, #1
 800197a:	70da      	strb	r2, [r3, #3]
         break;
 800197c:	e003      	b.n	8001986 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	70da      	strb	r2, [r3, #3]
         break;
 8001984:	bf00      	nop
   }
}
 8001986:	bf00      	nop
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	00010101 	.word	0x00010101
 8001994:	01010001 	.word	0x01010001

08001998 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80019a2:	2300      	movs	r3, #0
 80019a4:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80019a6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80019aa:	f7fe fbd7 	bl	800015c <WIZCHIP_READ>
 80019ae:	4603      	mov	r3, r0
 80019b0:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <wizphy_setphypmode+0x2a>
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	e030      	b.n	8001a24 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80019c2:	7bfb      	ldrb	r3, [r7, #15]
 80019c4:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80019c8:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d104      	bne.n	80019da <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e003      	b.n	80019e2 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80019e0:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80019ea:	f7fe fc03 	bl	80001f4 <WIZCHIP_WRITE>
   wizphy_reset();
 80019ee:	f7ff feff 	bl	80017f0 <wizphy_reset>
   tmp = getPHYCFGR();
 80019f2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80019f6:	f7fe fbb1 	bl	800015c <WIZCHIP_READ>
 80019fa:	4603      	mov	r3, r0
 80019fc:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d106      	bne.n	8001a12 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
 8001a06:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d008      	beq.n	8001a20 <wizphy_setphypmode+0x88>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e008      	b.n	8001a24 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <wizphy_setphypmode+0x88>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	e001      	b.n	8001a24 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2206      	movs	r2, #6
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8001a3e:	f7fe fc87 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	330e      	adds	r3, #14
 8001a46:	2204      	movs	r2, #4
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a4e:	f7fe fc7f 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	330a      	adds	r3, #10
 8001a56:	2204      	movs	r2, #4
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8001a5e:	f7fe fc77 	bl	8000350 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3306      	adds	r3, #6
 8001a66:	2204      	movs	r2, #4
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001a6e:	f7fe fc6f 	bl	8000350 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	7c9a      	ldrb	r2, [r3, #18]
 8001a76:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa4 <wizchip_setnetinfo+0x78>)
 8001a78:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	7cda      	ldrb	r2, [r3, #19]
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <wizchip_setnetinfo+0x78>)
 8001a80:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	7d1a      	ldrb	r2, [r3, #20]
 8001a86:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <wizchip_setnetinfo+0x78>)
 8001a88:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7d5a      	ldrb	r2, [r3, #21]
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <wizchip_setnetinfo+0x78>)
 8001a90:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	7d9a      	ldrb	r2, [r3, #22]
 8001a96:	4b04      	ldr	r3, [pc, #16]	@ (8001aa8 <wizchip_setnetinfo+0x7c>)
 8001a98:	701a      	strb	r2, [r3, #0]
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000084 	.word	0x20000084
 8001aa8:	20000088 	.word	0x20000088

08001aac <csLOW>:
#include "main.h"
#include "W25Qxx.h"

uint8_t tempBytes[4];
void csLOW(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ab6:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <csLOW+0x14>)
 8001ab8:	f005 f9e9 	bl	8006e8e <HAL_GPIO_WritePin>
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40010c00 	.word	0x40010c00

08001ac4 <csHIGH>:
void csHIGH(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ace:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <csHIGH+0x14>)
 8001ad0:	f005 f9dd 	bl	8006e8e <HAL_GPIO_WritePin>
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40010c00 	.word	0x40010c00

08001adc <W25Q_delay>:
void W25Q_delay(uint32_t time)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
	HAL_Delay(time);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f003 fb73 	bl	80051d0 <HAL_Delay>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <SPI_Write>:
void SPI_Write(uint8_t *data, uint16_t len)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&W25Q_SPI, data, len, 2000);
 8001b00:	887a      	ldrh	r2, [r7, #2]
 8001b02:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	4803      	ldr	r0, [pc, #12]	@ (8001b18 <SPI_Write+0x24>)
 8001b0a:	f005 fef3 	bl	80078f4 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&W25Q_SPI, data, len);
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000128 	.word	0x20000128

08001b1c <SPI_Read>:
void SPI_Read(uint8_t *data, uint16_t len)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	460b      	mov	r3, r1
 8001b26:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&W25Q_SPI, data, len, 5000);
 8001b28:	887a      	ldrh	r2, [r7, #2]
 8001b2a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	4803      	ldr	r0, [pc, #12]	@ (8001b40 <SPI_Read+0x24>)
 8001b32:	f006 f823 	bl	8007b7c <HAL_SPI_Receive>
//	HAL_SPI_Receive_DMA(&W25Q_SPI, data, len);
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000128 	.word	0x20000128

08001b44 <W25Q_WaitForWriteEnd>:
//	uint8_t	ret;
//	HAL_SPI_TransmitReceive(&W25Q_SPI,&Data,&ret,1,100);
//	return ret;
//}
void W25Q_WaitForWriteEnd(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
	uint8_t w25q_stt;
	uint8_t tData = 0x05;
 8001b4a:	2305      	movs	r3, #5
 8001b4c:	71bb      	strb	r3, [r7, #6]
	W25Q_delay(1);
 8001b4e:	2001      	movs	r0, #1
 8001b50:	f7ff ffc4 	bl	8001adc <W25Q_delay>

	csLOW();
 8001b54:	f7ff ffaa 	bl	8001aac <csLOW>
	HAL_SPI_Transmit(&W25Q_SPI, &tData, 1, 1000);
 8001b58:	1db9      	adds	r1, r7, #6
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	2201      	movs	r2, #1
 8001b60:	480b      	ldr	r0, [pc, #44]	@ (8001b90 <W25Q_WaitForWriteEnd+0x4c>)
 8001b62:	f005 fec7 	bl	80078f4 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_DMA(&W25Q_SPI, &tData, 1);
	do
	{
		HAL_SPI_Receive(&W25Q_SPI, &w25q_stt, 1, 1000);
 8001b66:	1df9      	adds	r1, r7, #7
 8001b68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	4808      	ldr	r0, [pc, #32]	@ (8001b90 <W25Q_WaitForWriteEnd+0x4c>)
 8001b70:	f006 f804 	bl	8007b7c <HAL_SPI_Receive>
//		HAL_SPI_Receive_DMA(&W25Q_SPI, &w25q_stt, 1);
		W25Q_delay(1);
 8001b74:	2001      	movs	r0, #1
 8001b76:	f7ff ffb1 	bl	8001adc <W25Q_delay>
	}
	while ((w25q_stt & 0x01) == 0x01);
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f0      	bne.n	8001b66 <W25Q_WaitForWriteEnd+0x22>
	csHIGH();
 8001b84:	f7ff ff9e 	bl	8001ac4 <csHIGH>
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000128 	.word	0x20000128

08001b94 <W25Q_Reset>:
void W25Q_Reset (void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
	uint8_t tData[2];
	tData[0] = 0x66; //  enable reset
 8001b9a:	2366      	movs	r3, #102	@ 0x66
 8001b9c:	713b      	strb	r3, [r7, #4]
	tData[1] = 0x99; //reset
 8001b9e:	2399      	movs	r3, #153	@ 0x99
 8001ba0:	717b      	strb	r3, [r7, #5]
	csLOW();
 8001ba2:	f7ff ff83 	bl	8001aac <csLOW>
	HAL_SPI_Transmit(&W25Q_SPI, tData, 2, 1000);
 8001ba6:	1d39      	adds	r1, r7, #4
 8001ba8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bac:	2202      	movs	r2, #2
 8001bae:	4804      	ldr	r0, [pc, #16]	@ (8001bc0 <W25Q_Reset+0x2c>)
 8001bb0:	f005 fea0 	bl	80078f4 <HAL_SPI_Transmit>
	csHIGH();
 8001bb4:	f7ff ff86 	bl	8001ac4 <csHIGH>
}
 8001bb8:	bf00      	nop
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000128 	.word	0x20000128

08001bc4 <W25Q_FastRead>:
	}
	SPI_Read(rData, size);
	csHIGH();
}
void W25Q_FastRead(uint32_t startPage, uint8_t offset, uint32_t size, uint8_t *rData)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b088      	sub	sp, #32
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	603b      	str	r3, [r7, #0]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	72fb      	strb	r3, [r7, #11]
	uint8_t tData[6];
	uint32_t memAddr = (startPage*256) + offset;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	021a      	lsls	r2, r3, #8
 8001bd8:	7afb      	ldrb	r3, [r7, #11]
 8001bda:	4413      	add	r3, r2
 8001bdc:	61fb      	str	r3, [r7, #28]
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x0B;// enable fast read
 8001bde:	230b      	movs	r3, #11
 8001be0:	753b      	strb	r3, [r7, #20]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	0c1b      	lsrs	r3, r3, #16
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	757b      	strb	r3, [r7, #21]
		tData[2] = (memAddr>>8)&0xFF;
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	0a1b      	lsrs	r3, r3, #8
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	75bb      	strb	r3, [r7, #22]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	75fb      	strb	r3, [r7, #23]
		tData[4] = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	763b      	strb	r3, [r7, #24]
		tData[2] = (memAddr>>16)&0xFF;
		tData[3] = (memAddr>>8)&0xFF;// LSB addr;
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		tData[5] = 0;
	}
	csLOW();
 8001bfc:	f7ff ff56 	bl	8001aac <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 5);
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2105      	movs	r1, #5
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff74 	bl	8001af4 <SPI_Write>
	} else
	{
		SPI_Write(tData, 6);
	}
	SPI_Read(rData, size);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	4619      	mov	r1, r3
 8001c12:	6838      	ldr	r0, [r7, #0]
 8001c14:	f7ff ff82 	bl	8001b1c <SPI_Read>
	csHIGH();
 8001c18:	f7ff ff54 	bl	8001ac4 <csHIGH>
}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <W25Q_FastRead_address>:

void W25Q_FastRead_address(uint32_t memAddr, uint32_t size, uint8_t *rData)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
	uint8_t tData[6];
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x0B;// enable fast read
 8001c30:	230b      	movs	r3, #11
 8001c32:	743b      	strb	r3, [r7, #16]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	0c1b      	lsrs	r3, r3, #16
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	747b      	strb	r3, [r7, #17]
		tData[2] = (memAddr>>8)&0xFF;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	0a1b      	lsrs	r3, r3, #8
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	74bb      	strb	r3, [r7, #18]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	74fb      	strb	r3, [r7, #19]
		tData[4] = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	753b      	strb	r3, [r7, #20]
		tData[2] = (memAddr>>16)&0xFF;
		tData[3] = (memAddr>>8)&0xFF;// LSB addr;
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		tData[5] = 0;
	}
	csLOW();
 8001c4e:	f7ff ff2d 	bl	8001aac <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 5);
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	2105      	movs	r1, #5
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ff4b 	bl	8001af4 <SPI_Write>
	} else
	{
		SPI_Write(tData, 6);
	}
	SPI_Read(rData, size);
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	4619      	mov	r1, r3
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff ff59 	bl	8001b1c <SPI_Read>
	csHIGH();
 8001c6a:	f7ff ff2b 	bl	8001ac4 <csHIGH>
}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <write_enable>:


void write_enable(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
	uint8_t tData = 0x06; // enable write
 8001c7c:	2306      	movs	r3, #6
 8001c7e:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8001c80:	f7ff ff14 	bl	8001aac <csLOW>
	SPI_Write(&tData, 1);
 8001c84:	1dfb      	adds	r3, r7, #7
 8001c86:	2101      	movs	r1, #1
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff33 	bl	8001af4 <SPI_Write>
	csHIGH();
 8001c8e:	f7ff ff19 	bl	8001ac4 <csHIGH>
	W25Q_delay(1);
 8001c92:	2001      	movs	r0, #1
 8001c94:	f7ff ff22 	bl	8001adc <W25Q_delay>
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <write_disable>:
void write_disable(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
	uint8_t tData = 0x04; // disable write
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	71fb      	strb	r3, [r7, #7]
	csLOW();
 8001caa:	f7ff feff 	bl	8001aac <csLOW>
	SPI_Write(&tData, 1);
 8001cae:	1dfb      	adds	r3, r7, #7
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ff1e 	bl	8001af4 <SPI_Write>
	csHIGH();
 8001cb8:	f7ff ff04 	bl	8001ac4 <csHIGH>
	W25Q_delay(1);
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f7ff ff0d 	bl	8001adc <W25Q_delay>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <W25Q_Erase_Sector>:
	csHIGH();
	W25Q_WaitForWriteEnd();
	W25Q_delay(5);
}
void W25Q_Erase_Sector (uint16_t numsector)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	80fb      	strh	r3, [r7, #6]
	uint8_t tData[6];
	uint32_t memAddr = numsector*16*256; // mi sector c 16 page * 256 byte
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	031b      	lsls	r3, r3, #12
 8001cd8:	617b      	str	r3, [r7, #20]
	W25Q_WaitForWriteEnd();
 8001cda:	f7ff ff33 	bl	8001b44 <W25Q_WaitForWriteEnd>
	write_enable();
 8001cde:	f7ff ffca 	bl	8001c76 <write_enable>
	if (numBLOCK<512)
	{
		tData[0] = 0x20;//Erase sector
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	733b      	strb	r3, [r7, #12]
		tData[1] = (memAddr>>16)&0xFF;// MSB addr
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	0c1b      	lsrs	r3, r3, #16
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	737b      	strb	r3, [r7, #13]
		tData[2] = (memAddr>>8)&0xFF;
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	73bb      	strb	r3, [r7, #14]
		tData[3] = (memAddr>>0)&0xFF;// LSB addr
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	73fb      	strb	r3, [r7, #15]
		csLOW();
 8001cfc:	f7ff fed6 	bl	8001aac <csLOW>
		SPI_Write(tData, 4);
 8001d00:	f107 030c 	add.w	r3, r7, #12
 8001d04:	2104      	movs	r1, #4
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fef4 	bl	8001af4 <SPI_Write>
		csHIGH();
 8001d0c:	f7ff feda 	bl	8001ac4 <csHIGH>
		tData[4] = (memAddr>>0)&0xFF;// LSB addr
		csLOW();
		SPI_Write(tData, 5);
		csHIGH();
	}
	W25Q_WaitForWriteEnd();
 8001d10:	f7ff ff18 	bl	8001b44 <W25Q_WaitForWriteEnd>
	write_disable();
 8001d14:	f7ff ffc4 	bl	8001ca0 <write_disable>
}
 8001d18:	bf00      	nop
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <W25Q_Read_Byte>:
		dataindx = dataindx + bytesRemaining;
		size = size - bytesRemaining;
	}
}
uint8_t W25Q_Read_Byte(uint32_t Addr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	uint8_t tData[5];
	uint8_t rData;
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x03;// enable read
 8001d28:	2303      	movs	r3, #3
 8001d2a:	743b      	strb	r3, [r7, #16]
		tData[1] = (Addr>>16)&0xFF;// MSB addr
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	0c1b      	lsrs	r3, r3, #16
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	747b      	strb	r3, [r7, #17]
		tData[2] = (Addr>>8)&0xFF;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	0a1b      	lsrs	r3, r3, #8
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	74bb      	strb	r3, [r7, #18]
		tData[3] = (Addr>>0)&0xFF;// LSB addr
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	74fb      	strb	r3, [r7, #19]
		tData[1] = (Addr>>24)&0xFF;// MSB addr
		tData[2] = (Addr>>16)&0xFF;
		tData[3] = (Addr>>8)&0xFF;// LSB addr;
		tData[4] = (Addr>>0)&0xFF;// LSB addr
	}
	csLOW();
 8001d42:	f7ff feb3 	bl	8001aac <csLOW>
	if (numBLOCK<1024)// size < 512mb
	{
		SPI_Write(tData, 4);
 8001d46:	f107 0310 	add.w	r3, r7, #16
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff fed1 	bl	8001af4 <SPI_Write>
	} else
	{
		SPI_Write(tData, 5);
	}
	SPI_Read(&rData, 1);
 8001d52:	f107 030f 	add.w	r3, r7, #15
 8001d56:	2101      	movs	r1, #1
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fedf 	bl	8001b1c <SPI_Read>
	csHIGH();
 8001d5e:	f7ff feb1 	bl	8001ac4 <csHIGH>
	return rData;
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <W25Q_Write_Nbytes>:
		W25Q_WaitForWriteEnd();
		write_disable();
	}
}
void W25Q_Write_Nbytes(uint32_t Addr, uint8_t *data, uint32_t len)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b0c8      	sub	sp, #288	@ 0x120
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d76:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d7a:	6018      	str	r0, [r3, #0]
 8001d7c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d80:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d84:	6019      	str	r1, [r3, #0]
 8001d86:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d8a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d8e:	601a      	str	r2, [r3, #0]
	uint8_t tData[266];
	uint8_t indx;
	if (numBLOCK<1024)// size < 512mb
	{
		tData[0] = 0x02;// enable read
 8001d90:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d98:	2202      	movs	r2, #2
 8001d9a:	701a      	strb	r2, [r3, #0]
		tData[1] = (Addr>>16)&0xFF;// MSB addr
 8001d9c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001da0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	0c1b      	lsrs	r3, r3, #16
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dae:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001db2:	705a      	strb	r2, [r3, #1]
		tData[2] = (Addr>>8)&0xFF;
 8001db4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001db8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dc6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001dca:	709a      	strb	r2, [r3, #2]
		tData[3] = (Addr>>0)&0xFF;// LSB addr
 8001dcc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dd0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ddc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001de0:	70da      	strb	r2, [r3, #3]
		indx = 4;
 8001de2:	2304      	movs	r3, #4
 8001de4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
		tData[2] = (Addr>>16)&0xFF;
		tData[3] = (Addr>>8)&0xFF;// LSB addr;
		tData[4] = (Addr>>0)&0xFF;// LSB addr
		indx = 5;
	}
	uint16_t bytestosend = len + indx;
 8001de8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001df2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
	for (uint16_t i=0; i<len; i++)
 8001e00:	2300      	movs	r3, #0
 8001e02:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 8001e06:	e018      	b.n	8001e3a <W25Q_Write_Nbytes+0xce>
	{
		tData[indx++] = data[i];
 8001e08:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001e0c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001e10:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	441a      	add	r2, r3
 8001e18:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001e1c:	1c59      	adds	r1, r3, #1
 8001e1e:	f887 111f 	strb.w	r1, [r7, #287]	@ 0x11f
 8001e22:	4619      	mov	r1, r3
 8001e24:	7812      	ldrb	r2, [r2, #0]
 8001e26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e2a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001e2e:	545a      	strb	r2, [r3, r1]
	for (uint16_t i=0; i<len; i++)
 8001e30:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001e34:	3301      	adds	r3, #1
 8001e36:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 8001e3a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001e3e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001e42:	f5a2 728e 	sub.w	r2, r2, #284	@ 0x11c
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d8dd      	bhi.n	8001e08 <W25Q_Write_Nbytes+0x9c>
	}
	if (W25Q_Read_Byte(Addr) == 0xFF)
 8001e4c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e50:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e54:	6818      	ldr	r0, [r3, #0]
 8001e56:	f7ff ff63 	bl	8001d20 <W25Q_Read_Byte>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2bff      	cmp	r3, #255	@ 0xff
 8001e5e:	d12b      	bne.n	8001eb8 <W25Q_Write_Nbytes+0x14c>
	{
		write_enable();
 8001e60:	f7ff ff09 	bl	8001c76 <write_enable>
		if (bytestosend > 250)
 8001e64:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8001e68:	2bfa      	cmp	r3, #250	@ 0xfa
 8001e6a:	d915      	bls.n	8001e98 <W25Q_Write_Nbytes+0x12c>
		{
			csLOW();
 8001e6c:	f7ff fe1e 	bl	8001aac <csLOW>
			SPI_Write(tData, 100);
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2164      	movs	r1, #100	@ 0x64
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fe3c 	bl	8001af4 <SPI_Write>
			SPI_Write(tData+100, bytestosend-100);
 8001e7c:	f107 0310 	add.w	r3, r7, #16
 8001e80:	3364      	adds	r3, #100	@ 0x64
 8001e82:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001e86:	3a64      	subs	r2, #100	@ 0x64
 8001e88:	b292      	uxth	r2, r2
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fe31 	bl	8001af4 <SPI_Write>
			csHIGH();
 8001e92:	f7ff fe17 	bl	8001ac4 <csHIGH>
 8001e96:	e00b      	b.n	8001eb0 <W25Q_Write_Nbytes+0x144>
		} else
		{
			csLOW();
 8001e98:	f7ff fe08 	bl	8001aac <csLOW>
			SPI_Write(tData, bytestosend);
 8001e9c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001ea0:	f107 0310 	add.w	r3, r7, #16
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fe24 	bl	8001af4 <SPI_Write>
			csHIGH();
 8001eac:	f7ff fe0a 	bl	8001ac4 <csHIGH>
		}
//		W25Q_delay(5);
		W25Q_WaitForWriteEnd();
 8001eb0:	f7ff fe48 	bl	8001b44 <W25Q_WaitForWriteEnd>
		write_disable();
 8001eb4:	f7ff fef4 	bl	8001ca0 <write_disable>
	}
}
 8001eb8:	bf00      	nop
 8001eba:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001ec4:	b5b0      	push	{r4, r5, r7, lr}
 8001ec6:	b08a      	sub	sp, #40	@ 0x28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	61f8      	str	r0, [r7, #28]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	837b      	strh	r3, [r7, #26]
	if (huart->Instance == huart1.Instance)
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4bae      	ldr	r3, [pc, #696]	@ (8002190 <HAL_UARTEx_RxEventCallback+0x2cc>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	f040 819a 	bne.w	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
	{
		heardbit_REB = HAL_GetTick(); // Heard bit from REB
 8001ede:	f003 f96d 	bl	80051bc <HAL_GetTick>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4aab      	ldr	r2, [pc, #684]	@ (8002194 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001ee6:	6013      	str	r3, [r2, #0]
		switch (uart_data[0])
 8001ee8:	4bab      	ldr	r3, [pc, #684]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	3b43      	subs	r3, #67	@ 0x43
 8001eee:	2b14      	cmp	r3, #20
 8001ef0:	f200 818f 	bhi.w	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
 8001ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8001efc <HAL_UARTEx_RxEventCallback+0x38>)
 8001ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001efa:	bf00      	nop
 8001efc:	08001ff1 	.word	0x08001ff1
 8001f00:	08001f51 	.word	0x08001f51
 8001f04:	08002213 	.word	0x08002213
 8001f08:	08002213 	.word	0x08002213
 8001f0c:	08002213 	.word	0x08002213
 8001f10:	08002213 	.word	0x08002213
 8001f14:	08002213 	.word	0x08002213
 8001f18:	08002213 	.word	0x08002213
 8001f1c:	08002213 	.word	0x08002213
 8001f20:	08002213 	.word	0x08002213
 8001f24:	08002213 	.word	0x08002213
 8001f28:	08002213 	.word	0x08002213
 8001f2c:	08002213 	.word	0x08002213
 8001f30:	08002213 	.word	0x08002213
 8001f34:	08002213 	.word	0x08002213
 8001f38:	0800206d 	.word	0x0800206d
 8001f3c:	0800202d 	.word	0x0800202d
 8001f40:	08002213 	.word	0x08002213
 8001f44:	08002213 	.word	0x08002213
 8001f48:	08002213 	.word	0x08002213
 8001f4c:	08002091 	.word	0x08002091
		{
		case 0x44: //Data: D
			wcode = uart_data[1]<<24|uart_data[2]<<16|uart_data[3]<<8|uart_data[4];
 8001f50:	4b91      	ldr	r3, [pc, #580]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001f52:	785b      	ldrb	r3, [r3, #1]
 8001f54:	061a      	lsls	r2, r3, #24
 8001f56:	4b90      	ldr	r3, [pc, #576]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001f58:	789b      	ldrb	r3, [r3, #2]
 8001f5a:	041b      	lsls	r3, r3, #16
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	4b8e      	ldr	r3, [pc, #568]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001f60:	78db      	ldrb	r3, [r3, #3]
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	4313      	orrs	r3, r2
 8001f66:	4a8c      	ldr	r2, [pc, #560]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001f68:	7912      	ldrb	r2, [r2, #4]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b8b      	ldr	r3, [pc, #556]	@ (800219c <HAL_UARTEx_RxEventCallback+0x2d8>)
 8001f70:	601a      	str	r2, [r3, #0]
			if (!erase_done)
 8001f72:	4b8b      	ldr	r3, [pc, #556]	@ (80021a0 <HAL_UARTEx_RxEventCallback+0x2dc>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	f083 0301 	eor.w	r3, r3, #1
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f000 8104 	beq.w	800218a <HAL_UARTEx_RxEventCallback+0x2c6>
			{
				if (Ethernet_connected)
 8001f82:	4b88      	ldr	r3, [pc, #544]	@ (80021a4 <HAL_UARTEx_RxEventCallback+0x2e0>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00e      	beq.n	8001fa8 <HAL_UARTEx_RxEventCallback+0xe4>
				{
					sendData_eth("D", wcode);
 8001f8a:	4b84      	ldr	r3, [pc, #528]	@ (800219c <HAL_UARTEx_RxEventCallback+0x2d8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4885      	ldr	r0, [pc, #532]	@ (80021a8 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001f92:	f002 f8e1 	bl	8004158 <sendData_eth>
					isSendDataEth = true;
 8001f96:	4b85      	ldr	r3, [pc, #532]	@ (80021ac <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	701a      	strb	r2, [r3, #0]
					timeSendDataEth = HAL_GetTick();
 8001f9c:	f003 f90e 	bl	80051bc <HAL_GetTick>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a83      	ldr	r2, [pc, #524]	@ (80021b0 <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001fa4:	6013      	str	r3, [r2, #0]
	//					send_uart_to_REB = true;
	//					time_send_uart = HAL_GetTick();
					}
				}
			}
			break;
 8001fa6:	e0f0      	b.n	800218a <HAL_UARTEx_RxEventCallback+0x2c6>
					compare_user = binary_search(number_card, wcode);
 8001fa8:	4b82      	ldr	r3, [pc, #520]	@ (80021b4 <HAL_UARTEx_RxEventCallback+0x2f0>)
 8001faa:	6819      	ldr	r1, [r3, #0]
 8001fac:	4b7b      	ldr	r3, [pc, #492]	@ (800219c <HAL_UARTEx_RxEventCallback+0x2d8>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4c81      	ldr	r4, [pc, #516]	@ (80021b8 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f002 fb1d 	bl	80045f4 <binary_search>
 8001fba:	4625      	mov	r5, r4
 8001fbc:	463c      	mov	r4, r7
 8001fbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fc2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fc6:	e885 0003 	stmia.w	r5, {r0, r1}
					if (compare_user.STT)
 8001fca:	4b7b      	ldr	r3, [pc, #492]	@ (80021b8 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d009      	beq.n	8001fe6 <HAL_UARTEx_RxEventCallback+0x122>
						new_card_update(compare_user.permis, x, x_timer);
 8001fd2:	4a7a      	ldr	r2, [pc, #488]	@ (80021bc <HAL_UARTEx_RxEventCallback+0x2f8>)
 8001fd4:	497a      	ldr	r1, [pc, #488]	@ (80021c0 <HAL_UARTEx_RxEventCallback+0x2fc>)
 8001fd6:	487b      	ldr	r0, [pc, #492]	@ (80021c4 <HAL_UARTEx_RxEventCallback+0x300>)
 8001fd8:	f002 fb64 	bl	80046a4 <new_card_update>
						sendData_uart("I", 1);
 8001fdc:	2101      	movs	r1, #1
 8001fde:	487a      	ldr	r0, [pc, #488]	@ (80021c8 <HAL_UARTEx_RxEventCallback+0x304>)
 8001fe0:	f002 f984 	bl	80042ec <sendData_uart>
			break;
 8001fe4:	e0d1      	b.n	800218a <HAL_UARTEx_RxEventCallback+0x2c6>
						sendData_uart("I", 0);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4877      	ldr	r0, [pc, #476]	@ (80021c8 <HAL_UARTEx_RxEventCallback+0x304>)
 8001fea:	f002 f97f 	bl	80042ec <sendData_uart>
			break;
 8001fee:	e0cc      	b.n	800218a <HAL_UARTEx_RxEventCallback+0x2c6>
		case 0x43://Comand: C
//			send_uart_to_REB = true;
			if (send_uart_to_REB)
 8001ff0:	4b76      	ldr	r3, [pc, #472]	@ (80021cc <HAL_UARTEx_RxEventCallback+0x308>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d009      	beq.n	800200c <HAL_UARTEx_RxEventCallback+0x148>
			{
				send_uart_to_REB = false;
 8001ff8:	4b74      	ldr	r3, [pc, #464]	@ (80021cc <HAL_UARTEx_RxEventCallback+0x308>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
				sendData_uart("I", send_uart);
 8001ffe:	4b74      	ldr	r3, [pc, #464]	@ (80021d0 <HAL_UARTEx_RxEventCallback+0x30c>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	4619      	mov	r1, r3
 8002004:	4870      	ldr	r0, [pc, #448]	@ (80021c8 <HAL_UARTEx_RxEventCallback+0x304>)
 8002006:	f002 f971 	bl	80042ec <sendData_uart>
 800200a:	e005      	b.n	8002018 <HAL_UARTEx_RxEventCallback+0x154>
			} else
			{
				sendData_uart("I", uart_bypass);
 800200c:	4b71      	ldr	r3, [pc, #452]	@ (80021d4 <HAL_UARTEx_RxEventCallback+0x310>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	486d      	ldr	r0, [pc, #436]	@ (80021c8 <HAL_UARTEx_RxEventCallback+0x304>)
 8002014:	f002 f96a 	bl	80042ec <sendData_uart>
			}
//			time_send_uart = HAL_GetTick();
			bypass_from_REB = uart_data[4];
 8002018:	4b5f      	ldr	r3, [pc, #380]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800201a:	791b      	ldrb	r3, [r3, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf14      	ite	ne
 8002020:	2301      	movne	r3, #1
 8002022:	2300      	moveq	r3, #0
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4b6c      	ldr	r3, [pc, #432]	@ (80021d8 <HAL_UARTEx_RxEventCallback+0x314>)
 8002028:	701a      	strb	r2, [r3, #0]
			break;
 800202a:	e0f2      	b.n	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
		case 0x53://setting: S
			Ethernet_setting = true;
 800202c:	4b6b      	ldr	r3, [pc, #428]	@ (80021dc <HAL_UARTEx_RxEventCallback+0x318>)
 800202e:	2201      	movs	r2, #1
 8002030:	701a      	strb	r2, [r3, #0]
			send_uart_to_PC = true;
 8002032:	4b6b      	ldr	r3, [pc, #428]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 8002034:	2201      	movs	r2, #1
 8002036:	701a      	strb	r2, [r3, #0]
			for (uint8_t i =0; i<23; i++)
 8002038:	2300      	movs	r3, #0
 800203a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800203e:	e00d      	b.n	800205c <HAL_UARTEx_RxEventCallback+0x198>
			{
				Ethernet_setting_data[i] = uart_data[i+1];
 8002040:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002044:	1c5a      	adds	r2, r3, #1
 8002046:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800204a:	4953      	ldr	r1, [pc, #332]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800204c:	5c89      	ldrb	r1, [r1, r2]
 800204e:	4a65      	ldr	r2, [pc, #404]	@ (80021e4 <HAL_UARTEx_RxEventCallback+0x320>)
 8002050:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i =0; i<23; i++)
 8002052:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002056:	3301      	adds	r3, #1
 8002058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800205c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002060:	2b16      	cmp	r3, #22
 8002062:	d9ed      	bls.n	8002040 <HAL_UARTEx_RxEventCallback+0x17c>
			}
			g_uart_request_exit = 1;
 8002064:	4b60      	ldr	r3, [pc, #384]	@ (80021e8 <HAL_UARTEx_RxEventCallback+0x324>)
 8002066:	2201      	movs	r2, #1
 8002068:	701a      	strb	r2, [r3, #0]
			break;
 800206a:	e0d2      	b.n	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
		case 0x52://Read R
			if (uart_data[1] == 0x01)
 800206c:	4b4a      	ldr	r3, [pc, #296]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800206e:	785b      	ldrb	r3, [r3, #1]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d109      	bne.n	8002088 <HAL_UARTEx_RxEventCallback+0x1c4>
			{
				  Ethernet_read_and_reset = true;
 8002074:	4b5d      	ldr	r3, [pc, #372]	@ (80021ec <HAL_UARTEx_RxEventCallback+0x328>)
 8002076:	2201      	movs	r2, #1
 8002078:	701a      	strb	r2, [r3, #0]
				  Ethernet_read_and_reset_data = uart_data[1];
 800207a:	4b47      	ldr	r3, [pc, #284]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800207c:	785a      	ldrb	r2, [r3, #1]
 800207e:	4b5c      	ldr	r3, [pc, #368]	@ (80021f0 <HAL_UARTEx_RxEventCallback+0x32c>)
 8002080:	701a      	strb	r2, [r3, #0]
				  send_uart_to_PC = true;
 8002082:	4b57      	ldr	r3, [pc, #348]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
			}
			g_uart_request_exit = 1;
 8002088:	4b57      	ldr	r3, [pc, #348]	@ (80021e8 <HAL_UARTEx_RxEventCallback+0x324>)
 800208a:	2201      	movs	r2, #1
 800208c:	701a      	strb	r2, [r3, #0]
			break;
 800208e:	e0c0      	b.n	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
		case 0x57: // W
			switch (uart_data[1])
 8002090:	4b41      	ldr	r3, [pc, #260]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002092:	785b      	ldrb	r3, [r3, #1]
 8002094:	3b41      	subs	r3, #65	@ 0x41
 8002096:	2b04      	cmp	r3, #4
 8002098:	f200 80ba 	bhi.w	8002210 <HAL_UARTEx_RxEventCallback+0x34c>
 800209c:	a201      	add	r2, pc, #4	@ (adr r2, 80020a4 <HAL_UARTEx_RxEventCallback+0x1e0>)
 800209e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a2:	bf00      	nop
 80020a4:	080020b9 	.word	0x080020b9
 80020a8:	08002211 	.word	0x08002211
 80020ac:	0800217b 	.word	0x0800217b
 80020b0:	08002101 	.word	0x08002101
 80020b4:	080020dd 	.word	0x080020dd
			{
			case 0x41:// E: errase
				write_mode_somecard = true;
 80020b8:	4b4e      	ldr	r3, [pc, #312]	@ (80021f4 <HAL_UARTEx_RxEventCallback+0x330>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	701a      	strb	r2, [r3, #0]
				time_break = HAL_GetTick();
 80020be:	f003 f87d 	bl	80051bc <HAL_GetTick>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a4c      	ldr	r2, [pc, #304]	@ (80021f8 <HAL_UARTEx_RxEventCallback+0x334>)
 80020c6:	6013      	str	r3, [r2, #0]
				send_uart_to_PC = true;
 80020c8:	4b45      	ldr	r3, [pc, #276]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
				add_card_uart = true;
 80020ce:	4b4b      	ldr	r3, [pc, #300]	@ (80021fc <HAL_UARTEx_RxEventCallback+0x338>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	701a      	strb	r2, [r3, #0]
				g_uart_request_exit = 1;
 80020d4:	4b44      	ldr	r3, [pc, #272]	@ (80021e8 <HAL_UARTEx_RxEventCallback+0x324>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	701a      	strb	r2, [r3, #0]
				break;
 80020da:	e055      	b.n	8002188 <HAL_UARTEx_RxEventCallback+0x2c4>
			case 0x45:// E: errase
				write_mode = true;
 80020dc:	4b48      	ldr	r3, [pc, #288]	@ (8002200 <HAL_UARTEx_RxEventCallback+0x33c>)
 80020de:	2201      	movs	r2, #1
 80020e0:	701a      	strb	r2, [r3, #0]
				time_break = HAL_GetTick();
 80020e2:	f003 f86b 	bl	80051bc <HAL_GetTick>
 80020e6:	4603      	mov	r3, r0
 80020e8:	4a43      	ldr	r2, [pc, #268]	@ (80021f8 <HAL_UARTEx_RxEventCallback+0x334>)
 80020ea:	6013      	str	r3, [r2, #0]
				send_uart_to_PC = true;
 80020ec:	4b3c      	ldr	r3, [pc, #240]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	701a      	strb	r2, [r3, #0]
				add_card_uart = true;
 80020f2:	4b42      	ldr	r3, [pc, #264]	@ (80021fc <HAL_UARTEx_RxEventCallback+0x338>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	701a      	strb	r2, [r3, #0]
				g_uart_request_exit = 1;
 80020f8:	4b3b      	ldr	r3, [pc, #236]	@ (80021e8 <HAL_UARTEx_RxEventCallback+0x324>)
 80020fa:	2201      	movs	r2, #1
 80020fc:	701a      	strb	r2, [r3, #0]
				break;
 80020fe:	e043      	b.n	8002188 <HAL_UARTEx_RxEventCallback+0x2c4>
			case 0x44:
				  write_user.STT++;
 8002100:	4b40      	ldr	r3, [pc, #256]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	4a3f      	ldr	r2, [pc, #252]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002108:	6013      	str	r3, [r2, #0]
				  write_user.cardID =  uart_data[2]<<24|uart_data[3]<<16|uart_data[4]<<8|uart_data[5];
 800210a:	4b23      	ldr	r3, [pc, #140]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800210c:	789b      	ldrb	r3, [r3, #2]
 800210e:	061a      	lsls	r2, r3, #24
 8002110:	4b21      	ldr	r3, [pc, #132]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002112:	78db      	ldrb	r3, [r3, #3]
 8002114:	041b      	lsls	r3, r3, #16
 8002116:	431a      	orrs	r2, r3
 8002118:	4b1f      	ldr	r3, [pc, #124]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800211a:	791b      	ldrb	r3, [r3, #4]
 800211c:	021b      	lsls	r3, r3, #8
 800211e:	4313      	orrs	r3, r2
 8002120:	4a1d      	ldr	r2, [pc, #116]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002122:	7952      	ldrb	r2, [r2, #5]
 8002124:	4313      	orrs	r3, r2
 8002126:	461a      	mov	r2, r3
 8002128:	4b36      	ldr	r3, [pc, #216]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 800212a:	605a      	str	r2, [r3, #4]
				  write_user.permis[0] = uart_data[6];
 800212c:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800212e:	799a      	ldrb	r2, [r3, #6]
 8002130:	4b34      	ldr	r3, [pc, #208]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002132:	721a      	strb	r2, [r3, #8]
				  write_user.permis[1] = uart_data[7];
 8002134:	4b18      	ldr	r3, [pc, #96]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002136:	79da      	ldrb	r2, [r3, #7]
 8002138:	4b32      	ldr	r3, [pc, #200]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 800213a:	725a      	strb	r2, [r3, #9]
				  write_user.permis[2] = uart_data[8];
 800213c:	4b16      	ldr	r3, [pc, #88]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800213e:	7a1a      	ldrb	r2, [r3, #8]
 8002140:	4b30      	ldr	r3, [pc, #192]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002142:	729a      	strb	r2, [r3, #10]
				  write_user.permis[3] = uart_data[9];
 8002144:	4b14      	ldr	r3, [pc, #80]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002146:	7a5a      	ldrb	r2, [r3, #9]
 8002148:	4b2e      	ldr	r3, [pc, #184]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 800214a:	72da      	strb	r2, [r3, #11]
				  write_user.permis[4] = uart_data[10];
 800214c:	4b12      	ldr	r3, [pc, #72]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800214e:	7a9a      	ldrb	r2, [r3, #10]
 8002150:	4b2c      	ldr	r3, [pc, #176]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002152:	731a      	strb	r2, [r3, #12]
				  write_user.permis[5] = uart_data[11];
 8002154:	4b10      	ldr	r3, [pc, #64]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002156:	7ada      	ldrb	r2, [r3, #11]
 8002158:	4b2a      	ldr	r3, [pc, #168]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 800215a:	735a      	strb	r2, [r3, #13]
				  write_user.permis[6] = uart_data[12];
 800215c:	4b0e      	ldr	r3, [pc, #56]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 800215e:	7b1a      	ldrb	r2, [r3, #12]
 8002160:	4b28      	ldr	r3, [pc, #160]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 8002162:	739a      	strb	r2, [r3, #14]
				  write_user.permis[7] = uart_data[13];
 8002164:	4b0c      	ldr	r3, [pc, #48]	@ (8002198 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002166:	7b5a      	ldrb	r2, [r3, #13]
 8002168:	4b26      	ldr	r3, [pc, #152]	@ (8002204 <HAL_UARTEx_RxEventCallback+0x340>)
 800216a:	73da      	strb	r2, [r3, #15]
				  new_card = true;
 800216c:	4b26      	ldr	r3, [pc, #152]	@ (8002208 <HAL_UARTEx_RxEventCallback+0x344>)
 800216e:	2201      	movs	r2, #1
 8002170:	701a      	strb	r2, [r3, #0]
				  send_uart_to_PC = true;
 8002172:	4b1b      	ldr	r3, [pc, #108]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 8002174:	2201      	movs	r2, #1
 8002176:	701a      	strb	r2, [r3, #0]
				break;
 8002178:	e006      	b.n	8002188 <HAL_UARTEx_RxEventCallback+0x2c4>
			case 0x43:
				  write_done = true;
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_UARTEx_RxEventCallback+0x348>)
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
				  send_uart_to_PC = true;
 8002180:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <HAL_UARTEx_RxEventCallback+0x31c>)
 8002182:	2201      	movs	r2, #1
 8002184:	701a      	strb	r2, [r3, #0]
				break;
 8002186:	bf00      	nop
			}
			break;
 8002188:	e042      	b.n	8002210 <HAL_UARTEx_RxEventCallback+0x34c>
			break;
 800218a:	bf00      	nop
 800218c:	e041      	b.n	8002212 <HAL_UARTEx_RxEventCallback+0x34e>
 800218e:	bf00      	nop
 8002190:	20000210 	.word	0x20000210
 8002194:	200008b0 	.word	0x200008b0
 8002198:	200002d0 	.word	0x200002d0
 800219c:	20000784 	.word	0x20000784
 80021a0:	20000918 	.word	0x20000918
 80021a4:	20000914 	.word	0x20000914
 80021a8:	08009c00 	.word	0x08009c00
 80021ac:	20000915 	.word	0x20000915
 80021b0:	200008b4 	.word	0x200008b4
 80021b4:	2000088c 	.word	0x2000088c
 80021b8:	20000958 	.word	0x20000958
 80021bc:	2000078c 	.word	0x2000078c
 80021c0:	200008d4 	.word	0x200008d4
 80021c4:	20000960 	.word	0x20000960
 80021c8:	08009c04 	.word	0x08009c04
 80021cc:	20000923 	.word	0x20000923
 80021d0:	20000778 	.word	0x20000778
 80021d4:	20000030 	.word	0x20000030
 80021d8:	200008d0 	.word	0x200008d0
 80021dc:	2000091e 	.word	0x2000091e
 80021e0:	20000924 	.word	0x20000924
 80021e4:	20000754 	.word	0x20000754
 80021e8:	20000078 	.word	0x20000078
 80021ec:	20000920 	.word	0x20000920
 80021f0:	2000076d 	.word	0x2000076d
 80021f4:	20000916 	.word	0x20000916
 80021f8:	20000894 	.word	0x20000894
 80021fc:	2000091f 	.word	0x2000091f
 8002200:	20000917 	.word	0x20000917
 8002204:	20000970 	.word	0x20000970
 8002208:	2000091a 	.word	0x2000091a
 800220c:	20000919 	.word	0x20000919
			break;
 8002210:	bf00      	nop
		}
	}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_data, 50);
 8002212:	2232      	movs	r2, #50	@ 0x32
 8002214:	4907      	ldr	r1, [pc, #28]	@ (8002234 <HAL_UARTEx_RxEventCallback+0x370>)
 8002216:	4808      	ldr	r0, [pc, #32]	@ (8002238 <HAL_UARTEx_RxEventCallback+0x374>)
 8002218:	f006 fd49 	bl	8008cae <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <HAL_UARTEx_RxEventCallback+0x378>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <HAL_UARTEx_RxEventCallback+0x378>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0204 	bic.w	r2, r2, #4
 800222a:	601a      	str	r2, [r3, #0]
}
 800222c:	bf00      	nop
 800222e:	3728      	adds	r7, #40	@ 0x28
 8002230:	46bd      	mov	sp, r7
 8002232:	bdb0      	pop	{r4, r5, r7, pc}
 8002234:	200002d0 	.word	0x200002d0
 8002238:	20000210 	.word	0x20000210
 800223c:	20000258 	.word	0x20000258

08002240 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RST_Pin)
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	2b40      	cmp	r3, #64	@ 0x40
 800224e:	d145      	bne.n	80022dc <HAL_GPIO_EXTI_Callback+0x9c>
	{
		HAL_Delay(20);
 8002250:	2014      	movs	r0, #20
 8002252:	f002 ffbd 	bl	80051d0 <HAL_Delay>
		if (HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin) == 0)
 8002256:	2140      	movs	r1, #64	@ 0x40
 8002258:	4822      	ldr	r0, [pc, #136]	@ (80022e4 <HAL_GPIO_EXTI_Callback+0xa4>)
 800225a:	f004 fe01 	bl	8006e60 <HAL_GPIO_ReadPin>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d13b      	bne.n	80022dc <HAL_GPIO_EXTI_Callback+0x9c>
		{
			RST_set = true;
 8002264:	4b20      	ldr	r3, [pc, #128]	@ (80022e8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
			RST_timer = HAL_GetTick();
 800226a:	f002 ffa7 	bl	80051bc <HAL_GetTick>
 800226e:	4603      	mov	r3, r0
 8002270:	4a1e      	ldr	r2, [pc, #120]	@ (80022ec <HAL_GPIO_EXTI_Callback+0xac>)
 8002272:	6013      	str	r3, [r2, #0]
			count_RST = 2000;
 8002274:	4b1e      	ldr	r3, [pc, #120]	@ (80022f0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8002276:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800227a:	601a      	str	r2, [r3, #0]
			while (!HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin))
 800227c:	e027      	b.n	80022ce <HAL_GPIO_EXTI_Callback+0x8e>
			{
				RST_timer_last = HAL_GetTick() - RST_timer;
 800227e:	f002 ff9d 	bl	80051bc <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	4b19      	ldr	r3, [pc, #100]	@ (80022ec <HAL_GPIO_EXTI_Callback+0xac>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	4a1a      	ldr	r2, [pc, #104]	@ (80022f4 <HAL_GPIO_EXTI_Callback+0xb4>)
 800228c:	6013      	str	r3, [r2, #0]
//				if ((RST_timer_last > 5000) && (RST_timer_last < 10000))
//				{
//					count_RST = 500;
//				} else
				if (RST_timer_last > 10000)
 800228e:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <HAL_GPIO_EXTI_Callback+0xb4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002296:	4293      	cmp	r3, r2
 8002298:	d902      	bls.n	80022a0 <HAL_GPIO_EXTI_Callback+0x60>
				{
					count_RST = 100;
 800229a:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <HAL_GPIO_EXTI_Callback+0xb0>)
 800229c:	2264      	movs	r2, #100	@ 0x64
 800229e:	601a      	str	r2, [r3, #0]
				}
				if (HAL_GetTick() - RST_timer_now > count_RST)
 80022a0:	f002 ff8c 	bl	80051bc <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	4b14      	ldr	r3, [pc, #80]	@ (80022f8 <HAL_GPIO_EXTI_Callback+0xb8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	1ad2      	subs	r2, r2, r3
 80022ac:	4b10      	ldr	r3, [pc, #64]	@ (80022f0 <HAL_GPIO_EXTI_Callback+0xb0>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d909      	bls.n	80022c8 <HAL_GPIO_EXTI_Callback+0x88>
				{
					RST_timer_now = HAL_GetTick();
 80022b4:	f002 ff82 	bl	80051bc <HAL_GetTick>
 80022b8:	4603      	mov	r3, r0
 80022ba:	4a0f      	ldr	r2, [pc, #60]	@ (80022f8 <HAL_GPIO_EXTI_Callback+0xb8>)
 80022bc:	6013      	str	r3, [r2, #0]
					HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 80022be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022c2:	480e      	ldr	r0, [pc, #56]	@ (80022fc <HAL_GPIO_EXTI_Callback+0xbc>)
 80022c4:	f004 fdfb 	bl	8006ebe <HAL_GPIO_TogglePin>
				}
				HAL_Delay(10);
 80022c8:	200a      	movs	r0, #10
 80022ca:	f002 ff81 	bl	80051d0 <HAL_Delay>
			while (!HAL_GPIO_ReadPin(RST_GPIO_Port, RST_Pin))
 80022ce:	2140      	movs	r1, #64	@ 0x40
 80022d0:	4804      	ldr	r0, [pc, #16]	@ (80022e4 <HAL_GPIO_EXTI_Callback+0xa4>)
 80022d2:	f004 fdc5 	bl	8006e60 <HAL_GPIO_ReadPin>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0d0      	beq.n	800227e <HAL_GPIO_EXTI_Callback+0x3e>
			}
		}
	}
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40010c00 	.word	0x40010c00
 80022e8:	20000921 	.word	0x20000921
 80022ec:	200008b8 	.word	0x200008b8
 80022f0:	200008c4 	.word	0x200008c4
 80022f4:	200008c0 	.word	0x200008c0
 80022f8:	200008bc 	.word	0x200008bc
 80022fc:	40011000 	.word	0x40011000

08002300 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af02      	add	r7, sp, #8
 8002306:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	429a      	cmp	r2, r3
 8002312:	d165      	bne.n	80023e0 <HAL_TIM_PeriodElapsedCallback+0xe0>
	{
		// calculator data
		if (counter_start < time_delay)
 8002314:	4b40      	ldr	r3, [pc, #256]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002316:	781a      	ldrb	r2, [r3, #0]
 8002318:	4b40      	ldr	r3, [pc, #256]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d205      	bcs.n	800232c <HAL_TIM_PeriodElapsedCallback+0x2c>
		{
			counter_start++;
 8002320:	4b3d      	ldr	r3, [pc, #244]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	3301      	adds	r3, #1
 8002326:	b2da      	uxtb	r2, r3
 8002328:	4b3b      	ldr	r3, [pc, #236]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800232a:	701a      	strb	r2, [r3, #0]
		}
		if (erase_done || unlock_fire || bypass_from_Eth || bypass_from_REB || !REB_connected || !HAL_GPIO_ReadPin(BYPASS_GPIO_Port, BYPASS_Pin))
 800232c:	4b3c      	ldr	r3, [pc, #240]	@ (8002420 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d119      	bne.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x68>
 8002334:	4b3b      	ldr	r3, [pc, #236]	@ (8002424 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d115      	bne.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x68>
 800233c:	4b3a      	ldr	r3, [pc, #232]	@ (8002428 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d111      	bne.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x68>
 8002344:	4b39      	ldr	r3, [pc, #228]	@ (800242c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10d      	bne.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x68>
 800234c:	4b38      	ldr	r3, [pc, #224]	@ (8002430 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	f083 0301 	eor.w	r3, r3, #1
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d106      	bne.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x68>
 800235a:	2104      	movs	r1, #4
 800235c:	4835      	ldr	r0, [pc, #212]	@ (8002434 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800235e:	f004 fd7f 	bl	8006e60 <HAL_GPIO_ReadPin>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d121      	bne.n	80023ac <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			data_MC2B[0] = 1;
 8002368:	4b33      	ldr	r3, [pc, #204]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800236a:	2201      	movs	r2, #1
 800236c:	701a      	strb	r2, [r3, #0]
			data_MC2B[1] = 0;
 800236e:	4b32      	ldr	r3, [pc, #200]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002370:	2200      	movs	r2, #0
 8002372:	705a      	strb	r2, [r3, #1]
			data_MC2B[2] = 0;
 8002374:	4b30      	ldr	r3, [pc, #192]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002376:	2200      	movs	r2, #0
 8002378:	709a      	strb	r2, [r3, #2]
			data_MC2B[3] = 0;
 800237a:	4b2f      	ldr	r3, [pc, #188]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800237c:	2200      	movs	r2, #0
 800237e:	70da      	strb	r2, [r3, #3]
			data_MC2B[4] = 0;
 8002380:	4b2d      	ldr	r3, [pc, #180]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002382:	2200      	movs	r2, #0
 8002384:	711a      	strb	r2, [r3, #4]
			data_MC2B[5] = 0;
 8002386:	4b2c      	ldr	r3, [pc, #176]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002388:	2200      	movs	r2, #0
 800238a:	715a      	strb	r2, [r3, #5]
			data_MC2B[6] = 0;
 800238c:	4b2a      	ldr	r3, [pc, #168]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800238e:	2200      	movs	r2, #0
 8002390:	719a      	strb	r2, [r3, #6]
			data_MC2B[7] = 0;
 8002392:	4b29      	ldr	r3, [pc, #164]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002394:	2200      	movs	r2, #0
 8002396:	71da      	strb	r2, [r3, #7]
			HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, 1);
 8002398:	2201      	movs	r2, #1
 800239a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800239e:	4827      	ldr	r0, [pc, #156]	@ (800243c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80023a0:	f004 fd75 	bl	8006e8e <HAL_GPIO_WritePin>
//			sendData_uart("I", 2);
			uart_bypass = 2;
 80023a4:	4b26      	ldr	r3, [pc, #152]	@ (8002440 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80023a6:	2202      	movs	r2, #2
 80023a8:	701a      	strb	r2, [r3, #0]
 80023aa:	e013      	b.n	80023d4 <HAL_TIM_PeriodElapsedCallback+0xd4>
//			send_uart_to_REB = true;
		} else
		{
			calculate_data_can(x, x_timer, data_MC2B, lock_default, time_delay, &counter_start);
 80023ac:	4b1b      	ldr	r3, [pc, #108]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4a19      	ldr	r2, [pc, #100]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80023b2:	9201      	str	r2, [sp, #4]
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	4b23      	ldr	r3, [pc, #140]	@ (8002444 <HAL_TIM_PeriodElapsedCallback+0x144>)
 80023b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80023ba:	4923      	ldr	r1, [pc, #140]	@ (8002448 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80023bc:	4823      	ldr	r0, [pc, #140]	@ (800244c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80023be:	f002 f9dc 	bl	800477a <calculate_data_can>
			HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023c8:	481c      	ldr	r0, [pc, #112]	@ (800243c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80023ca:	f004 fd60 	bl	8006e8e <HAL_GPIO_WritePin>
			uart_bypass = 3;
 80023ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002440 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80023d0:	2203      	movs	r2, #3
 80023d2:	701a      	strb	r2, [r3, #0]
	//		send_uart_to_REB = true;
		}
		HAL_CAN_AddTxMessage(&hcan, &TxHeader_MC2B, data_MC2B, &TxMailbox);
 80023d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002450 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80023d6:	4a18      	ldr	r2, [pc, #96]	@ (8002438 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80023d8:	491e      	ldr	r1, [pc, #120]	@ (8002454 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80023da:	481f      	ldr	r0, [pc, #124]	@ (8002458 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80023dc:	f003 f942 	bl	8005664 <HAL_CAN_AddTxMessage>
//		sendData_uart("I", 3);
	}
	if (htim->Instance == htim3.Instance)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d10e      	bne.n	800240a <HAL_TIM_PeriodElapsedCallback+0x10a>
	{
		HAL_IWDG_Refresh(&hiwdg);
 80023ec:	481c      	ldr	r0, [pc, #112]	@ (8002460 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80023ee:	f004 fddb 	bl	8006fa8 <HAL_IWDG_Refresh>
		if (!RST_set)
 80023f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002464 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	f083 0301 	eor.w	r3, r3, #1
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d004      	beq.n	800240a <HAL_TIM_PeriodElapsedCallback+0x10a>
		{
			HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 8002400:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002404:	480d      	ldr	r0, [pc, #52]	@ (800243c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002406:	f004 fd5a 	bl	8006ebe <HAL_GPIO_TogglePin>
		}
	}
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000180 	.word	0x20000180
 8002418:	2000076e 	.word	0x2000076e
 800241c:	20000708 	.word	0x20000708
 8002420:	20000918 	.word	0x20000918
 8002424:	20000922 	.word	0x20000922
 8002428:	200008d1 	.word	0x200008d1
 800242c:	200008d0 	.word	0x200008d0
 8002430:	20000036 	.word	0x20000036
 8002434:	40010800 	.word	0x40010800
 8002438:	2000073c 	.word	0x2000073c
 800243c:	40011000 	.word	0x40011000
 8002440:	20000030 	.word	0x20000030
 8002444:	2000070c 	.word	0x2000070c
 8002448:	2000078c 	.word	0x2000078c
 800244c:	200008d4 	.word	0x200008d4
 8002450:	20000788 	.word	0x20000788
 8002454:	200002b8 	.word	0x200002b8
 8002458:	2000009c 	.word	0x2000009c
 800245c:	200001c8 	.word	0x200001c8
 8002460:	200000c4 	.word	0x200000c4
 8002464:	20000921 	.word	0x20000921

08002468 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002470:	4b12      	ldr	r3, [pc, #72]	@ (80024bc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002472:	4a13      	ldr	r2, [pc, #76]	@ (80024c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002474:	2100      	movs	r1, #0
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f003 fa3b 	bl	80058f2 <HAL_CAN_GetRxMessage>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
	    Error_Handler();
 8002482:	f002 fbd9 	bl	8004c38 <Error_Handler>
	}
	if (RxHeader.StdId == 0x740 && RxData[2] == 0x48)
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f5b3 6fe8 	cmp.w	r3, #1856	@ 0x740
 800248e:	d110      	bne.n	80024b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8002492:	789b      	ldrb	r3, [r3, #2]
 8002494:	2b48      	cmp	r3, #72	@ 0x48
 8002496:	d10c      	bne.n	80024b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
	{
		if ((RxData[4] & 0x40) == 0x40)
 8002498:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800249a:	791b      	ldrb	r3, [r3, #4]
 800249c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
		{
			unlock_fire = true;
 80024a4:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80024a6:	2201      	movs	r2, #1
 80024a8:	701a      	strb	r2, [r3, #0]
		} else
		{
			unlock_fire = false;
		}
	}
}
 80024aa:	e002      	b.n	80024b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
			unlock_fire = false;
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000770 	.word	0x20000770
 80024c0:	2000029c 	.word	0x2000029c
 80024c4:	20000922 	.word	0x20000922

080024c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c8:	b5b0      	push	{r4, r5, r7, lr}
 80024ca:	b0aa      	sub	sp, #168	@ 0xa8
 80024cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024ce:	f002 fe1d 	bl	800510c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024d2:	f001 fb77 	bl	8003bc4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_DBGMCU_FREEZE_IWDG();
 80024d6:	4b92      	ldr	r3, [pc, #584]	@ (8002720 <main+0x258>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	4a91      	ldr	r2, [pc, #580]	@ (8002720 <main+0x258>)
 80024dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e0:	6053      	str	r3, [r2, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024e2:	f001 fd57 	bl	8003f94 <MX_GPIO_Init>
  MX_DMA_Init();
 80024e6:	f001 fd37 	bl	8003f58 <MX_DMA_Init>
  MX_CAN_Init();
 80024ea:	f001 fbb3 	bl	8003c54 <MX_CAN_Init>
  MX_SPI1_Init();
 80024ee:	f001 fc01 	bl	8003cf4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80024f2:	f001 fc35 	bl	8003d60 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80024f6:	f001 fd05 	bl	8003f04 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80024fa:	f001 fcb5 	bl	8003e68 <MX_TIM3_Init>
  MX_IWDG_Init();
 80024fe:	f001 fbdf 	bl	8003cc0 <MX_IWDG_Init>
  MX_TIM2_Init();
 8002502:	f001 fc63 	bl	8003dcc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8002506:	4887      	ldr	r0, [pc, #540]	@ (8002724 <main+0x25c>)
 8002508:	f005 ff54 	bl	80083b4 <HAL_TIM_Base_Start_IT>
//  HAL_TIM_Base_Start_IT(&htim2);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_data, 50);
 800250c:	2232      	movs	r2, #50	@ 0x32
 800250e:	4986      	ldr	r1, [pc, #536]	@ (8002728 <main+0x260>)
 8002510:	4886      	ldr	r0, [pc, #536]	@ (800272c <main+0x264>)
 8002512:	f006 fbcc 	bl	8008cae <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8002516:	4b86      	ldr	r3, [pc, #536]	@ (8002730 <main+0x268>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	4b84      	ldr	r3, [pc, #528]	@ (8002730 <main+0x268>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0204 	bic.w	r2, r2, #4
 8002524:	601a      	str	r2, [r3, #0]
  TxHeader_MC2B.DLC = 8;
 8002526:	4b83      	ldr	r3, [pc, #524]	@ (8002734 <main+0x26c>)
 8002528:	2208      	movs	r2, #8
 800252a:	611a      	str	r2, [r3, #16]
  TxHeader_MC2B.ExtId = 0x47FF;
 800252c:	4b81      	ldr	r3, [pc, #516]	@ (8002734 <main+0x26c>)
 800252e:	f244 72ff 	movw	r2, #18431	@ 0x47ff
 8002532:	605a      	str	r2, [r3, #4]
  TxHeader_MC2B.IDE = CAN_ID_EXT;
 8002534:	4b7f      	ldr	r3, [pc, #508]	@ (8002734 <main+0x26c>)
 8002536:	2204      	movs	r2, #4
 8002538:	609a      	str	r2, [r3, #8]
  TxHeader_MC2B.RTR = CAN_RTR_DATA;
 800253a:	4b7e      	ldr	r3, [pc, #504]	@ (8002734 <main+0x26c>)
 800253c:	2200      	movs	r2, #0
 800253e:	60da      	str	r2, [r3, #12]
  TxHeader_MC2B.StdId = 0;
 8002540:	4b7c      	ldr	r3, [pc, #496]	@ (8002734 <main+0x26c>)
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
  TxHeader_MC2B.TransmitGlobalTime = DISABLE;
 8002546:	4b7b      	ldr	r3, [pc, #492]	@ (8002734 <main+0x26c>)
 8002548:	2200      	movs	r2, #0
 800254a:	751a      	strb	r2, [r3, #20]

  EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800254c:	4b7a      	ldr	r3, [pc, #488]	@ (8002738 <main+0x270>)
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
  EraseInit.Banks = FLASH_BANK_1;
 8002552:	4b79      	ldr	r3, [pc, #484]	@ (8002738 <main+0x270>)
 8002554:	2201      	movs	r2, #1
 8002556:	605a      	str	r2, [r3, #4]
  EraseInit.PageAddress =  0x0800FC00;
 8002558:	4b77      	ldr	r3, [pc, #476]	@ (8002738 <main+0x270>)
 800255a:	4a78      	ldr	r2, [pc, #480]	@ (800273c <main+0x274>)
 800255c:	609a      	str	r2, [r3, #8]
  EraseInit.NbPages = 1;
 800255e:	4b76      	ldr	r3, [pc, #472]	@ (8002738 <main+0x270>)
 8002560:	2201      	movs	r2, #1
 8002562:	60da      	str	r2, [r3, #12]
  ip1 = *(uint32_t *)(0x0800FC00);
 8002564:	4b75      	ldr	r3, [pc, #468]	@ (800273c <main+0x274>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	b2da      	uxtb	r2, r3
 800256a:	4b75      	ldr	r3, [pc, #468]	@ (8002740 <main+0x278>)
 800256c:	701a      	strb	r2, [r3, #0]
  ip2 = *(uint32_t *)(0x0800FC04);
 800256e:	4b75      	ldr	r3, [pc, #468]	@ (8002744 <main+0x27c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	b2da      	uxtb	r2, r3
 8002574:	4b74      	ldr	r3, [pc, #464]	@ (8002748 <main+0x280>)
 8002576:	701a      	strb	r2, [r3, #0]
  ip3 = *(uint32_t *)(0x0800FC08);
 8002578:	4b74      	ldr	r3, [pc, #464]	@ (800274c <main+0x284>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	b2da      	uxtb	r2, r3
 800257e:	4b74      	ldr	r3, [pc, #464]	@ (8002750 <main+0x288>)
 8002580:	701a      	strb	r2, [r3, #0]
  ip4 = *(uint32_t *)(0x0800FC0C);
 8002582:	4b74      	ldr	r3, [pc, #464]	@ (8002754 <main+0x28c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	b2da      	uxtb	r2, r3
 8002588:	4b73      	ldr	r3, [pc, #460]	@ (8002758 <main+0x290>)
 800258a:	701a      	strb	r2, [r3, #0]
  port_client = *(uint32_t *)(0x0800FC10);
 800258c:	4b73      	ldr	r3, [pc, #460]	@ (800275c <main+0x294>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	b29a      	uxth	r2, r3
 8002592:	4b73      	ldr	r3, [pc, #460]	@ (8002760 <main+0x298>)
 8002594:	801a      	strh	r2, [r3, #0]
  ip_server1 = *(uint32_t *)(0x0800FC14);
 8002596:	4b73      	ldr	r3, [pc, #460]	@ (8002764 <main+0x29c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	4b72      	ldr	r3, [pc, #456]	@ (8002768 <main+0x2a0>)
 800259e:	701a      	strb	r2, [r3, #0]
  ip_server2 = *(uint32_t *)(0x0800FC18);
 80025a0:	4b72      	ldr	r3, [pc, #456]	@ (800276c <main+0x2a4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4b72      	ldr	r3, [pc, #456]	@ (8002770 <main+0x2a8>)
 80025a8:	701a      	strb	r2, [r3, #0]
  ip_server3 = *(uint32_t *)(0x0800FC1C);
 80025aa:	4b72      	ldr	r3, [pc, #456]	@ (8002774 <main+0x2ac>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	4b71      	ldr	r3, [pc, #452]	@ (8002778 <main+0x2b0>)
 80025b2:	701a      	strb	r2, [r3, #0]
  ip_server4 = *(uint32_t *)(0x0800FC20);
 80025b4:	4b71      	ldr	r3, [pc, #452]	@ (800277c <main+0x2b4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	4b71      	ldr	r3, [pc, #452]	@ (8002780 <main+0x2b8>)
 80025bc:	701a      	strb	r2, [r3, #0]
  port_server = *(uint32_t *)(0x0800FC24);
 80025be:	4b71      	ldr	r3, [pc, #452]	@ (8002784 <main+0x2bc>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	4b70      	ldr	r3, [pc, #448]	@ (8002788 <main+0x2c0>)
 80025c6:	801a      	strh	r2, [r3, #0]
  time_delay = *(uint32_t *)(0x0800FC28);
 80025c8:	4b70      	ldr	r3, [pc, #448]	@ (800278c <main+0x2c4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4b70      	ldr	r3, [pc, #448]	@ (8002790 <main+0x2c8>)
 80025d0:	701a      	strb	r2, [r3, #0]
  elevator_mode = *(uint32_t *)(0x0800FC2C);
 80025d2:	4b70      	ldr	r3, [pc, #448]	@ (8002794 <main+0x2cc>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002798 <main+0x2d0>)
 80025da:	701a      	strb	r2, [r3, #0]
  lock_default_1 = *(uint32_t *)(0x0800FC30);
 80025dc:	4b6f      	ldr	r3, [pc, #444]	@ (800279c <main+0x2d4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a6f      	ldr	r2, [pc, #444]	@ (80027a0 <main+0x2d8>)
 80025e2:	6013      	str	r3, [r2, #0]
  lock_default_2 = *(uint32_t *)(0x0800FC34);
 80025e4:	4b6f      	ldr	r3, [pc, #444]	@ (80027a4 <main+0x2dc>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a6f      	ldr	r2, [pc, #444]	@ (80027a8 <main+0x2e0>)
 80025ea:	6013      	str	r3, [r2, #0]
  if (ip1 == 0xFF) ip1 = 192;
 80025ec:	4b54      	ldr	r3, [pc, #336]	@ (8002740 <main+0x278>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2bff      	cmp	r3, #255	@ 0xff
 80025f2:	d102      	bne.n	80025fa <main+0x132>
 80025f4:	4b52      	ldr	r3, [pc, #328]	@ (8002740 <main+0x278>)
 80025f6:	22c0      	movs	r2, #192	@ 0xc0
 80025f8:	701a      	strb	r2, [r3, #0]
  if (ip2 == 0xFF) ip2 = 168;
 80025fa:	4b53      	ldr	r3, [pc, #332]	@ (8002748 <main+0x280>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2bff      	cmp	r3, #255	@ 0xff
 8002600:	d102      	bne.n	8002608 <main+0x140>
 8002602:	4b51      	ldr	r3, [pc, #324]	@ (8002748 <main+0x280>)
 8002604:	22a8      	movs	r2, #168	@ 0xa8
 8002606:	701a      	strb	r2, [r3, #0]
  if (ip3 == 0xFF) ip3 = 0;
 8002608:	4b51      	ldr	r3, [pc, #324]	@ (8002750 <main+0x288>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2bff      	cmp	r3, #255	@ 0xff
 800260e:	d102      	bne.n	8002616 <main+0x14e>
 8002610:	4b4f      	ldr	r3, [pc, #316]	@ (8002750 <main+0x288>)
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
  if (ip4 == 0xFF) ip4 = 72;
 8002616:	4b50      	ldr	r3, [pc, #320]	@ (8002758 <main+0x290>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2bff      	cmp	r3, #255	@ 0xff
 800261c:	d102      	bne.n	8002624 <main+0x15c>
 800261e:	4b4e      	ldr	r3, [pc, #312]	@ (8002758 <main+0x290>)
 8002620:	2248      	movs	r2, #72	@ 0x48
 8002622:	701a      	strb	r2, [r3, #0]
  if (port_client == 0xFFFF) port_client = 0;
 8002624:	4b4e      	ldr	r3, [pc, #312]	@ (8002760 <main+0x298>)
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800262c:	4293      	cmp	r3, r2
 800262e:	d102      	bne.n	8002636 <main+0x16e>
 8002630:	4b4b      	ldr	r3, [pc, #300]	@ (8002760 <main+0x298>)
 8002632:	2200      	movs	r2, #0
 8002634:	801a      	strh	r2, [r3, #0]
  if (ip_server1 == 0xFF) ip_server1 = 192;
 8002636:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <main+0x2a0>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2bff      	cmp	r3, #255	@ 0xff
 800263c:	d102      	bne.n	8002644 <main+0x17c>
 800263e:	4b4a      	ldr	r3, [pc, #296]	@ (8002768 <main+0x2a0>)
 8002640:	22c0      	movs	r2, #192	@ 0xc0
 8002642:	701a      	strb	r2, [r3, #0]
  if (ip_server2 == 0xFF) ip_server2 = 168;
 8002644:	4b4a      	ldr	r3, [pc, #296]	@ (8002770 <main+0x2a8>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2bff      	cmp	r3, #255	@ 0xff
 800264a:	d102      	bne.n	8002652 <main+0x18a>
 800264c:	4b48      	ldr	r3, [pc, #288]	@ (8002770 <main+0x2a8>)
 800264e:	22a8      	movs	r2, #168	@ 0xa8
 8002650:	701a      	strb	r2, [r3, #0]
  if (ip_server3 == 0xFF) ip_server3 = 0;
 8002652:	4b49      	ldr	r3, [pc, #292]	@ (8002778 <main+0x2b0>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2bff      	cmp	r3, #255	@ 0xff
 8002658:	d102      	bne.n	8002660 <main+0x198>
 800265a:	4b47      	ldr	r3, [pc, #284]	@ (8002778 <main+0x2b0>)
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
  if (ip_server4 == 0xFF) ip_server4 = 2;
 8002660:	4b47      	ldr	r3, [pc, #284]	@ (8002780 <main+0x2b8>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2bff      	cmp	r3, #255	@ 0xff
 8002666:	d102      	bne.n	800266e <main+0x1a6>
 8002668:	4b45      	ldr	r3, [pc, #276]	@ (8002780 <main+0x2b8>)
 800266a:	2202      	movs	r2, #2
 800266c:	701a      	strb	r2, [r3, #0]
  if (port_server == 0xFFFF) port_server = 6000;
 800266e:	4b46      	ldr	r3, [pc, #280]	@ (8002788 <main+0x2c0>)
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002676:	4293      	cmp	r3, r2
 8002678:	d103      	bne.n	8002682 <main+0x1ba>
 800267a:	4b43      	ldr	r3, [pc, #268]	@ (8002788 <main+0x2c0>)
 800267c:	f241 7270 	movw	r2, #6000	@ 0x1770
 8002680:	801a      	strh	r2, [r3, #0]
  if (time_delay == 0xFF) time_delay = 1;
 8002682:	4b43      	ldr	r3, [pc, #268]	@ (8002790 <main+0x2c8>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2bff      	cmp	r3, #255	@ 0xff
 8002688:	d102      	bne.n	8002690 <main+0x1c8>
 800268a:	4b41      	ldr	r3, [pc, #260]	@ (8002790 <main+0x2c8>)
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
  if (elevator_mode == 0xFF) elevator_mode = 0;
 8002690:	4b41      	ldr	r3, [pc, #260]	@ (8002798 <main+0x2d0>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2bff      	cmp	r3, #255	@ 0xff
 8002696:	d102      	bne.n	800269e <main+0x1d6>
 8002698:	4b3f      	ldr	r3, [pc, #252]	@ (8002798 <main+0x2d0>)
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
//  if (lock_default_1 == 0xFFFFFFFF) lock_default_1 = 0;
//  if (lock_default_2 == 0xFFFFFFFF) lock_default_2 = 0;
  lock_default[0] = lock_default_1 & 0xFF;
 800269e:	4b40      	ldr	r3, [pc, #256]	@ (80027a0 <main+0x2d8>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	4b41      	ldr	r3, [pc, #260]	@ (80027ac <main+0x2e4>)
 80026a6:	701a      	strb	r2, [r3, #0]
  lock_default[1] = (lock_default_1>>8) & 0xFF;
 80026a8:	4b3d      	ldr	r3, [pc, #244]	@ (80027a0 <main+0x2d8>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	4b3e      	ldr	r3, [pc, #248]	@ (80027ac <main+0x2e4>)
 80026b2:	705a      	strb	r2, [r3, #1]
  lock_default[2] = (lock_default_1>>16) & 0xFF;
 80026b4:	4b3a      	ldr	r3, [pc, #232]	@ (80027a0 <main+0x2d8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	4b3b      	ldr	r3, [pc, #236]	@ (80027ac <main+0x2e4>)
 80026be:	709a      	strb	r2, [r3, #2]
  lock_default[3] = (lock_default_1>>24) & 0xFF;
 80026c0:	4b37      	ldr	r3, [pc, #220]	@ (80027a0 <main+0x2d8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	0e1b      	lsrs	r3, r3, #24
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	4b38      	ldr	r3, [pc, #224]	@ (80027ac <main+0x2e4>)
 80026ca:	70da      	strb	r2, [r3, #3]
  lock_default[4] = lock_default_2 & 0xFF;
 80026cc:	4b36      	ldr	r3, [pc, #216]	@ (80027a8 <main+0x2e0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	4b36      	ldr	r3, [pc, #216]	@ (80027ac <main+0x2e4>)
 80026d4:	711a      	strb	r2, [r3, #4]
  lock_default[5] = (lock_default_2>>8) & 0xFF;
 80026d6:	4b34      	ldr	r3, [pc, #208]	@ (80027a8 <main+0x2e0>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	4b33      	ldr	r3, [pc, #204]	@ (80027ac <main+0x2e4>)
 80026e0:	715a      	strb	r2, [r3, #5]
  lock_default[6] = (lock_default_2>>16) & 0xFF;
 80026e2:	4b31      	ldr	r3, [pc, #196]	@ (80027a8 <main+0x2e0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	0c1b      	lsrs	r3, r3, #16
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	4b30      	ldr	r3, [pc, #192]	@ (80027ac <main+0x2e4>)
 80026ec:	719a      	strb	r2, [r3, #6]
  lock_default[7] = (lock_default_2>>24) & 0xFF;
 80026ee:	4b2e      	ldr	r3, [pc, #184]	@ (80027a8 <main+0x2e0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	0e1b      	lsrs	r3, r3, #24
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4b2d      	ldr	r3, [pc, #180]	@ (80027ac <main+0x2e4>)
 80026f8:	71da      	strb	r2, [r3, #7]
  server_ip[0] = ip_server1;
 80026fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002768 <main+0x2a0>)
 80026fc:	781a      	ldrb	r2, [r3, #0]
 80026fe:	4b2c      	ldr	r3, [pc, #176]	@ (80027b0 <main+0x2e8>)
 8002700:	701a      	strb	r2, [r3, #0]
  server_ip[1] = ip_server2;
 8002702:	4b1b      	ldr	r3, [pc, #108]	@ (8002770 <main+0x2a8>)
 8002704:	781a      	ldrb	r2, [r3, #0]
 8002706:	4b2a      	ldr	r3, [pc, #168]	@ (80027b0 <main+0x2e8>)
 8002708:	705a      	strb	r2, [r3, #1]
  server_ip[2] = ip_server3;
 800270a:	4b1b      	ldr	r3, [pc, #108]	@ (8002778 <main+0x2b0>)
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	4b28      	ldr	r3, [pc, #160]	@ (80027b0 <main+0x2e8>)
 8002710:	709a      	strb	r2, [r3, #2]
  server_ip[3] = ip_server4;
 8002712:	4b1b      	ldr	r3, [pc, #108]	@ (8002780 <main+0x2b8>)
 8002714:	781a      	ldrb	r2, [r3, #0]
 8002716:	4b26      	ldr	r3, [pc, #152]	@ (80027b0 <main+0x2e8>)
 8002718:	70da      	strb	r2, [r3, #3]

  W25Q_Reset();
 800271a:	f7ff fa3b 	bl	8001b94 <W25Q_Reset>
//  W25Q_EraseChip();
  while(user.STT!=0xFFFFFFFF)
 800271e:	e05f      	b.n	80027e0 <main+0x318>
 8002720:	e0042000 	.word	0xe0042000
 8002724:	200001c8 	.word	0x200001c8
 8002728:	200002d0 	.word	0x200002d0
 800272c:	20000210 	.word	0x20000210
 8002730:	20000258 	.word	0x20000258
 8002734:	200002b8 	.word	0x200002b8
 8002738:	2000008c 	.word	0x2000008c
 800273c:	0800fc00 	.word	0x0800fc00
 8002740:	20000714 	.word	0x20000714
 8002744:	0800fc04 	.word	0x0800fc04
 8002748:	20000715 	.word	0x20000715
 800274c:	0800fc08 	.word	0x0800fc08
 8002750:	20000716 	.word	0x20000716
 8002754:	0800fc0c 	.word	0x0800fc0c
 8002758:	20000717 	.word	0x20000717
 800275c:	0800fc10 	.word	0x0800fc10
 8002760:	2000077c 	.word	0x2000077c
 8002764:	0800fc14 	.word	0x0800fc14
 8002768:	20000718 	.word	0x20000718
 800276c:	0800fc18 	.word	0x0800fc18
 8002770:	20000719 	.word	0x20000719
 8002774:	0800fc1c 	.word	0x0800fc1c
 8002778:	2000071a 	.word	0x2000071a
 800277c:	0800fc20 	.word	0x0800fc20
 8002780:	2000071b 	.word	0x2000071b
 8002784:	0800fc24 	.word	0x0800fc24
 8002788:	2000077a 	.word	0x2000077a
 800278c:	0800fc28 	.word	0x0800fc28
 8002790:	20000708 	.word	0x20000708
 8002794:	0800fc2c 	.word	0x0800fc2c
 8002798:	2000073a 	.word	0x2000073a
 800279c:	0800fc30 	.word	0x0800fc30
 80027a0:	200008a0 	.word	0x200008a0
 80027a4:	0800fc34 	.word	0x0800fc34
 80027a8:	200008a4 	.word	0x200008a4
 80027ac:	2000070c 	.word	0x2000070c
 80027b0:	20000704 	.word	0x20000704
  {
	  W25Q_FastRead_address(number_card*24, sizeof(user_info_t), (uint8_t *)&user);
 80027b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002834 <main+0x36c>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002838 <main+0x370>)
 80027c2:	2118      	movs	r1, #24
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fa2d 	bl	8001c24 <W25Q_FastRead_address>
	  if (user.STT -1 == number_card)
 80027ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <main+0x370>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	1e5a      	subs	r2, r3, #1
 80027d0:	4b18      	ldr	r3, [pc, #96]	@ (8002834 <main+0x36c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d103      	bne.n	80027e0 <main+0x318>
	  {
		  number_card = user.STT;
 80027d8:	4b17      	ldr	r3, [pc, #92]	@ (8002838 <main+0x370>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a15      	ldr	r2, [pc, #84]	@ (8002834 <main+0x36c>)
 80027de:	6013      	str	r3, [r2, #0]
  while(user.STT!=0xFFFFFFFF)
 80027e0:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <main+0x370>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e8:	d1e4      	bne.n	80027b4 <main+0x2ec>
	  }
  }
  while(user_before.STT!=0xFFFFFFFF)
 80027ea:	e015      	b.n	8002818 <main+0x350>
  {
	  W25Q_FastRead_address(number_card_old*24, sizeof(user_info_t), (uint8_t *)&user_before);
 80027ec:	4b13      	ldr	r3, [pc, #76]	@ (800283c <main+0x374>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4613      	mov	r3, r2
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	4413      	add	r3, r2
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4a11      	ldr	r2, [pc, #68]	@ (8002840 <main+0x378>)
 80027fa:	2118      	movs	r1, #24
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff fa11 	bl	8001c24 <W25Q_FastRead_address>
	  if (user_before.STT -1 == number_card_old)
 8002802:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <main+0x378>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	1e5a      	subs	r2, r3, #1
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <main+0x374>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d103      	bne.n	8002818 <main+0x350>
	  {
		  number_card_old = user_before.STT;
 8002810:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <main+0x378>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a09      	ldr	r2, [pc, #36]	@ (800283c <main+0x374>)
 8002816:	6013      	str	r3, [r2, #0]
  while(user_before.STT!=0xFFFFFFFF)
 8002818:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <main+0x378>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002820:	d1e4      	bne.n	80027ec <main+0x324>
	  }
  }
  if (number_card_old > 0)
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <main+0x374>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d026      	beq.n	8002878 <main+0x3b0>
  {
	  for (uint32_t i=0; i<((number_card_old*24/(16*256))+2); i++)
 800282a:	2300      	movs	r3, #0
 800282c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002830:	e016      	b.n	8002860 <main+0x398>
 8002832:	bf00      	nop
 8002834:	2000088c 	.word	0x2000088c
 8002838:	20000928 	.word	0x20000928
 800283c:	2000089c 	.word	0x2000089c
 8002840:	20000940 	.word	0x20000940
	  {
		  W25Q_Erase_Sector(i+16*33);
 8002844:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002848:	b29b      	uxth	r3, r3
 800284a:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 800284e:	b29b      	uxth	r3, r3
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff fa3a 	bl	8001cca <W25Q_Erase_Sector>
	  for (uint32_t i=0; i<((number_card_old*24/(16*256))+2); i++)
 8002856:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800285a:	3301      	adds	r3, #1
 800285c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002860:	4bbd      	ldr	r3, [pc, #756]	@ (8002b58 <main+0x690>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4413      	add	r3, r2
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	0b1b      	lsrs	r3, r3, #12
 800286e:	3302      	adds	r3, #2
 8002870:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002874:	429a      	cmp	r2, r3
 8002876:	d3e5      	bcc.n	8002844 <main+0x37c>
	  }
  }
  wiz_NetInfo gWIZNETINFO = {
 8002878:	2300      	movs	r3, #0
 800287a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
 800287e:	231c      	movs	r3, #28
 8002880:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8002884:	2316      	movs	r3, #22
 8002886:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800288a:	4bb4      	ldr	r3, [pc, #720]	@ (8002b5c <main+0x694>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  		  .mac = {0x00, 0x1c, 0x16, ip4, 0xFF-ip4, ip4*ip4},
 8002892:	4bb2      	ldr	r3, [pc, #712]	@ (8002b5c <main+0x694>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	43db      	mvns	r3, r3
 8002898:	b2db      	uxtb	r3, r3
  wiz_NetInfo gWIZNETINFO = {
 800289a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  		  .mac = {0x00, 0x1c, 0x16, ip4, 0xFF-ip4, ip4*ip4},
 800289e:	4baf      	ldr	r3, [pc, #700]	@ (8002b5c <main+0x694>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	4aae      	ldr	r2, [pc, #696]	@ (8002b5c <main+0x694>)
 80028a4:	7812      	ldrb	r2, [r2, #0]
 80028a6:	fb02 f303 	mul.w	r3, r2, r3
 80028aa:	b2db      	uxtb	r3, r3
  wiz_NetInfo gWIZNETINFO = {
 80028ac:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80028b0:	4bab      	ldr	r3, [pc, #684]	@ (8002b60 <main+0x698>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80028b8:	4baa      	ldr	r3, [pc, #680]	@ (8002b64 <main+0x69c>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80028c0:	4ba9      	ldr	r3, [pc, #676]	@ (8002b68 <main+0x6a0>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 80028c8:	4ba4      	ldr	r3, [pc, #656]	@ (8002b5c <main+0x694>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 80028d0:	4aa6      	ldr	r2, [pc, #664]	@ (8002b6c <main+0x6a4>)
 80028d2:	f107 0352 	add.w	r3, r7, #82	@ 0x52
 80028d6:	6810      	ldr	r0, [r2, #0]
 80028d8:	6018      	str	r0, [r3, #0]
 80028da:	4aa5      	ldr	r2, [pc, #660]	@ (8002b70 <main+0x6a8>)
 80028dc:	f107 0356 	add.w	r3, r7, #86	@ 0x56
 80028e0:	6810      	ldr	r0, [r2, #0]
 80028e2:	6018      	str	r0, [r3, #0]
 80028e4:	4aa3      	ldr	r2, [pc, #652]	@ (8002b74 <main+0x6ac>)
 80028e6:	f107 035a 	add.w	r3, r7, #90	@ 0x5a
 80028ea:	6810      	ldr	r0, [r2, #0]
 80028ec:	6018      	str	r0, [r3, #0]
 80028ee:	2301      	movs	r3, #1
 80028f0:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  		  .ip = {ip1,ip2,ip3,ip4},
  		  .sn = {255, 255, 255, 0},
  		  .gw = {192, 168, 0, 1},
  		  .dns = {168, 126, 63, 1},
  		  .dhcp = NETINFO_STATIC};
  server_ip[0] = ip_server1;
 80028f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002b78 <main+0x6b0>)
 80028f6:	781a      	ldrb	r2, [r3, #0]
 80028f8:	4ba0      	ldr	r3, [pc, #640]	@ (8002b7c <main+0x6b4>)
 80028fa:	701a      	strb	r2, [r3, #0]
  server_ip[1] = ip_server2;
 80028fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002b80 <main+0x6b8>)
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	4b9e      	ldr	r3, [pc, #632]	@ (8002b7c <main+0x6b4>)
 8002902:	705a      	strb	r2, [r3, #1]
  server_ip[2] = ip_server3;
 8002904:	4b9f      	ldr	r3, [pc, #636]	@ (8002b84 <main+0x6bc>)
 8002906:	781a      	ldrb	r2, [r3, #0]
 8002908:	4b9c      	ldr	r3, [pc, #624]	@ (8002b7c <main+0x6b4>)
 800290a:	709a      	strb	r2, [r3, #2]
  server_ip[3] = ip_server4;
 800290c:	4b9e      	ldr	r3, [pc, #632]	@ (8002b88 <main+0x6c0>)
 800290e:	781a      	ldrb	r2, [r3, #0]
 8002910:	4b9a      	ldr	r3, [pc, #616]	@ (8002b7c <main+0x6b4>)
 8002912:	70da      	strb	r2, [r3, #3]
  gWIZNETINFO.mac[3] = ((HAL_GetUIDw0()>>24)&0xFF) + ((HAL_GetUIDw2()>>16)&0xFF) + ((HAL_GetUIDw1()>>8)&0xFF) + (HAL_GetUIDw0()&0xFF);
 8002914:	f002 fc80 	bl	8005218 <HAL_GetUIDw0>
 8002918:	4603      	mov	r3, r0
 800291a:	0e1b      	lsrs	r3, r3, #24
 800291c:	b2dc      	uxtb	r4, r3
 800291e:	f002 fc8f 	bl	8005240 <HAL_GetUIDw2>
 8002922:	4603      	mov	r3, r0
 8002924:	0c1b      	lsrs	r3, r3, #16
 8002926:	b2db      	uxtb	r3, r3
 8002928:	4423      	add	r3, r4
 800292a:	b2dc      	uxtb	r4, r3
 800292c:	f002 fc7e 	bl	800522c <HAL_GetUIDw1>
 8002930:	4603      	mov	r3, r0
 8002932:	0a1b      	lsrs	r3, r3, #8
 8002934:	b2db      	uxtb	r3, r3
 8002936:	4423      	add	r3, r4
 8002938:	b2dc      	uxtb	r4, r3
 800293a:	f002 fc6d 	bl	8005218 <HAL_GetUIDw0>
 800293e:	4603      	mov	r3, r0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	4423      	add	r3, r4
 8002944:	b2db      	uxtb	r3, r3
 8002946:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  gWIZNETINFO.mac[4] = ((HAL_GetUIDw1()>>24)&0xFF) + ((HAL_GetUIDw0()>>16)&0xFF) + ((HAL_GetUIDw2()>>8)&0xFF) + (HAL_GetUIDw2()&0xFF);
 800294a:	f002 fc6f 	bl	800522c <HAL_GetUIDw1>
 800294e:	4603      	mov	r3, r0
 8002950:	0e1b      	lsrs	r3, r3, #24
 8002952:	b2dc      	uxtb	r4, r3
 8002954:	f002 fc60 	bl	8005218 <HAL_GetUIDw0>
 8002958:	4603      	mov	r3, r0
 800295a:	0c1b      	lsrs	r3, r3, #16
 800295c:	b2db      	uxtb	r3, r3
 800295e:	4423      	add	r3, r4
 8002960:	b2dc      	uxtb	r4, r3
 8002962:	f002 fc6d 	bl	8005240 <HAL_GetUIDw2>
 8002966:	4603      	mov	r3, r0
 8002968:	0a1b      	lsrs	r3, r3, #8
 800296a:	b2db      	uxtb	r3, r3
 800296c:	4423      	add	r3, r4
 800296e:	b2dc      	uxtb	r4, r3
 8002970:	f002 fc66 	bl	8005240 <HAL_GetUIDw2>
 8002974:	4603      	mov	r3, r0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	4423      	add	r3, r4
 800297a:	b2db      	uxtb	r3, r3
 800297c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  gWIZNETINFO.mac[5] = ((HAL_GetUIDw2()>>24)&0xFF) + ((HAL_GetUIDw1()>>16)&0xFF) + ((HAL_GetUIDw0()>>8)&0xFF) + (HAL_GetUIDw1()&0xFF);
 8002980:	f002 fc5e 	bl	8005240 <HAL_GetUIDw2>
 8002984:	4603      	mov	r3, r0
 8002986:	0e1b      	lsrs	r3, r3, #24
 8002988:	b2dc      	uxtb	r4, r3
 800298a:	f002 fc4f 	bl	800522c <HAL_GetUIDw1>
 800298e:	4603      	mov	r3, r0
 8002990:	0c1b      	lsrs	r3, r3, #16
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4423      	add	r3, r4
 8002996:	b2dc      	uxtb	r4, r3
 8002998:	f002 fc3e 	bl	8005218 <HAL_GetUIDw0>
 800299c:	4603      	mov	r3, r0
 800299e:	0a1b      	lsrs	r3, r3, #8
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	4423      	add	r3, r4
 80029a4:	b2dc      	uxtb	r4, r3
 80029a6:	f002 fc41 	bl	800522c <HAL_GetUIDw1>
 80029aa:	4603      	mov	r3, r0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	4423      	add	r3, r4
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
  W5500Init();
 80029b6:	f7fd fed5 	bl	8000764 <W5500Init>
  HAL_Delay(2000);
 80029ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80029be:	f002 fc07 	bl	80051d0 <HAL_Delay>
  wizchip_setnetinfo(&gWIZNETINFO);
 80029c2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff f830 	bl	8001a2c <wizchip_setnetinfo>
  socket(SOCK_NUM, Sn_MR_TCP, port_client, SF_TCP_NODELAY);
 80029cc:	4b6f      	ldr	r3, [pc, #444]	@ (8002b8c <main+0x6c4>)
 80029ce:	881a      	ldrh	r2, [r3, #0]
 80029d0:	2320      	movs	r3, #32
 80029d2:	2101      	movs	r1, #1
 80029d4:	2000      	movs	r0, #0
 80029d6:	f7fd ff11 	bl	80007fc <socket>
  connect(SOCK_NUM, server_ip, port_server);
 80029da:	4b6d      	ldr	r3, [pc, #436]	@ (8002b90 <main+0x6c8>)
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	4966      	ldr	r1, [pc, #408]	@ (8002b7c <main+0x6b4>)
 80029e2:	2000      	movs	r0, #0
 80029e4:	f7fe f898 	bl	8000b18 <connect>
  if (getSn_SR(SOCK_NUM) == SOCK_ESTABLISHED)
 80029e8:	f44f 7042 	mov.w	r0, #776	@ 0x308
 80029ec:	f7fd fbb6 	bl	800015c <WIZCHIP_READ>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b17      	cmp	r3, #23
 80029f4:	d10f      	bne.n	8002a16 <main+0x54e>
  {
	  time_check = HAL_GetTick();
 80029f6:	f002 fbe1 	bl	80051bc <HAL_GetTick>
 80029fa:	4603      	mov	r3, r0
 80029fc:	4a65      	ldr	r2, [pc, #404]	@ (8002b94 <main+0x6cc>)
 80029fe:	6013      	str	r3, [r2, #0]
	  time_auto_reconnect = HAL_GetTick();
 8002a00:	f002 fbdc 	bl	80051bc <HAL_GetTick>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4a64      	ldr	r2, [pc, #400]	@ (8002b98 <main+0x6d0>)
 8002a08:	6013      	str	r3, [r2, #0]
	  HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_SET);
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002a10:	4862      	ldr	r0, [pc, #392]	@ (8002b9c <main+0x6d4>)
 8002a12:	f004 fa3c 	bl	8006e8e <HAL_GPIO_WritePin>
  }
  Set_speed_can(elevator_mode);
 8002a16:	4b62      	ldr	r3, [pc, #392]	@ (8002ba0 <main+0x6d8>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f001 fffe 	bl	8004a1c <Set_speed_can>
  HAL_TIM_Base_Start_IT(&htim2);
 8002a20:	4860      	ldr	r0, [pc, #384]	@ (8002ba4 <main+0x6dc>)
 8002a22:	f005 fcc7 	bl	80083b4 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  lenData = getSn_RX_RSR(SOCK_NUM);
 8002a26:	2000      	movs	r0, #0
 8002a28:	f7fd fd3b 	bl	80004a2 <getSn_RX_RSR>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	461a      	mov	r2, r3
 8002a30:	4b5d      	ldr	r3, [pc, #372]	@ (8002ba8 <main+0x6e0>)
 8002a32:	601a      	str	r2, [r3, #0]
	  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 8002a34:	2000      	movs	r0, #0
 8002a36:	f7fd fd34 	bl	80004a2 <getSn_RX_RSR>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ba8 <main+0x6e0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	f041 80a1 	bne.w	8003b8a <main+0x16c2>
	  {
		  if (lenData > 1024)
 8002a48:	4b57      	ldr	r3, [pc, #348]	@ (8002ba8 <main+0x6e0>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a50:	d901      	bls.n	8002a56 <main+0x58e>
		  {
			  HAL_NVIC_SystemReset();
 8002a52:	f003 fbce 	bl	80061f2 <HAL_NVIC_SystemReset>
		  }
		  if (lenData > 0)
 8002a56:	4b54      	ldr	r3, [pc, #336]	@ (8002ba8 <main+0x6e0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 8100 	beq.w	8002c60 <main+0x798>
		  {
			  recv(SOCK_NUM, buf, lenData);
 8002a60:	4b51      	ldr	r3, [pc, #324]	@ (8002ba8 <main+0x6e0>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	461a      	mov	r2, r3
 8002a68:	4950      	ldr	r1, [pc, #320]	@ (8002bac <main+0x6e4>)
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f7fe fab8 	bl	8000fe0 <recv>
			  switch (buf[0])
 8002a70:	4b4e      	ldr	r3, [pc, #312]	@ (8002bac <main+0x6e4>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	3b44      	subs	r3, #68	@ 0x44
 8002a76:	2b13      	cmp	r3, #19
 8002a78:	f200 80f2 	bhi.w	8002c60 <main+0x798>
 8002a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <main+0x5bc>)
 8002a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a82:	bf00      	nop
 8002a84:	08002b15 	.word	0x08002b15
 8002a88:	08002c61 	.word	0x08002c61
 8002a8c:	08002c61 	.word	0x08002c61
 8002a90:	08002c61 	.word	0x08002c61
 8002a94:	08002ad5 	.word	0x08002ad5
 8002a98:	08002c61 	.word	0x08002c61
 8002a9c:	08002c61 	.word	0x08002c61
 8002aa0:	08002c61 	.word	0x08002c61
 8002aa4:	08002c61 	.word	0x08002c61
 8002aa8:	08002c61 	.word	0x08002c61
 8002aac:	08002c61 	.word	0x08002c61
 8002ab0:	08002c61 	.word	0x08002c61
 8002ab4:	08002c61 	.word	0x08002c61
 8002ab8:	08002c61 	.word	0x08002c61
 8002abc:	08002beb 	.word	0x08002beb
 8002ac0:	08002b49 	.word	0x08002b49
 8002ac4:	08002c61 	.word	0x08002c61
 8002ac8:	08002c61 	.word	0x08002c61
 8002acc:	08002c61 	.word	0x08002c61
 8002ad0:	08002c2f 	.word	0x08002c2f
			  {
			  case 0x48:
				  connected = HAL_GetTick();
 8002ad4:	f002 fb72 	bl	80051bc <HAL_GetTick>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	4a35      	ldr	r2, [pc, #212]	@ (8002bb0 <main+0x6e8>)
 8002adc:	6013      	str	r3, [r2, #0]
				  time_now = mktime((buf[3]<<8) & buf[4], buf[2], buf[1], buf[5], buf[6]);
 8002ade:	4b33      	ldr	r3, [pc, #204]	@ (8002bac <main+0x6e4>)
 8002ae0:	78db      	ldrb	r3, [r3, #3]
 8002ae2:	b21b      	sxth	r3, r3
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	b21a      	sxth	r2, r3
 8002ae8:	4b30      	ldr	r3, [pc, #192]	@ (8002bac <main+0x6e4>)
 8002aea:	791b      	ldrb	r3, [r3, #4]
 8002aec:	b21b      	sxth	r3, r3
 8002aee:	4013      	ands	r3, r2
 8002af0:	b21b      	sxth	r3, r3
 8002af2:	b298      	uxth	r0, r3
 8002af4:	4b2d      	ldr	r3, [pc, #180]	@ (8002bac <main+0x6e4>)
 8002af6:	7899      	ldrb	r1, [r3, #2]
 8002af8:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <main+0x6e4>)
 8002afa:	785a      	ldrb	r2, [r3, #1]
 8002afc:	4b2b      	ldr	r3, [pc, #172]	@ (8002bac <main+0x6e4>)
 8002afe:	795c      	ldrb	r4, [r3, #5]
 8002b00:	4b2a      	ldr	r3, [pc, #168]	@ (8002bac <main+0x6e4>)
 8002b02:	799b      	ldrb	r3, [r3, #6]
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	4623      	mov	r3, r4
 8002b08:	f002 f820 	bl	8004b4c <mktime>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	4a29      	ldr	r2, [pc, #164]	@ (8002bb4 <main+0x6ec>)
 8002b10:	6013      	str	r3, [r2, #0]
				  break;
 8002b12:	e0a5      	b.n	8002c60 <main+0x798>
			  case 0x44://data: D
				  Ethernet_received = true;
 8002b14:	4b28      	ldr	r3, [pc, #160]	@ (8002bb8 <main+0x6f0>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	701a      	strb	r2, [r3, #0]
				  for (uint8_t i =0; i<9; i++)
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
 8002b20:	e00d      	b.n	8002b3e <main+0x676>
				  {
					  Ethernet_received_data[i] = buf[i+1];
 8002b22:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002b26:	1c5a      	adds	r2, r3, #1
 8002b28:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002b2c:	491f      	ldr	r1, [pc, #124]	@ (8002bac <main+0x6e4>)
 8002b2e:	5c89      	ldrb	r1, [r1, r2]
 8002b30:	4a22      	ldr	r2, [pc, #136]	@ (8002bbc <main+0x6f4>)
 8002b32:	54d1      	strb	r1, [r2, r3]
				  for (uint8_t i =0; i<9; i++)
 8002b34:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
 8002b3e:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d9ed      	bls.n	8002b22 <main+0x65a>
				  }
				  break;
 8002b46:	e08b      	b.n	8002c60 <main+0x798>
			  case 0x53://setting: S
				  Ethernet_setting = true;
 8002b48:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc0 <main+0x6f8>)
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	701a      	strb	r2, [r3, #0]
				  for (uint8_t i =0; i<23; i++)
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
 8002b54:	e044      	b.n	8002be0 <main+0x718>
 8002b56:	bf00      	nop
 8002b58:	2000089c 	.word	0x2000089c
 8002b5c:	20000717 	.word	0x20000717
 8002b60:	20000714 	.word	0x20000714
 8002b64:	20000715 	.word	0x20000715
 8002b68:	20000716 	.word	0x20000716
 8002b6c:	08009c50 	.word	0x08009c50
 8002b70:	08009c54 	.word	0x08009c54
 8002b74:	08009c58 	.word	0x08009c58
 8002b78:	20000718 	.word	0x20000718
 8002b7c:	20000704 	.word	0x20000704
 8002b80:	20000719 	.word	0x20000719
 8002b84:	2000071a 	.word	0x2000071a
 8002b88:	2000071b 	.word	0x2000071b
 8002b8c:	2000077c 	.word	0x2000077c
 8002b90:	2000077a 	.word	0x2000077a
 8002b94:	200008a8 	.word	0x200008a8
 8002b98:	200008ac 	.word	0x200008ac
 8002b9c:	40011000 	.word	0x40011000
 8002ba0:	2000073a 	.word	0x2000073a
 8002ba4:	20000180 	.word	0x20000180
 8002ba8:	20000898 	.word	0x20000898
 8002bac:	20000304 	.word	0x20000304
 8002bb0:	20000890 	.word	0x20000890
 8002bb4:	200008cc 	.word	0x200008cc
 8002bb8:	2000091d 	.word	0x2000091d
 8002bbc:	20000748 	.word	0x20000748
 8002bc0:	2000091e 	.word	0x2000091e
				  {
					  Ethernet_setting_data[i] = buf[i+1];
 8002bc4:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002bc8:	1c5a      	adds	r2, r3, #1
 8002bca:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002bce:	497b      	ldr	r1, [pc, #492]	@ (8002dbc <main+0x8f4>)
 8002bd0:	5c89      	ldrb	r1, [r1, r2]
 8002bd2:	4a7b      	ldr	r2, [pc, #492]	@ (8002dc0 <main+0x8f8>)
 8002bd4:	54d1      	strb	r1, [r2, r3]
				  for (uint8_t i =0; i<23; i++)
 8002bd6:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002bda:	3301      	adds	r3, #1
 8002bdc:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
 8002be0:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002be4:	2b16      	cmp	r3, #22
 8002be6:	d9ed      	bls.n	8002bc4 <main+0x6fc>
				  }
				  break;
 8002be8:	e03a      	b.n	8002c60 <main+0x798>
			  case 0x52:// reset board R: 0; read data: 1
				  if (buf[1] == 2)
 8002bea:	4b74      	ldr	r3, [pc, #464]	@ (8002dbc <main+0x8f4>)
 8002bec:	785b      	ldrb	r3, [r3, #1]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d108      	bne.n	8002c04 <main+0x73c>
				  {
					  send_card_to_pc = true;
 8002bf2:	4b74      	ldr	r3, [pc, #464]	@ (8002dc4 <main+0x8fc>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002bf8:	f002 fae0 	bl	80051bc <HAL_GetTick>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	4a72      	ldr	r2, [pc, #456]	@ (8002dc8 <main+0x900>)
 8002c00:	6013      	str	r3, [r2, #0]
				  } else
				  {
					  Ethernet_read_and_reset = true;
					  Ethernet_read_and_reset_data = buf[1];
				  }
				  break;
 8002c02:	e02d      	b.n	8002c60 <main+0x798>
				  } else if (buf[1] == 3)
 8002c04:	4b6d      	ldr	r3, [pc, #436]	@ (8002dbc <main+0x8f4>)
 8002c06:	785b      	ldrb	r3, [r3, #1]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d108      	bne.n	8002c1e <main+0x756>
					  send_card_done = true;
 8002c0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002dcc <main+0x904>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002c12:	f002 fad3 	bl	80051bc <HAL_GetTick>
 8002c16:	4603      	mov	r3, r0
 8002c18:	4a6b      	ldr	r2, [pc, #428]	@ (8002dc8 <main+0x900>)
 8002c1a:	6013      	str	r3, [r2, #0]
				  break;
 8002c1c:	e020      	b.n	8002c60 <main+0x798>
					  Ethernet_read_and_reset = true;
 8002c1e:	4b6c      	ldr	r3, [pc, #432]	@ (8002dd0 <main+0x908>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	701a      	strb	r2, [r3, #0]
					  Ethernet_read_and_reset_data = buf[1];
 8002c24:	4b65      	ldr	r3, [pc, #404]	@ (8002dbc <main+0x8f4>)
 8002c26:	785a      	ldrb	r2, [r3, #1]
 8002c28:	4b6a      	ldr	r3, [pc, #424]	@ (8002dd4 <main+0x90c>)
 8002c2a:	701a      	strb	r2, [r3, #0]
				  break;
 8002c2c:	e018      	b.n	8002c60 <main+0x798>
			  case 0x57: // W
				  switch (buf[1])
 8002c2e:	4b63      	ldr	r3, [pc, #396]	@ (8002dbc <main+0x8f4>)
 8002c30:	785b      	ldrb	r3, [r3, #1]
 8002c32:	2b41      	cmp	r3, #65	@ 0x41
 8002c34:	d00a      	beq.n	8002c4c <main+0x784>
 8002c36:	2b45      	cmp	r3, #69	@ 0x45
 8002c38:	d111      	bne.n	8002c5e <main+0x796>
				  {
				  case 0x45:// E: errase
					  write_mode = true;
 8002c3a:	4b67      	ldr	r3, [pc, #412]	@ (8002dd8 <main+0x910>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002c40:	f002 fabc 	bl	80051bc <HAL_GetTick>
 8002c44:	4603      	mov	r3, r0
 8002c46:	4a60      	ldr	r2, [pc, #384]	@ (8002dc8 <main+0x900>)
 8002c48:	6013      	str	r3, [r2, #0]
					  break;
 8002c4a:	e008      	b.n	8002c5e <main+0x796>
				  case 0x41:// A: add card
					  write_mode_somecard = true;
 8002c4c:	4b63      	ldr	r3, [pc, #396]	@ (8002ddc <main+0x914>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	701a      	strb	r2, [r3, #0]
					  time_break = HAL_GetTick();
 8002c52:	f002 fab3 	bl	80051bc <HAL_GetTick>
 8002c56:	4603      	mov	r3, r0
 8002c58:	4a5b      	ldr	r2, [pc, #364]	@ (8002dc8 <main+0x900>)
 8002c5a:	6013      	str	r3, [r2, #0]
					  break;
 8002c5c:	bf00      	nop
				  }
				  break;
 8002c5e:	bf00      	nop
	  } else
	  {
		  continue;
	  }

	  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 8002c60:	485f      	ldr	r0, [pc, #380]	@ (8002de0 <main+0x918>)
 8002c62:	f002 fe12 	bl	800588a <HAL_CAN_GetTxMailboxesFreeLevel>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10a      	bne.n	8002c82 <main+0x7ba>
	  {
		  if (HAL_CAN_AbortTxRequest(&hcan, TxMailbox) != HAL_OK)
 8002c6c:	4b5d      	ldr	r3, [pc, #372]	@ (8002de4 <main+0x91c>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4619      	mov	r1, r3
 8002c72:	485b      	ldr	r0, [pc, #364]	@ (8002de0 <main+0x918>)
 8002c74:	f002 fdc5 	bl	8005802 <HAL_CAN_AbortTxRequest>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <main+0x7ba>
		  {
			HAL_NVIC_SystemReset();
 8002c7e:	f003 fab8 	bl	80061f2 <HAL_NVIC_SystemReset>
//		  Ethernet_connected = false;// false
//	  } else
//	  {
//		  Ethernet_connected = true;
//	  }
	  if (keepalive == SOCK_ESTABLISHED && (abs(HAL_GetTick() - connected) < Timeout_heartbit))
 8002c82:	4b59      	ldr	r3, [pc, #356]	@ (8002de8 <main+0x920>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b17      	cmp	r3, #23
 8002c88:	d110      	bne.n	8002cac <main+0x7e4>
 8002c8a:	f002 fa97 	bl	80051bc <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	4b56      	ldr	r3, [pc, #344]	@ (8002dec <main+0x924>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	bfb8      	it	lt
 8002c9a:	425b      	neglt	r3, r3
 8002c9c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	dc03      	bgt.n	8002cac <main+0x7e4>
	  {
		  Ethernet_connected = true;
 8002ca4:	4b52      	ldr	r3, [pc, #328]	@ (8002df0 <main+0x928>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	701a      	strb	r2, [r3, #0]
 8002caa:	e002      	b.n	8002cb2 <main+0x7ea>
	  } else
	  {
		  Ethernet_connected = false;// false
 8002cac:	4b50      	ldr	r3, [pc, #320]	@ (8002df0 <main+0x928>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
	  }
	  // check connection REB
	  if (abs(HAL_GetTick() - heardbit_REB) > Timeout_heartbit)
 8002cb2:	f002 fa83 	bl	80051bc <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	4b4e      	ldr	r3, [pc, #312]	@ (8002df4 <main+0x92c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	bfb8      	it	lt
 8002cc2:	425b      	neglt	r3, r3
 8002cc4:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	dd03      	ble.n	8002cd4 <main+0x80c>
	  {
		  REB_connected = false;// false
 8002ccc:	4b4a      	ldr	r3, [pc, #296]	@ (8002df8 <main+0x930>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
 8002cd2:	e002      	b.n	8002cda <main+0x812>
	  } else
	  {
		  REB_connected = true;
 8002cd4:	4b48      	ldr	r3, [pc, #288]	@ (8002df8 <main+0x930>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
//	  {
//		  send_uart_to_REB = false;
//		  sendData_uart("I", send_uart);
//	  }
	  //// received data from Ethernet
	  if (Ethernet_received)// 0x44
 8002cda:	4b48      	ldr	r3, [pc, #288]	@ (8002dfc <main+0x934>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d01c      	beq.n	8002d1c <main+0x854>
	  {
		  Ethernet_received = false;
 8002ce2:	4b46      	ldr	r3, [pc, #280]	@ (8002dfc <main+0x934>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_received_data[0])
 8002ce8:	4b45      	ldr	r3, [pc, #276]	@ (8002e00 <main+0x938>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <main+0x82e>
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d007      	beq.n	8002d04 <main+0x83c>
 8002cf4:	e012      	b.n	8002d1c <main+0x854>
		  {
		  case 0:
//			  sendData_uart("I", 0);
			  send_uart = 0;
 8002cf6:	4b43      	ldr	r3, [pc, #268]	@ (8002e04 <main+0x93c>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	701a      	strb	r2, [r3, #0]
			  send_uart_to_REB = true;
 8002cfc:	4b42      	ldr	r3, [pc, #264]	@ (8002e08 <main+0x940>)
 8002cfe:	2201      	movs	r2, #1
 8002d00:	701a      	strb	r2, [r3, #0]
//				time_send_uart = HAL_GetTick();
			  break;
 8002d02:	e00b      	b.n	8002d1c <main+0x854>
		  case 1: // data ok
			  new_card_update(&Ethernet_received_data[1], x, x_timer);//buf[2]
 8002d04:	4a41      	ldr	r2, [pc, #260]	@ (8002e0c <main+0x944>)
 8002d06:	4942      	ldr	r1, [pc, #264]	@ (8002e10 <main+0x948>)
 8002d08:	4842      	ldr	r0, [pc, #264]	@ (8002e14 <main+0x94c>)
 8002d0a:	f001 fccb 	bl	80046a4 <new_card_update>
//			  sendData_uart("I", 1);
			  send_uart = 1;
 8002d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002e04 <main+0x93c>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
			  send_uart_to_REB = true;
 8002d14:	4b3c      	ldr	r3, [pc, #240]	@ (8002e08 <main+0x940>)
 8002d16:	2201      	movs	r2, #1
 8002d18:	701a      	strb	r2, [r3, #0]
//				time_send_uart = HAL_GetTick();
			  break;
 8002d1a:	bf00      	nop
		  }
	  }

	  // Nu khng nhn c Data t server sau khi gi m th, th x l offline

	  if ((isSendDataEth == true) && ((HAL_GetTick() - timeSendDataEth) > 500))
 8002d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e18 <main+0x950>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d03a      	beq.n	8002d9a <main+0x8d2>
 8002d24:	f002 fa4a 	bl	80051bc <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e1c <main+0x954>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002d34:	d931      	bls.n	8002d9a <main+0x8d2>
	  {
		  isSendDataEth = false;
 8002d36:	4b38      	ldr	r3, [pc, #224]	@ (8002e18 <main+0x950>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	701a      	strb	r2, [r3, #0]
		  compare_user = binary_search(number_card, wcode);
 8002d3c:	4b38      	ldr	r3, [pc, #224]	@ (8002e20 <main+0x958>)
 8002d3e:	6819      	ldr	r1, [r3, #0]
 8002d40:	4b38      	ldr	r3, [pc, #224]	@ (8002e24 <main+0x95c>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4c38      	ldr	r4, [pc, #224]	@ (8002e28 <main+0x960>)
 8002d46:	463b      	mov	r3, r7
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f001 fc53 	bl	80045f4 <binary_search>
 8002d4e:	4625      	mov	r5, r4
 8002d50:	463c      	mov	r4, r7
 8002d52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002d5a:	e885 0003 	stmia.w	r5, {r0, r1}
		  if (compare_user.STT)
 8002d5e:	4b32      	ldr	r3, [pc, #200]	@ (8002e28 <main+0x960>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d015      	beq.n	8002d92 <main+0x8ca>
		  {
			  if ((compare_user.time_up < time_now) && (compare_user.time_dow > time_now))
 8002d66:	4b30      	ldr	r3, [pc, #192]	@ (8002e28 <main+0x960>)
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	4b30      	ldr	r3, [pc, #192]	@ (8002e2c <main+0x964>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d213      	bcs.n	8002d9a <main+0x8d2>
 8002d72:	4b2d      	ldr	r3, [pc, #180]	@ (8002e28 <main+0x960>)
 8002d74:	695a      	ldr	r2, [r3, #20]
 8002d76:	4b2d      	ldr	r3, [pc, #180]	@ (8002e2c <main+0x964>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d90d      	bls.n	8002d9a <main+0x8d2>
			  {
				  new_card_update(compare_user.permis, x, x_timer);
 8002d7e:	4a23      	ldr	r2, [pc, #140]	@ (8002e0c <main+0x944>)
 8002d80:	4923      	ldr	r1, [pc, #140]	@ (8002e10 <main+0x948>)
 8002d82:	482b      	ldr	r0, [pc, #172]	@ (8002e30 <main+0x968>)
 8002d84:	f001 fc8e 	bl	80046a4 <new_card_update>
				  sendData_uart("I", 1);
 8002d88:	2101      	movs	r1, #1
 8002d8a:	482a      	ldr	r0, [pc, #168]	@ (8002e34 <main+0x96c>)
 8002d8c:	f001 faae 	bl	80042ec <sendData_uart>
 8002d90:	e003      	b.n	8002d9a <main+0x8d2>
			  }
		  } else
		  {
			  sendData_uart("I", 0);
 8002d92:	2100      	movs	r1, #0
 8002d94:	4827      	ldr	r0, [pc, #156]	@ (8002e34 <main+0x96c>)
 8002d96:	f001 faa9 	bl	80042ec <sendData_uart>
		  }
	  }
	  //// setting from PC Ethernet
	  if (Ethernet_setting) // 0x53
 8002d9a:	4b27      	ldr	r3, [pc, #156]	@ (8002e38 <main+0x970>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80cd 	beq.w	8002f3e <main+0xa76>
	  {
		  Ethernet_setting = false;
 8002da4:	4b24      	ldr	r3, [pc, #144]	@ (8002e38 <main+0x970>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_setting_data[0])
 8002daa:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <main+0x8f8>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d044      	beq.n	8002e3c <main+0x974>
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	f000 80b9 	beq.w	8002f2a <main+0xa62>
 8002db8:	e0c1      	b.n	8002f3e <main+0xa76>
 8002dba:	bf00      	nop
 8002dbc:	20000304 	.word	0x20000304
 8002dc0:	20000754 	.word	0x20000754
 8002dc4:	2000091b 	.word	0x2000091b
 8002dc8:	20000894 	.word	0x20000894
 8002dcc:	2000091c 	.word	0x2000091c
 8002dd0:	20000920 	.word	0x20000920
 8002dd4:	2000076d 	.word	0x2000076d
 8002dd8:	20000917 	.word	0x20000917
 8002ddc:	20000916 	.word	0x20000916
 8002de0:	2000009c 	.word	0x2000009c
 8002de4:	20000788 	.word	0x20000788
 8002de8:	20000744 	.word	0x20000744
 8002dec:	20000890 	.word	0x20000890
 8002df0:	20000914 	.word	0x20000914
 8002df4:	200008b0 	.word	0x200008b0
 8002df8:	20000036 	.word	0x20000036
 8002dfc:	2000091d 	.word	0x2000091d
 8002e00:	20000748 	.word	0x20000748
 8002e04:	20000778 	.word	0x20000778
 8002e08:	20000923 	.word	0x20000923
 8002e0c:	2000078c 	.word	0x2000078c
 8002e10:	200008d4 	.word	0x200008d4
 8002e14:	20000749 	.word	0x20000749
 8002e18:	20000915 	.word	0x20000915
 8002e1c:	200008b4 	.word	0x200008b4
 8002e20:	2000088c 	.word	0x2000088c
 8002e24:	20000784 	.word	0x20000784
 8002e28:	20000958 	.word	0x20000958
 8002e2c:	200008cc 	.word	0x200008cc
 8002e30:	20000960 	.word	0x20000960
 8002e34:	08009c04 	.word	0x08009c04
 8002e38:	2000091e 	.word	0x2000091e
		  {
		  case 0:// setting board
			  ip1 = Ethernet_setting_data[1];
 8002e3c:	4b8a      	ldr	r3, [pc, #552]	@ (8003068 <main+0xba0>)
 8002e3e:	785a      	ldrb	r2, [r3, #1]
 8002e40:	4b8a      	ldr	r3, [pc, #552]	@ (800306c <main+0xba4>)
 8002e42:	701a      	strb	r2, [r3, #0]
			  ip2 = Ethernet_setting_data[2];
 8002e44:	4b88      	ldr	r3, [pc, #544]	@ (8003068 <main+0xba0>)
 8002e46:	789a      	ldrb	r2, [r3, #2]
 8002e48:	4b89      	ldr	r3, [pc, #548]	@ (8003070 <main+0xba8>)
 8002e4a:	701a      	strb	r2, [r3, #0]
			  ip3 = Ethernet_setting_data[3];
 8002e4c:	4b86      	ldr	r3, [pc, #536]	@ (8003068 <main+0xba0>)
 8002e4e:	78da      	ldrb	r2, [r3, #3]
 8002e50:	4b88      	ldr	r3, [pc, #544]	@ (8003074 <main+0xbac>)
 8002e52:	701a      	strb	r2, [r3, #0]
			  ip4 = Ethernet_setting_data[4];
 8002e54:	4b84      	ldr	r3, [pc, #528]	@ (8003068 <main+0xba0>)
 8002e56:	791a      	ldrb	r2, [r3, #4]
 8002e58:	4b87      	ldr	r3, [pc, #540]	@ (8003078 <main+0xbb0>)
 8002e5a:	701a      	strb	r2, [r3, #0]
			  port_client = Ethernet_setting_data[5]<<8|Ethernet_setting_data[6];
 8002e5c:	4b82      	ldr	r3, [pc, #520]	@ (8003068 <main+0xba0>)
 8002e5e:	795b      	ldrb	r3, [r3, #5]
 8002e60:	b21b      	sxth	r3, r3
 8002e62:	021b      	lsls	r3, r3, #8
 8002e64:	b21a      	sxth	r2, r3
 8002e66:	4b80      	ldr	r3, [pc, #512]	@ (8003068 <main+0xba0>)
 8002e68:	799b      	ldrb	r3, [r3, #6]
 8002e6a:	b21b      	sxth	r3, r3
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	b21b      	sxth	r3, r3
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	4b82      	ldr	r3, [pc, #520]	@ (800307c <main+0xbb4>)
 8002e74:	801a      	strh	r2, [r3, #0]
			  ip_server1 = Ethernet_setting_data[7];
 8002e76:	4b7c      	ldr	r3, [pc, #496]	@ (8003068 <main+0xba0>)
 8002e78:	79da      	ldrb	r2, [r3, #7]
 8002e7a:	4b81      	ldr	r3, [pc, #516]	@ (8003080 <main+0xbb8>)
 8002e7c:	701a      	strb	r2, [r3, #0]
			  ip_server2 = Ethernet_setting_data[8];
 8002e7e:	4b7a      	ldr	r3, [pc, #488]	@ (8003068 <main+0xba0>)
 8002e80:	7a1a      	ldrb	r2, [r3, #8]
 8002e82:	4b80      	ldr	r3, [pc, #512]	@ (8003084 <main+0xbbc>)
 8002e84:	701a      	strb	r2, [r3, #0]
			  ip_server3 = Ethernet_setting_data[9];
 8002e86:	4b78      	ldr	r3, [pc, #480]	@ (8003068 <main+0xba0>)
 8002e88:	7a5a      	ldrb	r2, [r3, #9]
 8002e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8003088 <main+0xbc0>)
 8002e8c:	701a      	strb	r2, [r3, #0]
			  ip_server4 = Ethernet_setting_data[10];
 8002e8e:	4b76      	ldr	r3, [pc, #472]	@ (8003068 <main+0xba0>)
 8002e90:	7a9a      	ldrb	r2, [r3, #10]
 8002e92:	4b7e      	ldr	r3, [pc, #504]	@ (800308c <main+0xbc4>)
 8002e94:	701a      	strb	r2, [r3, #0]
			  port_server = Ethernet_setting_data[11]<<8|Ethernet_setting_data[12];
 8002e96:	4b74      	ldr	r3, [pc, #464]	@ (8003068 <main+0xba0>)
 8002e98:	7adb      	ldrb	r3, [r3, #11]
 8002e9a:	b21b      	sxth	r3, r3
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	b21a      	sxth	r2, r3
 8002ea0:	4b71      	ldr	r3, [pc, #452]	@ (8003068 <main+0xba0>)
 8002ea2:	7b1b      	ldrb	r3, [r3, #12]
 8002ea4:	b21b      	sxth	r3, r3
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	b21b      	sxth	r3, r3
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	4b78      	ldr	r3, [pc, #480]	@ (8003090 <main+0xbc8>)
 8002eae:	801a      	strh	r2, [r3, #0]
			  time_delay = Ethernet_setting_data[13];
 8002eb0:	4b6d      	ldr	r3, [pc, #436]	@ (8003068 <main+0xba0>)
 8002eb2:	7b5a      	ldrb	r2, [r3, #13]
 8002eb4:	4b77      	ldr	r3, [pc, #476]	@ (8003094 <main+0xbcc>)
 8002eb6:	701a      	strb	r2, [r3, #0]
			  elevator_mode = Ethernet_setting_data[14];
 8002eb8:	4b6b      	ldr	r3, [pc, #428]	@ (8003068 <main+0xba0>)
 8002eba:	7b9a      	ldrb	r2, [r3, #14]
 8002ebc:	4b76      	ldr	r3, [pc, #472]	@ (8003098 <main+0xbd0>)
 8002ebe:	701a      	strb	r2, [r3, #0]
			  lock_default_1 = Ethernet_setting_data[15]|(Ethernet_setting_data[16]<<8)|(Ethernet_setting_data[17]<<16)|(Ethernet_setting_data[18]<<24);
 8002ec0:	4b69      	ldr	r3, [pc, #420]	@ (8003068 <main+0xba0>)
 8002ec2:	7bdb      	ldrb	r3, [r3, #15]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b68      	ldr	r3, [pc, #416]	@ (8003068 <main+0xba0>)
 8002ec8:	7c1b      	ldrb	r3, [r3, #16]
 8002eca:	021b      	lsls	r3, r3, #8
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	4b66      	ldr	r3, [pc, #408]	@ (8003068 <main+0xba0>)
 8002ed0:	7c5b      	ldrb	r3, [r3, #17]
 8002ed2:	041b      	lsls	r3, r3, #16
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	4b64      	ldr	r3, [pc, #400]	@ (8003068 <main+0xba0>)
 8002ed8:	7c9b      	ldrb	r3, [r3, #18]
 8002eda:	061b      	lsls	r3, r3, #24
 8002edc:	4313      	orrs	r3, r2
 8002ede:	461a      	mov	r2, r3
 8002ee0:	4b6e      	ldr	r3, [pc, #440]	@ (800309c <main+0xbd4>)
 8002ee2:	601a      	str	r2, [r3, #0]
			  lock_default_2 = Ethernet_setting_data[19]|(Ethernet_setting_data[20]<<8)|(Ethernet_setting_data[21]<<16)|(Ethernet_setting_data[22]<<24);
 8002ee4:	4b60      	ldr	r3, [pc, #384]	@ (8003068 <main+0xba0>)
 8002ee6:	7cdb      	ldrb	r3, [r3, #19]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4b5f      	ldr	r3, [pc, #380]	@ (8003068 <main+0xba0>)
 8002eec:	7d1b      	ldrb	r3, [r3, #20]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	4b5d      	ldr	r3, [pc, #372]	@ (8003068 <main+0xba0>)
 8002ef4:	7d5b      	ldrb	r3, [r3, #21]
 8002ef6:	041b      	lsls	r3, r3, #16
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	4b5b      	ldr	r3, [pc, #364]	@ (8003068 <main+0xba0>)
 8002efc:	7d9b      	ldrb	r3, [r3, #22]
 8002efe:	061b      	lsls	r3, r3, #24
 8002f00:	4313      	orrs	r3, r2
 8002f02:	461a      	mov	r2, r3
 8002f04:	4b66      	ldr	r3, [pc, #408]	@ (80030a0 <main+0xbd8>)
 8002f06:	601a      	str	r2, [r3, #0]
			  save_data();
 8002f08:	f001 fa80 	bl	800440c <save_data>
			  if (send_uart_to_PC)
 8002f0c:	4b65      	ldr	r3, [pc, #404]	@ (80030a4 <main+0xbdc>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <main+0xa54>
			  {
				  sendString_uart("SOK");
 8002f14:	4864      	ldr	r0, [pc, #400]	@ (80030a8 <main+0xbe0>)
 8002f16:	f001 fa11 	bl	800433c <sendString_uart>
 8002f1a:	e003      	b.n	8002f24 <main+0xa5c>
			  } else
			  {
				  sendString("S", "OK");
 8002f1c:	4963      	ldr	r1, [pc, #396]	@ (80030ac <main+0xbe4>)
 8002f1e:	4864      	ldr	r0, [pc, #400]	@ (80030b0 <main+0xbe8>)
 8002f20:	f001 f952 	bl	80041c8 <sendString>
			  }
			  HAL_NVIC_SystemReset();
 8002f24:	f003 f965 	bl	80061f2 <HAL_NVIC_SystemReset>
			  break;
 8002f28:	e009      	b.n	8002f3e <main+0xa76>
		  case 1:// bypass mode
			  bypass_from_Eth = Ethernet_setting_data[1];
 8002f2a:	4b4f      	ldr	r3, [pc, #316]	@ (8003068 <main+0xba0>)
 8002f2c:	785b      	ldrb	r3, [r3, #1]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	4b5e      	ldr	r3, [pc, #376]	@ (80030b4 <main+0xbec>)
 8002f3a:	701a      	strb	r2, [r3, #0]
			  break;
 8002f3c:	bf00      	nop
		  }
	  }
	  /// reset or conmand read data from PC
	  if (Ethernet_read_and_reset)// 0x52
 8002f3e:	4b5e      	ldr	r3, [pc, #376]	@ (80030b8 <main+0xbf0>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 80c7 	beq.w	80030d6 <main+0xc0e>
	  {
		  Ethernet_read_and_reset = false;
 8002f48:	4b5b      	ldr	r3, [pc, #364]	@ (80030b8 <main+0xbf0>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
		  switch (Ethernet_read_and_reset_data)
 8002f4e:	4b5b      	ldr	r3, [pc, #364]	@ (80030bc <main+0xbf4>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d002      	beq.n	8002f5c <main+0xa94>
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d003      	beq.n	8002f62 <main+0xa9a>
 8002f5a:	e0bc      	b.n	80030d6 <main+0xc0e>
		  {
		  case 0:
			  HAL_NVIC_SystemReset();
 8002f5c:	f003 f949 	bl	80061f2 <HAL_NVIC_SystemReset>
			  break;
 8002f60:	e0b9      	b.n	80030d6 <main+0xc0e>
		  case 1:
			  data_info[0] = ip1;
 8002f62:	4b42      	ldr	r3, [pc, #264]	@ (800306c <main+0xba4>)
 8002f64:	781a      	ldrb	r2, [r3, #0]
 8002f66:	4b56      	ldr	r3, [pc, #344]	@ (80030c0 <main+0xbf8>)
 8002f68:	701a      	strb	r2, [r3, #0]
			  data_info[1] = ip2;
 8002f6a:	4b41      	ldr	r3, [pc, #260]	@ (8003070 <main+0xba8>)
 8002f6c:	781a      	ldrb	r2, [r3, #0]
 8002f6e:	4b54      	ldr	r3, [pc, #336]	@ (80030c0 <main+0xbf8>)
 8002f70:	705a      	strb	r2, [r3, #1]
			  data_info[2] = ip3;
 8002f72:	4b40      	ldr	r3, [pc, #256]	@ (8003074 <main+0xbac>)
 8002f74:	781a      	ldrb	r2, [r3, #0]
 8002f76:	4b52      	ldr	r3, [pc, #328]	@ (80030c0 <main+0xbf8>)
 8002f78:	709a      	strb	r2, [r3, #2]
			  data_info[3] = ip4;
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <main+0xbb0>)
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	4b50      	ldr	r3, [pc, #320]	@ (80030c0 <main+0xbf8>)
 8002f80:	70da      	strb	r2, [r3, #3]
			  data_info[4] = port_client>>8;
 8002f82:	4b3e      	ldr	r3, [pc, #248]	@ (800307c <main+0xbb4>)
 8002f84:	881b      	ldrh	r3, [r3, #0]
 8002f86:	0a1b      	lsrs	r3, r3, #8
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	4b4c      	ldr	r3, [pc, #304]	@ (80030c0 <main+0xbf8>)
 8002f8e:	711a      	strb	r2, [r3, #4]
			  data_info[5] = port_client & 0xFF;
 8002f90:	4b3a      	ldr	r3, [pc, #232]	@ (800307c <main+0xbb4>)
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	4b4a      	ldr	r3, [pc, #296]	@ (80030c0 <main+0xbf8>)
 8002f98:	715a      	strb	r2, [r3, #5]
			  data_info[6] = ip_server1;
 8002f9a:	4b39      	ldr	r3, [pc, #228]	@ (8003080 <main+0xbb8>)
 8002f9c:	781a      	ldrb	r2, [r3, #0]
 8002f9e:	4b48      	ldr	r3, [pc, #288]	@ (80030c0 <main+0xbf8>)
 8002fa0:	719a      	strb	r2, [r3, #6]
			  data_info[7] = ip_server2;
 8002fa2:	4b38      	ldr	r3, [pc, #224]	@ (8003084 <main+0xbbc>)
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	4b46      	ldr	r3, [pc, #280]	@ (80030c0 <main+0xbf8>)
 8002fa8:	71da      	strb	r2, [r3, #7]
			  data_info[8] = ip_server3;
 8002faa:	4b37      	ldr	r3, [pc, #220]	@ (8003088 <main+0xbc0>)
 8002fac:	781a      	ldrb	r2, [r3, #0]
 8002fae:	4b44      	ldr	r3, [pc, #272]	@ (80030c0 <main+0xbf8>)
 8002fb0:	721a      	strb	r2, [r3, #8]
			  data_info[9] = ip_server4;
 8002fb2:	4b36      	ldr	r3, [pc, #216]	@ (800308c <main+0xbc4>)
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	4b42      	ldr	r3, [pc, #264]	@ (80030c0 <main+0xbf8>)
 8002fb8:	725a      	strb	r2, [r3, #9]
			  data_info[10] = port_server>>8;
 8002fba:	4b35      	ldr	r3, [pc, #212]	@ (8003090 <main+0xbc8>)
 8002fbc:	881b      	ldrh	r3, [r3, #0]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	4b3e      	ldr	r3, [pc, #248]	@ (80030c0 <main+0xbf8>)
 8002fc6:	729a      	strb	r2, [r3, #10]
			  data_info[11] = port_server & 0xFF;
 8002fc8:	4b31      	ldr	r3, [pc, #196]	@ (8003090 <main+0xbc8>)
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	4b3c      	ldr	r3, [pc, #240]	@ (80030c0 <main+0xbf8>)
 8002fd0:	72da      	strb	r2, [r3, #11]
			  data_info[12] = time_delay;
 8002fd2:	4b30      	ldr	r3, [pc, #192]	@ (8003094 <main+0xbcc>)
 8002fd4:	781a      	ldrb	r2, [r3, #0]
 8002fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80030c0 <main+0xbf8>)
 8002fd8:	731a      	strb	r2, [r3, #12]
			  data_info[13] = elevator_mode;
 8002fda:	4b2f      	ldr	r3, [pc, #188]	@ (8003098 <main+0xbd0>)
 8002fdc:	781a      	ldrb	r2, [r3, #0]
 8002fde:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <main+0xbf8>)
 8002fe0:	735a      	strb	r2, [r3, #13]
			  data_info[14] = number_card>>24&0xFF;
 8002fe2:	4b38      	ldr	r3, [pc, #224]	@ (80030c4 <main+0xbfc>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	0e1b      	lsrs	r3, r3, #24
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	4b35      	ldr	r3, [pc, #212]	@ (80030c0 <main+0xbf8>)
 8002fec:	739a      	strb	r2, [r3, #14]
			  data_info[15] = number_card>>16&0xFF;
 8002fee:	4b35      	ldr	r3, [pc, #212]	@ (80030c4 <main+0xbfc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	0c1b      	lsrs	r3, r3, #16
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	4b32      	ldr	r3, [pc, #200]	@ (80030c0 <main+0xbf8>)
 8002ff8:	73da      	strb	r2, [r3, #15]
			  data_info[16] = number_card>>8&0xFF;
 8002ffa:	4b32      	ldr	r3, [pc, #200]	@ (80030c4 <main+0xbfc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	0a1b      	lsrs	r3, r3, #8
 8003000:	b2da      	uxtb	r2, r3
 8003002:	4b2f      	ldr	r3, [pc, #188]	@ (80030c0 <main+0xbf8>)
 8003004:	741a      	strb	r2, [r3, #16]
			  data_info[17] = number_card&0xFF;
 8003006:	4b2f      	ldr	r3, [pc, #188]	@ (80030c4 <main+0xbfc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	b2da      	uxtb	r2, r3
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <main+0xbf8>)
 800300e:	745a      	strb	r2, [r3, #17]
			  data_info[18] = lock_default[0];
 8003010:	4b2d      	ldr	r3, [pc, #180]	@ (80030c8 <main+0xc00>)
 8003012:	781a      	ldrb	r2, [r3, #0]
 8003014:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <main+0xbf8>)
 8003016:	749a      	strb	r2, [r3, #18]
			  data_info[19] = lock_default[1];
 8003018:	4b2b      	ldr	r3, [pc, #172]	@ (80030c8 <main+0xc00>)
 800301a:	785a      	ldrb	r2, [r3, #1]
 800301c:	4b28      	ldr	r3, [pc, #160]	@ (80030c0 <main+0xbf8>)
 800301e:	74da      	strb	r2, [r3, #19]
			  data_info[20] = lock_default[2];
 8003020:	4b29      	ldr	r3, [pc, #164]	@ (80030c8 <main+0xc00>)
 8003022:	789a      	ldrb	r2, [r3, #2]
 8003024:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <main+0xbf8>)
 8003026:	751a      	strb	r2, [r3, #20]
			  data_info[21] = lock_default[3];
 8003028:	4b27      	ldr	r3, [pc, #156]	@ (80030c8 <main+0xc00>)
 800302a:	78da      	ldrb	r2, [r3, #3]
 800302c:	4b24      	ldr	r3, [pc, #144]	@ (80030c0 <main+0xbf8>)
 800302e:	755a      	strb	r2, [r3, #21]
			  data_info[22] = lock_default[4];
 8003030:	4b25      	ldr	r3, [pc, #148]	@ (80030c8 <main+0xc00>)
 8003032:	791a      	ldrb	r2, [r3, #4]
 8003034:	4b22      	ldr	r3, [pc, #136]	@ (80030c0 <main+0xbf8>)
 8003036:	759a      	strb	r2, [r3, #22]
			  data_info[23] = lock_default[5];
 8003038:	4b23      	ldr	r3, [pc, #140]	@ (80030c8 <main+0xc00>)
 800303a:	795a      	ldrb	r2, [r3, #5]
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <main+0xbf8>)
 800303e:	75da      	strb	r2, [r3, #23]
			  data_info[24] = lock_default[6];
 8003040:	4b21      	ldr	r3, [pc, #132]	@ (80030c8 <main+0xc00>)
 8003042:	799a      	ldrb	r2, [r3, #6]
 8003044:	4b1e      	ldr	r3, [pc, #120]	@ (80030c0 <main+0xbf8>)
 8003046:	761a      	strb	r2, [r3, #24]
			  data_info[25] = lock_default[7];
 8003048:	4b1f      	ldr	r3, [pc, #124]	@ (80030c8 <main+0xc00>)
 800304a:	79da      	ldrb	r2, [r3, #7]
 800304c:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <main+0xbf8>)
 800304e:	765a      	strb	r2, [r3, #25]
			  if (send_uart_to_PC)
 8003050:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <main+0xbdc>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d039      	beq.n	80030cc <main+0xc04>
			  {
				  sendString_info_uart(data_info);
 8003058:	4819      	ldr	r0, [pc, #100]	@ (80030c0 <main+0xbf8>)
 800305a:	f001 f99b 	bl	8004394 <sendString_info_uart>
				  send_uart_to_PC = false;
 800305e:	4b11      	ldr	r3, [pc, #68]	@ (80030a4 <main+0xbdc>)
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
			  } else
			  {
				  sendData_eth_info("R", data_info);
			  }
			  break;
 8003064:	e036      	b.n	80030d4 <main+0xc0c>
 8003066:	bf00      	nop
 8003068:	20000754 	.word	0x20000754
 800306c:	20000714 	.word	0x20000714
 8003070:	20000715 	.word	0x20000715
 8003074:	20000716 	.word	0x20000716
 8003078:	20000717 	.word	0x20000717
 800307c:	2000077c 	.word	0x2000077c
 8003080:	20000718 	.word	0x20000718
 8003084:	20000719 	.word	0x20000719
 8003088:	2000071a 	.word	0x2000071a
 800308c:	2000071b 	.word	0x2000071b
 8003090:	2000077a 	.word	0x2000077a
 8003094:	20000708 	.word	0x20000708
 8003098:	2000073a 	.word	0x2000073a
 800309c:	200008a0 	.word	0x200008a0
 80030a0:	200008a4 	.word	0x200008a4
 80030a4:	20000924 	.word	0x20000924
 80030a8:	08009c08 	.word	0x08009c08
 80030ac:	08009c0c 	.word	0x08009c0c
 80030b0:	08009c10 	.word	0x08009c10
 80030b4:	200008d1 	.word	0x200008d1
 80030b8:	20000920 	.word	0x20000920
 80030bc:	2000076d 	.word	0x2000076d
 80030c0:	2000071c 	.word	0x2000071c
 80030c4:	2000088c 	.word	0x2000088c
 80030c8:	2000070c 	.word	0x2000070c
				  sendData_eth_info("R", data_info);
 80030cc:	4961      	ldr	r1, [pc, #388]	@ (8003254 <main+0xd8c>)
 80030ce:	4862      	ldr	r0, [pc, #392]	@ (8003258 <main+0xd90>)
 80030d0:	f001 f89c 	bl	800420c <sendData_eth_info>
			  break;
 80030d4:	bf00      	nop
		  }
	  }
	  //// send data to PC, to keep alive connection
	  if (!add_card_uart && (abs(HAL_GetTick() - time_check) > 5000))
 80030d6:	4b61      	ldr	r3, [pc, #388]	@ (800325c <main+0xd94>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	f083 0301 	eor.w	r3, r3, #1
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80a4 	beq.w	800322e <main+0xd66>
 80030e6:	f002 f869 	bl	80051bc <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	4b5c      	ldr	r3, [pc, #368]	@ (8003260 <main+0xd98>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	bfb8      	it	lt
 80030f6:	425b      	neglt	r3, r3
 80030f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fc:	4293      	cmp	r3, r2
 80030fe:	f340 8096 	ble.w	800322e <main+0xd66>
	  {
		  time_check = HAL_GetTick();
 8003102:	f002 f85b 	bl	80051bc <HAL_GetTick>
 8003106:	4603      	mov	r3, r0
 8003108:	4a55      	ldr	r2, [pc, #340]	@ (8003260 <main+0xd98>)
 800310a:	6013      	str	r3, [r2, #0]
		  keepalive = reconect_eth(SOCK_NUM);
 800310c:	2000      	movs	r0, #0
 800310e:	f001 fc15 	bl	800493c <reconect_eth>
 8003112:	4603      	mov	r3, r0
 8003114:	461a      	mov	r2, r3
 8003116:	4b53      	ldr	r3, [pc, #332]	@ (8003264 <main+0xd9c>)
 8003118:	701a      	strb	r2, [r3, #0]
		  if (keepalive == SOCK_ESTABLISHED)
 800311a:	4b52      	ldr	r3, [pc, #328]	@ (8003264 <main+0xd9c>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b17      	cmp	r3, #23
 8003120:	f040 8085 	bne.w	800322e <main+0xd66>
		  {
			  if (unlock_fire)
 8003124:	4b50      	ldr	r3, [pc, #320]	@ (8003268 <main+0xda0>)
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <main+0xc6c>
			  {
				  c[1] = 0x46;//F
 800312c:	4b4f      	ldr	r3, [pc, #316]	@ (800326c <main+0xda4>)
 800312e:	2246      	movs	r2, #70	@ 0x46
 8003130:	705a      	strb	r2, [r3, #1]
 8003132:	e033      	b.n	800319c <main+0xcd4>
			  } else if (bypass_from_Eth)
 8003134:	4b4e      	ldr	r3, [pc, #312]	@ (8003270 <main+0xda8>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <main+0xc7c>
			  {
				  c[1] = 0x50;//P
 800313c:	4b4b      	ldr	r3, [pc, #300]	@ (800326c <main+0xda4>)
 800313e:	2250      	movs	r2, #80	@ 0x50
 8003140:	705a      	strb	r2, [r3, #1]
 8003142:	e02b      	b.n	800319c <main+0xcd4>
			  } else if (bypass_from_REB)
 8003144:	4b4b      	ldr	r3, [pc, #300]	@ (8003274 <main+0xdac>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <main+0xc8c>
			  {
				  c[1] = 0x45;//E
 800314c:	4b47      	ldr	r3, [pc, #284]	@ (800326c <main+0xda4>)
 800314e:	2245      	movs	r2, #69	@ 0x45
 8003150:	705a      	strb	r2, [r3, #1]
 8003152:	e023      	b.n	800319c <main+0xcd4>
			  } else if (!REB_connected)
 8003154:	4b48      	ldr	r3, [pc, #288]	@ (8003278 <main+0xdb0>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	f083 0301 	eor.w	r3, r3, #1
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <main+0xca2>
			  {
				  c[1] = 0x44;//D
 8003162:	4b42      	ldr	r3, [pc, #264]	@ (800326c <main+0xda4>)
 8003164:	2244      	movs	r2, #68	@ 0x44
 8003166:	705a      	strb	r2, [r3, #1]
 8003168:	e018      	b.n	800319c <main+0xcd4>
			  } else if (!HAL_GPIO_ReadPin(BYPASS_GPIO_Port, BYPASS_Pin))
 800316a:	2104      	movs	r1, #4
 800316c:	4843      	ldr	r0, [pc, #268]	@ (800327c <main+0xdb4>)
 800316e:	f003 fe77 	bl	8006e60 <HAL_GPIO_ReadPin>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d103      	bne.n	8003180 <main+0xcb8>
			  {
				  c[1] = 0x43;//C
 8003178:	4b3c      	ldr	r3, [pc, #240]	@ (800326c <main+0xda4>)
 800317a:	2243      	movs	r2, #67	@ 0x43
 800317c:	705a      	strb	r2, [r3, #1]
 800317e:	e00d      	b.n	800319c <main+0xcd4>
			  } else if (!Ethernet_connected)
 8003180:	4b3f      	ldr	r3, [pc, #252]	@ (8003280 <main+0xdb8>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	f083 0301 	eor.w	r3, r3, #1
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <main+0xcce>
			  {
				  c[1] = 0x4F;//o
 800318e:	4b37      	ldr	r3, [pc, #220]	@ (800326c <main+0xda4>)
 8003190:	224f      	movs	r2, #79	@ 0x4f
 8003192:	705a      	strb	r2, [r3, #1]
 8003194:	e002      	b.n	800319c <main+0xcd4>
			  } else
			  {
				  c[1] = 0x52;//r
 8003196:	4b35      	ldr	r3, [pc, #212]	@ (800326c <main+0xda4>)
 8003198:	2252      	movs	r2, #82	@ 0x52
 800319a:	705a      	strb	r2, [r3, #1]
			  }
			  send(SOCK_NUM, c, 2);
 800319c:	2202      	movs	r2, #2
 800319e:	4933      	ldr	r1, [pc, #204]	@ (800326c <main+0xda4>)
 80031a0:	2000      	movs	r0, #0
 80031a2:	f7fd fe25 	bl	8000df0 <send>
		  }
	  }

	  while (send_card_to_pc)
 80031a6:	e042      	b.n	800322e <main+0xd66>
	  {
		  if (number_card == 0)
 80031a8:	4b36      	ldr	r3, [pc, #216]	@ (8003284 <main+0xdbc>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d107      	bne.n	80031c0 <main+0xcf8>
		  {
//			  sendString("R", "EMPTY");
			  send_u8_eth("X", 0);
 80031b0:	2100      	movs	r1, #0
 80031b2:	4835      	ldr	r0, [pc, #212]	@ (8003288 <main+0xdc0>)
 80031b4:	f000 fff2 	bl	800419c <send_u8_eth>
			  send_card_to_pc = false;
 80031b8:	4b34      	ldr	r3, [pc, #208]	@ (800328c <main+0xdc4>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e036      	b.n	800322e <main+0xd66>
		  } else
		  {
			  for (uint32_t i=0; i< number_card; i++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80031c6:	e02c      	b.n	8003222 <main+0xd5a>
			  {
				  W25Q_FastRead_address(i*24, sizeof(user_info_t), (uint8_t *)&send_user);
 80031c8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80031cc:	4613      	mov	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	4413      	add	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003290 <main+0xdc8>)
 80031d6:	2118      	movs	r1, #24
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fe fd23 	bl	8001c24 <W25Q_FastRead_address>
				  sendData_eth_CardID ("X", send_user);
 80031de:	4b2c      	ldr	r3, [pc, #176]	@ (8003290 <main+0xdc8>)
 80031e0:	466c      	mov	r4, sp
 80031e2:	f103 020c 	add.w	r2, r3, #12
 80031e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80031e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80031ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ee:	4826      	ldr	r0, [pc, #152]	@ (8003288 <main+0xdc0>)
 80031f0:	f001 f838 	bl	8004264 <sendData_eth_CardID>
				  HAL_Delay(100);
 80031f4:	2064      	movs	r0, #100	@ 0x64
 80031f6:	f001 ffeb 	bl	80051d0 <HAL_Delay>
//					  {
//						  send_card_done = true;
//						  send_card_to_pc = false;
//					  }
//				  }
				  if (i == number_card - 1)
 80031fa:	4b22      	ldr	r3, [pc, #136]	@ (8003284 <main+0xdbc>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3b01      	subs	r3, #1
 8003200:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003204:	429a      	cmp	r2, r3
 8003206:	d107      	bne.n	8003218 <main+0xd50>
				  {
//					  sendString("R", "CMPLT");
					  send_u8_eth("X", 1);
 8003208:	2101      	movs	r1, #1
 800320a:	481f      	ldr	r0, [pc, #124]	@ (8003288 <main+0xdc0>)
 800320c:	f000 ffc6 	bl	800419c <send_u8_eth>
//					  send_card_done = true;
					  send_card_to_pc = false;
 8003210:	4b1e      	ldr	r3, [pc, #120]	@ (800328c <main+0xdc4>)
 8003212:	2200      	movs	r2, #0
 8003214:	701a      	strb	r2, [r3, #0]
					  break;
 8003216:	e00a      	b.n	800322e <main+0xd66>
			  for (uint32_t i=0; i< number_card; i++)
 8003218:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800321c:	3301      	adds	r3, #1
 800321e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003222:	4b18      	ldr	r3, [pc, #96]	@ (8003284 <main+0xdbc>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800322a:	429a      	cmp	r2, r3
 800322c:	d3cc      	bcc.n	80031c8 <main+0xd00>
	  while (send_card_to_pc)
 800322e:	4b17      	ldr	r3, [pc, #92]	@ (800328c <main+0xdc4>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1b8      	bne.n	80031a8 <main+0xce0>
				  }
			  }
		  }
	  }
	  while (write_mode)
 8003236:	e1cb      	b.n	80035d0 <main+0x1108>
	  {
		  uint32_t totalCard = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		  if (send_uart_to_PC)
 800323e:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <main+0xdcc>)
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d02a      	beq.n	800329c <main+0xdd4>
		  {
			  send_uart_to_PC = false;
 8003246:	4b13      	ldr	r3, [pc, #76]	@ (8003294 <main+0xdcc>)
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
			  sendString_uart("WEOK");
 800324c:	4812      	ldr	r0, [pc, #72]	@ (8003298 <main+0xdd0>)
 800324e:	f001 f875 	bl	800433c <sendString_uart>
 8003252:	e027      	b.n	80032a4 <main+0xddc>
 8003254:	2000071c 	.word	0x2000071c
 8003258:	08009c14 	.word	0x08009c14
 800325c:	2000091f 	.word	0x2000091f
 8003260:	200008a8 	.word	0x200008a8
 8003264:	20000744 	.word	0x20000744
 8003268:	20000922 	.word	0x20000922
 800326c:	20000034 	.word	0x20000034
 8003270:	200008d1 	.word	0x200008d1
 8003274:	200008d0 	.word	0x200008d0
 8003278:	20000036 	.word	0x20000036
 800327c:	40010800 	.word	0x40010800
 8003280:	20000914 	.word	0x20000914
 8003284:	2000088c 	.word	0x2000088c
 8003288:	08009c18 	.word	0x08009c18
 800328c:	2000091b 	.word	0x2000091b
 8003290:	20000988 	.word	0x20000988
 8003294:	20000924 	.word	0x20000924
 8003298:	08009c1c 	.word	0x08009c1c
		  } else
		  {
			  sendString("W", "EOK");
 800329c:	49ac      	ldr	r1, [pc, #688]	@ (8003550 <main+0x1088>)
 800329e:	48ad      	ldr	r0, [pc, #692]	@ (8003554 <main+0x108c>)
 80032a0:	f000 ff92 	bl	80041c8 <sendString>
		  }
		  time_break = HAL_GetTick();
 80032a4:	f001 ff8a 	bl	80051bc <HAL_GetTick>
 80032a8:	4603      	mov	r3, r0
 80032aa:	4aab      	ldr	r2, [pc, #684]	@ (8003558 <main+0x1090>)
 80032ac:	6013      	str	r3, [r2, #0]
		  bypass_from_Eth = true;
 80032ae:	4bab      	ldr	r3, [pc, #684]	@ (800355c <main+0x1094>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	701a      	strb	r2, [r3, #0]
		  while (1)
		  {
			  lenData = getSn_RX_RSR(SOCK_NUM);
 80032b4:	2000      	movs	r0, #0
 80032b6:	f7fd f8f4 	bl	80004a2 <getSn_RX_RSR>
 80032ba:	4603      	mov	r3, r0
 80032bc:	461a      	mov	r2, r3
 80032be:	4ba8      	ldr	r3, [pc, #672]	@ (8003560 <main+0x1098>)
 80032c0:	601a      	str	r2, [r3, #0]
			  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 80032c2:	2000      	movs	r0, #0
 80032c4:	f7fd f8ed 	bl	80004a2 <getSn_RX_RSR>
 80032c8:	4603      	mov	r3, r0
 80032ca:	461a      	mov	r2, r3
 80032cc:	4ba4      	ldr	r3, [pc, #656]	@ (8003560 <main+0x1098>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	f040 817b 	bne.w	80035cc <main+0x1104>
			  {
				  if (lenData > 1024)
 80032d6:	4ba2      	ldr	r3, [pc, #648]	@ (8003560 <main+0x1098>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032de:	d901      	bls.n	80032e4 <main+0xe1c>
				  {
					  HAL_NVIC_SystemReset();
 80032e0:	f002 ff87 	bl	80061f2 <HAL_NVIC_SystemReset>
				  }
				  if (!add_card_uart && (lenData > 0))
 80032e4:	4b9f      	ldr	r3, [pc, #636]	@ (8003564 <main+0x109c>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	f083 0301 	eor.w	r3, r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f000 80a4 	beq.w	800343c <main+0xf74>
 80032f4:	4b9a      	ldr	r3, [pc, #616]	@ (8003560 <main+0x1098>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 809f 	beq.w	800343c <main+0xf74>
				  {
					  recv(SOCK_NUM, buf, lenData);
 80032fe:	4b98      	ldr	r3, [pc, #608]	@ (8003560 <main+0x1098>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	4998      	ldr	r1, [pc, #608]	@ (8003568 <main+0x10a0>)
 8003308:	2000      	movs	r0, #0
 800330a:	f7fd fe69 	bl	8000fe0 <recv>
					  if (buf[0] == 0x57)
 800330e:	4b96      	ldr	r3, [pc, #600]	@ (8003568 <main+0x10a0>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	2b57      	cmp	r3, #87	@ 0x57
 8003314:	f040 8092 	bne.w	800343c <main+0xf74>
					  {
						  if (buf[1] == 0x44)
 8003318:	4b93      	ldr	r3, [pc, #588]	@ (8003568 <main+0x10a0>)
 800331a:	785b      	ldrb	r3, [r3, #1]
 800331c:	2b44      	cmp	r3, #68	@ 0x44
 800331e:	f040 8086 	bne.w	800342e <main+0xf66>
						  {
							  totalCard++;
 8003322:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003326:	3301      	adds	r3, #1
 8003328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
							  write_user.STT = totalCard;
 800332c:	4a8f      	ldr	r2, [pc, #572]	@ (800356c <main+0x10a4>)
 800332e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003332:	6013      	str	r3, [r2, #0]
							  write_user.cardID =  buf[2]<<24|buf[3]<<16|buf[4]<<8|buf[5];
 8003334:	4b8c      	ldr	r3, [pc, #560]	@ (8003568 <main+0x10a0>)
 8003336:	789b      	ldrb	r3, [r3, #2]
 8003338:	061a      	lsls	r2, r3, #24
 800333a:	4b8b      	ldr	r3, [pc, #556]	@ (8003568 <main+0x10a0>)
 800333c:	78db      	ldrb	r3, [r3, #3]
 800333e:	041b      	lsls	r3, r3, #16
 8003340:	431a      	orrs	r2, r3
 8003342:	4b89      	ldr	r3, [pc, #548]	@ (8003568 <main+0x10a0>)
 8003344:	791b      	ldrb	r3, [r3, #4]
 8003346:	021b      	lsls	r3, r3, #8
 8003348:	4313      	orrs	r3, r2
 800334a:	4a87      	ldr	r2, [pc, #540]	@ (8003568 <main+0x10a0>)
 800334c:	7952      	ldrb	r2, [r2, #5]
 800334e:	4313      	orrs	r3, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4b86      	ldr	r3, [pc, #536]	@ (800356c <main+0x10a4>)
 8003354:	605a      	str	r2, [r3, #4]
							  write_user.permis[0] = buf[6];
 8003356:	4b84      	ldr	r3, [pc, #528]	@ (8003568 <main+0x10a0>)
 8003358:	799a      	ldrb	r2, [r3, #6]
 800335a:	4b84      	ldr	r3, [pc, #528]	@ (800356c <main+0x10a4>)
 800335c:	721a      	strb	r2, [r3, #8]
							  write_user.permis[1] = buf[7];
 800335e:	4b82      	ldr	r3, [pc, #520]	@ (8003568 <main+0x10a0>)
 8003360:	79da      	ldrb	r2, [r3, #7]
 8003362:	4b82      	ldr	r3, [pc, #520]	@ (800356c <main+0x10a4>)
 8003364:	725a      	strb	r2, [r3, #9]
							  write_user.permis[2] = buf[8];
 8003366:	4b80      	ldr	r3, [pc, #512]	@ (8003568 <main+0x10a0>)
 8003368:	7a1a      	ldrb	r2, [r3, #8]
 800336a:	4b80      	ldr	r3, [pc, #512]	@ (800356c <main+0x10a4>)
 800336c:	729a      	strb	r2, [r3, #10]
							  write_user.permis[3] = buf[9];
 800336e:	4b7e      	ldr	r3, [pc, #504]	@ (8003568 <main+0x10a0>)
 8003370:	7a5a      	ldrb	r2, [r3, #9]
 8003372:	4b7e      	ldr	r3, [pc, #504]	@ (800356c <main+0x10a4>)
 8003374:	72da      	strb	r2, [r3, #11]
							  write_user.permis[4] = buf[10];
 8003376:	4b7c      	ldr	r3, [pc, #496]	@ (8003568 <main+0x10a0>)
 8003378:	7a9a      	ldrb	r2, [r3, #10]
 800337a:	4b7c      	ldr	r3, [pc, #496]	@ (800356c <main+0x10a4>)
 800337c:	731a      	strb	r2, [r3, #12]
							  write_user.permis[5] = buf[11];
 800337e:	4b7a      	ldr	r3, [pc, #488]	@ (8003568 <main+0x10a0>)
 8003380:	7ada      	ldrb	r2, [r3, #11]
 8003382:	4b7a      	ldr	r3, [pc, #488]	@ (800356c <main+0x10a4>)
 8003384:	735a      	strb	r2, [r3, #13]
							  write_user.permis[6] = buf[12];
 8003386:	4b78      	ldr	r3, [pc, #480]	@ (8003568 <main+0x10a0>)
 8003388:	7b1a      	ldrb	r2, [r3, #12]
 800338a:	4b78      	ldr	r3, [pc, #480]	@ (800356c <main+0x10a4>)
 800338c:	739a      	strb	r2, [r3, #14]
							  write_user.permis[7] = buf[13];
 800338e:	4b76      	ldr	r3, [pc, #472]	@ (8003568 <main+0x10a0>)
 8003390:	7b5a      	ldrb	r2, [r3, #13]
 8003392:	4b76      	ldr	r3, [pc, #472]	@ (800356c <main+0x10a4>)
 8003394:	73da      	strb	r2, [r3, #15]
							  write_user.time_up = mktime((buf[16]<<8) & buf[17], buf[15], buf[14], buf[18], buf[19]);
 8003396:	4b74      	ldr	r3, [pc, #464]	@ (8003568 <main+0x10a0>)
 8003398:	7c1b      	ldrb	r3, [r3, #16]
 800339a:	b21b      	sxth	r3, r3
 800339c:	021b      	lsls	r3, r3, #8
 800339e:	b21a      	sxth	r2, r3
 80033a0:	4b71      	ldr	r3, [pc, #452]	@ (8003568 <main+0x10a0>)
 80033a2:	7c5b      	ldrb	r3, [r3, #17]
 80033a4:	b21b      	sxth	r3, r3
 80033a6:	4013      	ands	r3, r2
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	b298      	uxth	r0, r3
 80033ac:	4b6e      	ldr	r3, [pc, #440]	@ (8003568 <main+0x10a0>)
 80033ae:	7bd9      	ldrb	r1, [r3, #15]
 80033b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003568 <main+0x10a0>)
 80033b2:	7b9a      	ldrb	r2, [r3, #14]
 80033b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003568 <main+0x10a0>)
 80033b6:	7c9c      	ldrb	r4, [r3, #18]
 80033b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003568 <main+0x10a0>)
 80033ba:	7cdb      	ldrb	r3, [r3, #19]
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	4623      	mov	r3, r4
 80033c0:	f001 fbc4 	bl	8004b4c <mktime>
 80033c4:	4603      	mov	r3, r0
 80033c6:	4a69      	ldr	r2, [pc, #420]	@ (800356c <main+0x10a4>)
 80033c8:	6113      	str	r3, [r2, #16]
							  write_user.time_dow = mktime((buf[22]<<8) & buf[23], buf[21], buf[20], buf[24], buf[25]);
 80033ca:	4b67      	ldr	r3, [pc, #412]	@ (8003568 <main+0x10a0>)
 80033cc:	7d9b      	ldrb	r3, [r3, #22]
 80033ce:	b21b      	sxth	r3, r3
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	b21a      	sxth	r2, r3
 80033d4:	4b64      	ldr	r3, [pc, #400]	@ (8003568 <main+0x10a0>)
 80033d6:	7ddb      	ldrb	r3, [r3, #23]
 80033d8:	b21b      	sxth	r3, r3
 80033da:	4013      	ands	r3, r2
 80033dc:	b21b      	sxth	r3, r3
 80033de:	b298      	uxth	r0, r3
 80033e0:	4b61      	ldr	r3, [pc, #388]	@ (8003568 <main+0x10a0>)
 80033e2:	7d59      	ldrb	r1, [r3, #21]
 80033e4:	4b60      	ldr	r3, [pc, #384]	@ (8003568 <main+0x10a0>)
 80033e6:	7d1a      	ldrb	r2, [r3, #20]
 80033e8:	4b5f      	ldr	r3, [pc, #380]	@ (8003568 <main+0x10a0>)
 80033ea:	7e1c      	ldrb	r4, [r3, #24]
 80033ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003568 <main+0x10a0>)
 80033ee:	7e5b      	ldrb	r3, [r3, #25]
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	4623      	mov	r3, r4
 80033f4:	f001 fbaa 	bl	8004b4c <mktime>
 80033f8:	4603      	mov	r3, r0
 80033fa:	4a5c      	ldr	r2, [pc, #368]	@ (800356c <main+0x10a4>)
 80033fc:	6153      	str	r3, [r2, #20]

							  W25Q_Write_Nbytes((totalCard-1)*24 + 0x210000, (uint8_t *)&write_user, sizeof(user_info_t));
 80033fe:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003402:	4613      	mov	r3, r2
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	4413      	add	r3, r2
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	461a      	mov	r2, r3
 800340c:	4b58      	ldr	r3, [pc, #352]	@ (8003570 <main+0x10a8>)
 800340e:	4413      	add	r3, r2
 8003410:	2218      	movs	r2, #24
 8003412:	4956      	ldr	r1, [pc, #344]	@ (800356c <main+0x10a4>)
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe fca9 	bl	8001d6c <W25Q_Write_Nbytes>
							  sendString("W", "DOK");
 800341a:	4956      	ldr	r1, [pc, #344]	@ (8003574 <main+0x10ac>)
 800341c:	484d      	ldr	r0, [pc, #308]	@ (8003554 <main+0x108c>)
 800341e:	f000 fed3 	bl	80041c8 <sendString>
							  time_break = HAL_GetTick();
 8003422:	f001 fecb 	bl	80051bc <HAL_GetTick>
 8003426:	4603      	mov	r3, r0
 8003428:	4a4b      	ldr	r2, [pc, #300]	@ (8003558 <main+0x1090>)
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	e006      	b.n	800343c <main+0xf74>
						  } else if (buf[1] == 0x43)
 800342e:	4b4e      	ldr	r3, [pc, #312]	@ (8003568 <main+0x10a0>)
 8003430:	785b      	ldrb	r3, [r3, #1]
 8003432:	2b43      	cmp	r3, #67	@ 0x43
 8003434:	d102      	bne.n	800343c <main+0xf74>
						  {
							  write_done = true;
 8003436:	4b50      	ldr	r3, [pc, #320]	@ (8003578 <main+0x10b0>)
 8003438:	2201      	movs	r2, #1
 800343a:	701a      	strb	r2, [r3, #0]
				  }
			  } else
			  {
				  continue;
			  }
			  if (new_card)
 800343c:	4b4f      	ldr	r3, [pc, #316]	@ (800357c <main+0x10b4>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80ad 	beq.w	80035a0 <main+0x10d8>
			  {
				  totalCard++;
 8003446:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800344a:	3301      	adds	r3, #1
 800344c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				  W25Q_Write_Nbytes((totalCard-1)*24 + 0x210000, (uint8_t *)&write_user, sizeof(user_info_t));
 8003450:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003454:	4613      	mov	r3, r2
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	4413      	add	r3, r2
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	461a      	mov	r2, r3
 800345e:	4b44      	ldr	r3, [pc, #272]	@ (8003570 <main+0x10a8>)
 8003460:	4413      	add	r3, r2
 8003462:	2218      	movs	r2, #24
 8003464:	4941      	ldr	r1, [pc, #260]	@ (800356c <main+0x10a4>)
 8003466:	4618      	mov	r0, r3
 8003468:	f7fe fc80 	bl	8001d6c <W25Q_Write_Nbytes>
				  new_card = false;
 800346c:	4b43      	ldr	r3, [pc, #268]	@ (800357c <main+0x10b4>)
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
				  sendString_uart("WDOK");
 8003472:	4843      	ldr	r0, [pc, #268]	@ (8003580 <main+0x10b8>)
 8003474:	f000 ff62 	bl	800433c <sendString_uart>
				  time_break = HAL_GetTick();
 8003478:	f001 fea0 	bl	80051bc <HAL_GetTick>
 800347c:	4603      	mov	r3, r0
 800347e:	4a36      	ldr	r2, [pc, #216]	@ (8003558 <main+0x1090>)
 8003480:	6013      	str	r3, [r2, #0]
			  }
			  while (write_done)
 8003482:	e08d      	b.n	80035a0 <main+0x10d8>
			  {
				  for (uint8_t i=0; i<(number_card)*24/(16*256)+1; i++)
 8003484:	2300      	movs	r3, #0
 8003486:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800348a:	e00a      	b.n	80034a2 <main+0xfda>
				  {
					  W25Q_Erase_Sector(i);
 800348c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003490:	b29b      	uxth	r3, r3
 8003492:	4618      	mov	r0, r3
 8003494:	f7fe fc19 	bl	8001cca <W25Q_Erase_Sector>
				  for (uint8_t i=0; i<(number_card)*24/(16*256)+1; i++)
 8003498:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800349c:	3301      	adds	r3, #1
 800349e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80034a2:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 80034a6:	4b37      	ldr	r3, [pc, #220]	@ (8003584 <main+0x10bc>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	4613      	mov	r3, r2
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4413      	add	r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	0b1b      	lsrs	r3, r3, #12
 80034b4:	3301      	adds	r3, #1
 80034b6:	4299      	cmp	r1, r3
 80034b8:	d3e8      	bcc.n	800348c <main+0xfc4>
				  }
				  for (uint32_t i = 0; i<totalCard; i++)
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034c0:	e01c      	b.n	80034fc <main+0x1034>
				  {
					  W25Q_FastRead_address(i*24+ 0x210000, sizeof(user_info_t), (uint8_t *)&send_user);
 80034c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034c6:	4613      	mov	r3, r2
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	4413      	add	r3, r2
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 80034d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003588 <main+0x10c0>)
 80034d4:	2118      	movs	r1, #24
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fe fba4 	bl	8001c24 <W25Q_FastRead_address>
					  W25Q_Write_Nbytes(i*24, (uint8_t *)&send_user, sizeof(user_info_t));
 80034dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034e0:	4613      	mov	r3, r2
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	4413      	add	r3, r2
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	2218      	movs	r2, #24
 80034ea:	4927      	ldr	r1, [pc, #156]	@ (8003588 <main+0x10c0>)
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fe fc3d 	bl	8001d6c <W25Q_Write_Nbytes>
				  for (uint32_t i = 0; i<totalCard; i++)
 80034f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034f6:	3301      	adds	r3, #1
 80034f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003500:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003504:	429a      	cmp	r2, r3
 8003506:	d3dc      	bcc.n	80034c2 <main+0xffa>
				  }
				  for (uint32_t i=0; i<((totalCard*24/(16*256))+2); i++)
 8003508:	2300      	movs	r3, #0
 800350a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800350c:	e00a      	b.n	8003524 <main+0x105c>
				  {
					  W25Q_Erase_Sector(i+16*33);
 800350e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003510:	b29b      	uxth	r3, r3
 8003512:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8003516:	b29b      	uxth	r3, r3
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe fbd6 	bl	8001cca <W25Q_Erase_Sector>
				  for (uint32_t i=0; i<((totalCard*24/(16*256))+2); i++)
 800351e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003520:	3301      	adds	r3, #1
 8003522:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003524:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003528:	4613      	mov	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	0b1b      	lsrs	r3, r3, #12
 8003532:	3302      	adds	r3, #2
 8003534:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003536:	429a      	cmp	r2, r3
 8003538:	d3e9      	bcc.n	800350e <main+0x1046>
				  }
				  if (send_uart_to_PC)
 800353a:	4b14      	ldr	r3, [pc, #80]	@ (800358c <main+0x10c4>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d028      	beq.n	8003594 <main+0x10cc>
				  {
					  send_uart_to_PC = false;
 8003542:	4b12      	ldr	r3, [pc, #72]	@ (800358c <main+0x10c4>)
 8003544:	2200      	movs	r2, #0
 8003546:	701a      	strb	r2, [r3, #0]
					  sendString_uart("WCOK");
 8003548:	4811      	ldr	r0, [pc, #68]	@ (8003590 <main+0x10c8>)
 800354a:	f000 fef7 	bl	800433c <sendString_uart>
 800354e:	e025      	b.n	800359c <main+0x10d4>
 8003550:	08009c24 	.word	0x08009c24
 8003554:	08009c28 	.word	0x08009c28
 8003558:	20000894 	.word	0x20000894
 800355c:	200008d1 	.word	0x200008d1
 8003560:	20000898 	.word	0x20000898
 8003564:	2000091f 	.word	0x2000091f
 8003568:	20000304 	.word	0x20000304
 800356c:	20000970 	.word	0x20000970
 8003570:	0020ffe8 	.word	0x0020ffe8
 8003574:	08009c2c 	.word	0x08009c2c
 8003578:	20000919 	.word	0x20000919
 800357c:	2000091a 	.word	0x2000091a
 8003580:	08009c30 	.word	0x08009c30
 8003584:	2000088c 	.word	0x2000088c
 8003588:	20000988 	.word	0x20000988
 800358c:	20000924 	.word	0x20000924
 8003590:	08009c38 	.word	0x08009c38
				  } else
				  {
					  sendString("W", "COK");
 8003594:	4998      	ldr	r1, [pc, #608]	@ (80037f8 <main+0x1330>)
 8003596:	4899      	ldr	r0, [pc, #612]	@ (80037fc <main+0x1334>)
 8003598:	f000 fe16 	bl	80041c8 <sendString>
				  }
				  HAL_NVIC_SystemReset();
 800359c:	f002 fe29 	bl	80061f2 <HAL_NVIC_SystemReset>
			  while (write_done)
 80035a0:	4b97      	ldr	r3, [pc, #604]	@ (8003800 <main+0x1338>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f47f af6d 	bne.w	8003484 <main+0xfbc>
			  }

			  if ((abs(HAL_GetTick() - time_break) > Timeout_online))
 80035aa:	f001 fe07 	bl	80051bc <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	4b94      	ldr	r3, [pc, #592]	@ (8003804 <main+0x133c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	bfb8      	it	lt
 80035ba:	425b      	neglt	r3, r3
 80035bc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80035c0:	4293      	cmp	r3, r2
 80035c2:	f77f ae77 	ble.w	80032b4 <main+0xdec>
			  {
				  HAL_NVIC_SystemReset();
 80035c6:	f002 fe14 	bl	80061f2 <HAL_NVIC_SystemReset>
 80035ca:	e673      	b.n	80032b4 <main+0xdec>
				  continue;
 80035cc:	bf00      	nop
			  lenData = getSn_RX_RSR(SOCK_NUM);
 80035ce:	e671      	b.n	80032b4 <main+0xdec>
	  while (write_mode)
 80035d0:	4b8d      	ldr	r3, [pc, #564]	@ (8003808 <main+0x1340>)
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f47f ae2f 	bne.w	8003238 <main+0xd70>
			  }
		  }
	  }
	  while (write_mode_somecard)
 80035da:	e29b      	b.n	8003b14 <main+0x164c>
	  {
		  uint32_t add_card = 0;
 80035dc:	2300      	movs	r3, #0
 80035de:	67bb      	str	r3, [r7, #120]	@ 0x78
		  if (send_uart_to_PC)
 80035e0:	4b8a      	ldr	r3, [pc, #552]	@ (800380c <main+0x1344>)
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d006      	beq.n	80035f6 <main+0x112e>
		  {
			  send_uart_to_PC = false;
 80035e8:	4b88      	ldr	r3, [pc, #544]	@ (800380c <main+0x1344>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	701a      	strb	r2, [r3, #0]
			  sendString_uart("WAOK");
 80035ee:	4888      	ldr	r0, [pc, #544]	@ (8003810 <main+0x1348>)
 80035f0:	f000 fea4 	bl	800433c <sendString_uart>
 80035f4:	e011      	b.n	800361a <main+0x1152>
		  } else
		  {
			  sendString("W", "AOK");
 80035f6:	4987      	ldr	r1, [pc, #540]	@ (8003814 <main+0x134c>)
 80035f8:	4880      	ldr	r0, [pc, #512]	@ (80037fc <main+0x1334>)
 80035fa:	f000 fde5 	bl	80041c8 <sendString>
			  HAL_Delay(50);
 80035fe:	2032      	movs	r0, #50	@ 0x32
 8003600:	f001 fde6 	bl	80051d0 <HAL_Delay>
			  sendString("W", "AOK");
 8003604:	4983      	ldr	r1, [pc, #524]	@ (8003814 <main+0x134c>)
 8003606:	487d      	ldr	r0, [pc, #500]	@ (80037fc <main+0x1334>)
 8003608:	f000 fdde 	bl	80041c8 <sendString>
			  HAL_Delay(50);
 800360c:	2032      	movs	r0, #50	@ 0x32
 800360e:	f001 fddf 	bl	80051d0 <HAL_Delay>
			  sendString("W", "AOK");
 8003612:	4980      	ldr	r1, [pc, #512]	@ (8003814 <main+0x134c>)
 8003614:	4879      	ldr	r0, [pc, #484]	@ (80037fc <main+0x1334>)
 8003616:	f000 fdd7 	bl	80041c8 <sendString>
		  }
		  time_break = HAL_GetTick();
 800361a:	f001 fdcf 	bl	80051bc <HAL_GetTick>
 800361e:	4603      	mov	r3, r0
 8003620:	4a78      	ldr	r2, [pc, #480]	@ (8003804 <main+0x133c>)
 8003622:	6013      	str	r3, [r2, #0]
		  bypass_from_Eth = true;
 8003624:	4b7c      	ldr	r3, [pc, #496]	@ (8003818 <main+0x1350>)
 8003626:	2201      	movs	r2, #1
 8003628:	701a      	strb	r2, [r3, #0]
		  while (1)
		  {
			  lenData = getSn_RX_RSR(SOCK_NUM);
 800362a:	2000      	movs	r0, #0
 800362c:	f7fc ff39 	bl	80004a2 <getSn_RX_RSR>
 8003630:	4603      	mov	r3, r0
 8003632:	461a      	mov	r2, r3
 8003634:	4b79      	ldr	r3, [pc, #484]	@ (800381c <main+0x1354>)
 8003636:	601a      	str	r2, [r3, #0]
			  if (getSn_RX_RSR(SOCK_NUM) == lenData)
 8003638:	2000      	movs	r0, #0
 800363a:	f7fc ff32 	bl	80004a2 <getSn_RX_RSR>
 800363e:	4603      	mov	r3, r0
 8003640:	461a      	mov	r2, r3
 8003642:	4b76      	ldr	r3, [pc, #472]	@ (800381c <main+0x1354>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	f040 8251 	bne.w	8003aee <main+0x1626>
			  {
				  if (lenData > 1024)
 800364c:	4b73      	ldr	r3, [pc, #460]	@ (800381c <main+0x1354>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003654:	d901      	bls.n	800365a <main+0x1192>
				  {
					  HAL_NVIC_SystemReset();
 8003656:	f002 fdcc 	bl	80061f2 <HAL_NVIC_SystemReset>
				  }
				  if (!add_card_uart && (lenData > 0))
 800365a:	4b71      	ldr	r3, [pc, #452]	@ (8003820 <main+0x1358>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	f083 0301 	eor.w	r3, r3, #1
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	f000 80a2 	beq.w	80037ae <main+0x12e6>
 800366a:	4b6c      	ldr	r3, [pc, #432]	@ (800381c <main+0x1354>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 809d 	beq.w	80037ae <main+0x12e6>
				  {
					  recv(SOCK_NUM, buf, lenData);
 8003674:	4b69      	ldr	r3, [pc, #420]	@ (800381c <main+0x1354>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	b29b      	uxth	r3, r3
 800367a:	461a      	mov	r2, r3
 800367c:	4969      	ldr	r1, [pc, #420]	@ (8003824 <main+0x135c>)
 800367e:	2000      	movs	r0, #0
 8003680:	f7fd fcae 	bl	8000fe0 <recv>
					  if (buf[0] == 0x57)
 8003684:	4b67      	ldr	r3, [pc, #412]	@ (8003824 <main+0x135c>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b57      	cmp	r3, #87	@ 0x57
 800368a:	f040 8090 	bne.w	80037ae <main+0x12e6>
					  {
						  if (buf[1] == 0x44)
 800368e:	4b65      	ldr	r3, [pc, #404]	@ (8003824 <main+0x135c>)
 8003690:	785b      	ldrb	r3, [r3, #1]
 8003692:	2b44      	cmp	r3, #68	@ 0x44
 8003694:	f040 8084 	bne.w	80037a0 <main+0x12d8>
						  {
							  add_card++;
 8003698:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800369a:	3301      	adds	r3, #1
 800369c:	67bb      	str	r3, [r7, #120]	@ 0x78
							  write_user.STT++;
 800369e:	4b62      	ldr	r3, [pc, #392]	@ (8003828 <main+0x1360>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	3301      	adds	r3, #1
 80036a4:	4a60      	ldr	r2, [pc, #384]	@ (8003828 <main+0x1360>)
 80036a6:	6013      	str	r3, [r2, #0]
							  write_user.cardID =  buf[2]<<24|buf[3]<<16|buf[4]<<8|buf[5];
 80036a8:	4b5e      	ldr	r3, [pc, #376]	@ (8003824 <main+0x135c>)
 80036aa:	789b      	ldrb	r3, [r3, #2]
 80036ac:	061a      	lsls	r2, r3, #24
 80036ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003824 <main+0x135c>)
 80036b0:	78db      	ldrb	r3, [r3, #3]
 80036b2:	041b      	lsls	r3, r3, #16
 80036b4:	431a      	orrs	r2, r3
 80036b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003824 <main+0x135c>)
 80036b8:	791b      	ldrb	r3, [r3, #4]
 80036ba:	021b      	lsls	r3, r3, #8
 80036bc:	4313      	orrs	r3, r2
 80036be:	4a59      	ldr	r2, [pc, #356]	@ (8003824 <main+0x135c>)
 80036c0:	7952      	ldrb	r2, [r2, #5]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	461a      	mov	r2, r3
 80036c6:	4b58      	ldr	r3, [pc, #352]	@ (8003828 <main+0x1360>)
 80036c8:	605a      	str	r2, [r3, #4]
							  write_user.permis[0] = buf[6];
 80036ca:	4b56      	ldr	r3, [pc, #344]	@ (8003824 <main+0x135c>)
 80036cc:	799a      	ldrb	r2, [r3, #6]
 80036ce:	4b56      	ldr	r3, [pc, #344]	@ (8003828 <main+0x1360>)
 80036d0:	721a      	strb	r2, [r3, #8]
							  write_user.permis[1] = buf[7];
 80036d2:	4b54      	ldr	r3, [pc, #336]	@ (8003824 <main+0x135c>)
 80036d4:	79da      	ldrb	r2, [r3, #7]
 80036d6:	4b54      	ldr	r3, [pc, #336]	@ (8003828 <main+0x1360>)
 80036d8:	725a      	strb	r2, [r3, #9]
							  write_user.permis[2] = buf[8];
 80036da:	4b52      	ldr	r3, [pc, #328]	@ (8003824 <main+0x135c>)
 80036dc:	7a1a      	ldrb	r2, [r3, #8]
 80036de:	4b52      	ldr	r3, [pc, #328]	@ (8003828 <main+0x1360>)
 80036e0:	729a      	strb	r2, [r3, #10]
							  write_user.permis[3] = buf[9];
 80036e2:	4b50      	ldr	r3, [pc, #320]	@ (8003824 <main+0x135c>)
 80036e4:	7a5a      	ldrb	r2, [r3, #9]
 80036e6:	4b50      	ldr	r3, [pc, #320]	@ (8003828 <main+0x1360>)
 80036e8:	72da      	strb	r2, [r3, #11]
							  write_user.permis[4] = buf[10];
 80036ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003824 <main+0x135c>)
 80036ec:	7a9a      	ldrb	r2, [r3, #10]
 80036ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003828 <main+0x1360>)
 80036f0:	731a      	strb	r2, [r3, #12]
							  write_user.permis[5] = buf[11];
 80036f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003824 <main+0x135c>)
 80036f4:	7ada      	ldrb	r2, [r3, #11]
 80036f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003828 <main+0x1360>)
 80036f8:	735a      	strb	r2, [r3, #13]
							  write_user.permis[6] = buf[12];
 80036fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003824 <main+0x135c>)
 80036fc:	7b1a      	ldrb	r2, [r3, #12]
 80036fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003828 <main+0x1360>)
 8003700:	739a      	strb	r2, [r3, #14]
							  write_user.permis[7] = buf[13];
 8003702:	4b48      	ldr	r3, [pc, #288]	@ (8003824 <main+0x135c>)
 8003704:	7b5a      	ldrb	r2, [r3, #13]
 8003706:	4b48      	ldr	r3, [pc, #288]	@ (8003828 <main+0x1360>)
 8003708:	73da      	strb	r2, [r3, #15]
							  write_user.time_up = mktime((buf[16]<<8) & buf[17], buf[15], buf[14], buf[18], buf[19]);
 800370a:	4b46      	ldr	r3, [pc, #280]	@ (8003824 <main+0x135c>)
 800370c:	7c1b      	ldrb	r3, [r3, #16]
 800370e:	b21b      	sxth	r3, r3
 8003710:	021b      	lsls	r3, r3, #8
 8003712:	b21a      	sxth	r2, r3
 8003714:	4b43      	ldr	r3, [pc, #268]	@ (8003824 <main+0x135c>)
 8003716:	7c5b      	ldrb	r3, [r3, #17]
 8003718:	b21b      	sxth	r3, r3
 800371a:	4013      	ands	r3, r2
 800371c:	b21b      	sxth	r3, r3
 800371e:	b298      	uxth	r0, r3
 8003720:	4b40      	ldr	r3, [pc, #256]	@ (8003824 <main+0x135c>)
 8003722:	7bd9      	ldrb	r1, [r3, #15]
 8003724:	4b3f      	ldr	r3, [pc, #252]	@ (8003824 <main+0x135c>)
 8003726:	7b9a      	ldrb	r2, [r3, #14]
 8003728:	4b3e      	ldr	r3, [pc, #248]	@ (8003824 <main+0x135c>)
 800372a:	7c9c      	ldrb	r4, [r3, #18]
 800372c:	4b3d      	ldr	r3, [pc, #244]	@ (8003824 <main+0x135c>)
 800372e:	7cdb      	ldrb	r3, [r3, #19]
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	4623      	mov	r3, r4
 8003734:	f001 fa0a 	bl	8004b4c <mktime>
 8003738:	4603      	mov	r3, r0
 800373a:	4a3b      	ldr	r2, [pc, #236]	@ (8003828 <main+0x1360>)
 800373c:	6113      	str	r3, [r2, #16]
							  write_user.time_dow = mktime((buf[22]<<8) & buf[23], buf[21], buf[20], buf[24], buf[25]);
 800373e:	4b39      	ldr	r3, [pc, #228]	@ (8003824 <main+0x135c>)
 8003740:	7d9b      	ldrb	r3, [r3, #22]
 8003742:	b21b      	sxth	r3, r3
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	b21a      	sxth	r2, r3
 8003748:	4b36      	ldr	r3, [pc, #216]	@ (8003824 <main+0x135c>)
 800374a:	7ddb      	ldrb	r3, [r3, #23]
 800374c:	b21b      	sxth	r3, r3
 800374e:	4013      	ands	r3, r2
 8003750:	b21b      	sxth	r3, r3
 8003752:	b298      	uxth	r0, r3
 8003754:	4b33      	ldr	r3, [pc, #204]	@ (8003824 <main+0x135c>)
 8003756:	7d59      	ldrb	r1, [r3, #21]
 8003758:	4b32      	ldr	r3, [pc, #200]	@ (8003824 <main+0x135c>)
 800375a:	7d1a      	ldrb	r2, [r3, #20]
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <main+0x135c>)
 800375e:	7e1c      	ldrb	r4, [r3, #24]
 8003760:	4b30      	ldr	r3, [pc, #192]	@ (8003824 <main+0x135c>)
 8003762:	7e5b      	ldrb	r3, [r3, #25]
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	4623      	mov	r3, r4
 8003768:	f001 f9f0 	bl	8004b4c <mktime>
 800376c:	4603      	mov	r3, r0
 800376e:	4a2e      	ldr	r2, [pc, #184]	@ (8003828 <main+0x1360>)
 8003770:	6153      	str	r3, [r2, #20]

							  W25Q_Write_Nbytes((add_card-1)*24 + 0x210000, (uint8_t *)&write_user, sizeof(user_info_t));
 8003772:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003774:	4613      	mov	r3, r2
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	4413      	add	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	461a      	mov	r2, r3
 800377e:	4b2b      	ldr	r3, [pc, #172]	@ (800382c <main+0x1364>)
 8003780:	4413      	add	r3, r2
 8003782:	2218      	movs	r2, #24
 8003784:	4928      	ldr	r1, [pc, #160]	@ (8003828 <main+0x1360>)
 8003786:	4618      	mov	r0, r3
 8003788:	f7fe faf0 	bl	8001d6c <W25Q_Write_Nbytes>
							  sendString("W", "DOK");
 800378c:	4928      	ldr	r1, [pc, #160]	@ (8003830 <main+0x1368>)
 800378e:	481b      	ldr	r0, [pc, #108]	@ (80037fc <main+0x1334>)
 8003790:	f000 fd1a 	bl	80041c8 <sendString>
							  time_break = HAL_GetTick();
 8003794:	f001 fd12 	bl	80051bc <HAL_GetTick>
 8003798:	4603      	mov	r3, r0
 800379a:	4a1a      	ldr	r2, [pc, #104]	@ (8003804 <main+0x133c>)
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	e006      	b.n	80037ae <main+0x12e6>
						  } else if (buf[1] == 0x43)
 80037a0:	4b20      	ldr	r3, [pc, #128]	@ (8003824 <main+0x135c>)
 80037a2:	785b      	ldrb	r3, [r3, #1]
 80037a4:	2b43      	cmp	r3, #67	@ 0x43
 80037a6:	d102      	bne.n	80037ae <main+0x12e6>
						  {
							  write_done = true;
 80037a8:	4b15      	ldr	r3, [pc, #84]	@ (8003800 <main+0x1338>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	701a      	strb	r2, [r3, #0]
				  }
			  } else
			  {
				  continue;
			  }
			  if (new_card)
 80037ae:	4b21      	ldr	r3, [pc, #132]	@ (8003834 <main+0x136c>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 8185 	beq.w	8003ac2 <main+0x15fa>
			  {
				  add_card++;
 80037b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80037ba:	3301      	adds	r3, #1
 80037bc:	67bb      	str	r3, [r7, #120]	@ 0x78
				  W25Q_Write_Nbytes((add_card-1)*24 + 0x210000, (uint8_t *)&write_user, sizeof(user_info_t));
 80037be:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80037c0:	4613      	mov	r3, r2
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	4413      	add	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	461a      	mov	r2, r3
 80037ca:	4b18      	ldr	r3, [pc, #96]	@ (800382c <main+0x1364>)
 80037cc:	4413      	add	r3, r2
 80037ce:	2218      	movs	r2, #24
 80037d0:	4915      	ldr	r1, [pc, #84]	@ (8003828 <main+0x1360>)
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe faca 	bl	8001d6c <W25Q_Write_Nbytes>
				  new_card = false;
 80037d8:	4b16      	ldr	r3, [pc, #88]	@ (8003834 <main+0x136c>)
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
				  sendString_uart("WDOK");
 80037de:	4816      	ldr	r0, [pc, #88]	@ (8003838 <main+0x1370>)
 80037e0:	f000 fdac 	bl	800433c <sendString_uart>
				  time_break = HAL_GetTick();
 80037e4:	f001 fcea 	bl	80051bc <HAL_GetTick>
 80037e8:	4603      	mov	r3, r0
 80037ea:	4a06      	ldr	r2, [pc, #24]	@ (8003804 <main+0x133c>)
 80037ec:	6013      	str	r3, [r2, #0]
			  }
			  while (write_done)
 80037ee:	e168      	b.n	8003ac2 <main+0x15fa>
			  {
				  // ghi cc th hin ti vo b nh m t Block 33
				  for (uint32_t i = 0; i<number_card; i++)
 80037f0:	2300      	movs	r3, #0
 80037f2:	677b      	str	r3, [r7, #116]	@ 0x74
 80037f4:	e045      	b.n	8003882 <main+0x13ba>
 80037f6:	bf00      	nop
 80037f8:	08009c40 	.word	0x08009c40
 80037fc:	08009c28 	.word	0x08009c28
 8003800:	20000919 	.word	0x20000919
 8003804:	20000894 	.word	0x20000894
 8003808:	20000917 	.word	0x20000917
 800380c:	20000924 	.word	0x20000924
 8003810:	08009c44 	.word	0x08009c44
 8003814:	08009c4c 	.word	0x08009c4c
 8003818:	200008d1 	.word	0x200008d1
 800381c:	20000898 	.word	0x20000898
 8003820:	2000091f 	.word	0x2000091f
 8003824:	20000304 	.word	0x20000304
 8003828:	20000970 	.word	0x20000970
 800382c:	0020ffe8 	.word	0x0020ffe8
 8003830:	08009c2c 	.word	0x08009c2c
 8003834:	2000091a 	.word	0x2000091a
 8003838:	08009c30 	.word	0x08009c30
				  {
					  W25Q_FastRead_address(i*24, sizeof(user_info_t), (uint8_t *)&send_user);
 800383c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800383e:	4613      	mov	r3, r2
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	4413      	add	r3, r2
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	4aab      	ldr	r2, [pc, #684]	@ (8003af4 <main+0x162c>)
 8003848:	2118      	movs	r1, #24
 800384a:	4618      	mov	r0, r3
 800384c:	f7fe f9ea 	bl	8001c24 <W25Q_FastRead_address>
					  W25Q_Write_Nbytes(i*24 + 0x210000 + ((add_card*24/(16*256))+1)*0x1000, (uint8_t *)&send_user, sizeof(user_info_t));
 8003850:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003852:	4613      	mov	r3, r2
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	4413      	add	r3, r2
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	4619      	mov	r1, r3
 800385c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800385e:	4613      	mov	r3, r2
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	4413      	add	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	0b1b      	lsrs	r3, r3, #12
 8003868:	3301      	adds	r3, #1
 800386a:	031b      	lsls	r3, r3, #12
 800386c:	440b      	add	r3, r1
 800386e:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 8003872:	2218      	movs	r2, #24
 8003874:	499f      	ldr	r1, [pc, #636]	@ (8003af4 <main+0x162c>)
 8003876:	4618      	mov	r0, r3
 8003878:	f7fe fa78 	bl	8001d6c <W25Q_Write_Nbytes>
				  for (uint32_t i = 0; i<number_card; i++)
 800387c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800387e:	3301      	adds	r3, #1
 8003880:	677b      	str	r3, [r7, #116]	@ 0x74
 8003882:	4b9d      	ldr	r3, [pc, #628]	@ (8003af8 <main+0x1630>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003888:	429a      	cmp	r2, r3
 800388a:	d3d7      	bcc.n	800383c <main+0x1374>
				  }
				  // xa b nh ban u
				  for (uint8_t i=0; i<(number_card)*24/(16*256)+1; i++)
 800388c:	2300      	movs	r3, #0
 800388e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8003892:	e00a      	b.n	80038aa <main+0x13e2>
				  {
					  W25Q_Erase_Sector(i);
 8003894:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8003898:	b29b      	uxth	r3, r3
 800389a:	4618      	mov	r0, r3
 800389c:	f7fe fa15 	bl	8001cca <W25Q_Erase_Sector>
				  for (uint8_t i=0; i<(number_card)*24/(16*256)+1; i++)
 80038a0:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80038a4:	3301      	adds	r3, #1
 80038a6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80038aa:	f897 1073 	ldrb.w	r1, [r7, #115]	@ 0x73
 80038ae:	4b92      	ldr	r3, [pc, #584]	@ (8003af8 <main+0x1630>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	4613      	mov	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4413      	add	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	0b1b      	lsrs	r3, r3, #12
 80038bc:	3301      	adds	r3, #1
 80038be:	4299      	cmp	r1, r3
 80038c0:	d3e8      	bcc.n	8003894 <main+0x13cc>
				  }
				  uint32_t i = 0, j = 0, k = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038c6:	2300      	movs	r3, #0
 80038c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038ca:	2300      	movs	r3, #0
 80038cc:	667b      	str	r3, [r7, #100]	@ 0x64
				  user_info_t old_user, new_user;

				  while (i < number_card && j < add_card)
 80038ce:	e06d      	b.n	80039ac <main+0x14e4>
				  {
					  W25Q_FastRead_address(i*24 + 0x210000 + ((add_card*24/(16*256))+1)*0x1000 , sizeof(user_info_t), (uint8_t *)&old_user);
 80038d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80038d2:	4613      	mov	r3, r2
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4413      	add	r3, r2
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4619      	mov	r1, r3
 80038dc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80038de:	4613      	mov	r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	4413      	add	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	0b1b      	lsrs	r3, r3, #12
 80038e8:	3301      	adds	r3, #1
 80038ea:	031b      	lsls	r3, r3, #12
 80038ec:	440b      	add	r3, r1
 80038ee:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 80038f2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80038f6:	2118      	movs	r1, #24
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe f993 	bl	8001c24 <W25Q_FastRead_address>
					  W25Q_FastRead_address(j*24 + 0x210000, sizeof(user_info_t), (uint8_t *)&new_user);
 80038fe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003900:	4613      	mov	r3, r2
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	4413      	add	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 800390c:	f107 0218 	add.w	r2, r7, #24
 8003910:	2118      	movs	r1, #24
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe f986 	bl	8001c24 <W25Q_FastRead_address>
					  if (old_user.cardID < new_user.cardID)
 8003918:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	429a      	cmp	r2, r3
 800391e:	d212      	bcs.n	8003946 <main+0x147e>
					  {
						  old_user.STT = k + 1;
 8003920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003922:	3301      	adds	r3, #1
 8003924:	633b      	str	r3, [r7, #48]	@ 0x30
						  W25Q_Write_Nbytes(k*24, (uint8_t *)&old_user, sizeof(user_info_t));
 8003926:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	4618      	mov	r0, r3
 8003932:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003936:	2218      	movs	r2, #24
 8003938:	4619      	mov	r1, r3
 800393a:	f7fe fa17 	bl	8001d6c <W25Q_Write_Nbytes>
						  i++; // Dch ch s ca mng  ly
 800393e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003940:	3301      	adds	r3, #1
 8003942:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003944:	e02f      	b.n	80039a6 <main+0x14de>
					  } else if (old_user.cardID > new_user.cardID)
 8003946:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	429a      	cmp	r2, r3
 800394c:	d912      	bls.n	8003974 <main+0x14ac>
					  {
						  new_user.STT = k + 1;
 800394e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003950:	3301      	adds	r3, #1
 8003952:	61bb      	str	r3, [r7, #24]
						  W25Q_Write_Nbytes(k*24, (uint8_t *)&new_user, sizeof(user_info_t));
 8003954:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003956:	4613      	mov	r3, r2
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4413      	add	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4618      	mov	r0, r3
 8003960:	f107 0318 	add.w	r3, r7, #24
 8003964:	2218      	movs	r2, #24
 8003966:	4619      	mov	r1, r3
 8003968:	f7fe fa00 	bl	8001d6c <W25Q_Write_Nbytes>
						  j++; // Dch ch s ca mng  ly
 800396c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800396e:	3301      	adds	r3, #1
 8003970:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003972:	e018      	b.n	80039a6 <main+0x14de>
					  } else if (old_user.cardID == new_user.cardID)
 8003974:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	429a      	cmp	r2, r3
 800397a:	d114      	bne.n	80039a6 <main+0x14de>
					  {
						  new_user.STT = k + 1;
 800397c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800397e:	3301      	adds	r3, #1
 8003980:	61bb      	str	r3, [r7, #24]
						  W25Q_Write_Nbytes(k*24, (uint8_t *)&new_user, sizeof(user_info_t));
 8003982:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003984:	4613      	mov	r3, r2
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	4413      	add	r3, r2
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4618      	mov	r0, r3
 800398e:	f107 0318 	add.w	r3, r7, #24
 8003992:	2218      	movs	r2, #24
 8003994:	4619      	mov	r1, r3
 8003996:	f7fe f9e9 	bl	8001d6c <W25Q_Write_Nbytes>
						  j++; // Dch ch s ca mng  ly
 800399a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800399c:	3301      	adds	r3, #1
 800399e:	66bb      	str	r3, [r7, #104]	@ 0x68
						  i++;
 80039a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039a2:	3301      	adds	r3, #1
 80039a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
					  }
					  k++;
 80039a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039a8:	3301      	adds	r3, #1
 80039aa:	667b      	str	r3, [r7, #100]	@ 0x64
				  while (i < number_card && j < add_card)
 80039ac:	4b52      	ldr	r3, [pc, #328]	@ (8003af8 <main+0x1630>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d230      	bcs.n	8003a18 <main+0x1550>
 80039b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80039b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d388      	bcc.n	80038d0 <main+0x1408>
				  }
				  while (i < number_card)
 80039be:	e02b      	b.n	8003a18 <main+0x1550>
				  {
					  W25Q_FastRead_address(i*24 + 0x210000 + ((add_card*24/(16*256))+1)*0x1000 , sizeof(user_info_t), (uint8_t *)&old_user);
 80039c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80039c2:	4613      	mov	r3, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	4413      	add	r3, r2
 80039c8:	00db      	lsls	r3, r3, #3
 80039ca:	4619      	mov	r1, r3
 80039cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80039ce:	4613      	mov	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4413      	add	r3, r2
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	0b1b      	lsrs	r3, r3, #12
 80039d8:	3301      	adds	r3, #1
 80039da:	031b      	lsls	r3, r3, #12
 80039dc:	440b      	add	r3, r1
 80039de:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 80039e2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80039e6:	2118      	movs	r1, #24
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fe f91b 	bl	8001c24 <W25Q_FastRead_address>
					  old_user.STT = k + 1;
 80039ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039f0:	3301      	adds	r3, #1
 80039f2:	633b      	str	r3, [r7, #48]	@ 0x30
					  W25Q_Write_Nbytes(k*24, (uint8_t *)&old_user, sizeof(user_info_t));
 80039f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80039f6:	4613      	mov	r3, r2
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	4413      	add	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4618      	mov	r0, r3
 8003a00:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a04:	2218      	movs	r2, #24
 8003a06:	4619      	mov	r1, r3
 8003a08:	f7fe f9b0 	bl	8001d6c <W25Q_Write_Nbytes>
					  i++;
 8003a0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a0e:	3301      	adds	r3, #1
 8003a10:	66fb      	str	r3, [r7, #108]	@ 0x6c
					  k++;
 8003a12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a14:	3301      	adds	r3, #1
 8003a16:	667b      	str	r3, [r7, #100]	@ 0x64
				  while (i < number_card)
 8003a18:	4b37      	ldr	r3, [pc, #220]	@ (8003af8 <main+0x1630>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d3ce      	bcc.n	80039c0 <main+0x14f8>
				  }
				  while (j < add_card)
 8003a22:	e021      	b.n	8003a68 <main+0x15a0>
				  {
					  W25Q_FastRead_address(j*24 + 0x210000, sizeof(user_info_t), (uint8_t *)&new_user);
 8003a24:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003a26:	4613      	mov	r3, r2
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	4413      	add	r3, r2
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 8003a32:	f107 0218 	add.w	r2, r7, #24
 8003a36:	2118      	movs	r1, #24
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fe f8f3 	bl	8001c24 <W25Q_FastRead_address>
					  new_user.STT = k + 1;
 8003a3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a40:	3301      	adds	r3, #1
 8003a42:	61bb      	str	r3, [r7, #24]
					  W25Q_Write_Nbytes(k*24, (uint8_t *)&new_user, sizeof(user_info_t));
 8003a44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003a46:	4613      	mov	r3, r2
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	4413      	add	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f107 0318 	add.w	r3, r7, #24
 8003a54:	2218      	movs	r2, #24
 8003a56:	4619      	mov	r1, r3
 8003a58:	f7fe f988 	bl	8001d6c <W25Q_Write_Nbytes>
					  j++;
 8003a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a5e:	3301      	adds	r3, #1
 8003a60:	66bb      	str	r3, [r7, #104]	@ 0x68
					  k++;
 8003a62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a64:	3301      	adds	r3, #1
 8003a66:	667b      	str	r3, [r7, #100]	@ 0x64
				  while (j < add_card)
 8003a68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003a6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d3d9      	bcc.n	8003a24 <main+0x155c>
				  }
				  for (uint32_t i=0; i<((k*24/(16*256))+3); i++)
 8003a70:	2300      	movs	r3, #0
 8003a72:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a74:	e00a      	b.n	8003a8c <main+0x15c4>
				  {
					  W25Q_Erase_Sector(i+16*33);
 8003a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fe f922 	bl	8001cca <W25Q_Erase_Sector>
				  for (uint32_t i=0; i<((k*24/(16*256))+3); i++)
 8003a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a88:	3301      	adds	r3, #1
 8003a8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a8c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003a8e:	4613      	mov	r3, r2
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	4413      	add	r3, r2
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	0b1b      	lsrs	r3, r3, #12
 8003a98:	3303      	adds	r3, #3
 8003a9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d3ea      	bcc.n	8003a76 <main+0x15ae>
				  }
				  if (send_uart_to_PC)
 8003aa0:	4b16      	ldr	r3, [pc, #88]	@ (8003afc <main+0x1634>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d006      	beq.n	8003ab6 <main+0x15ee>
				  {
					  send_uart_to_PC = false;
 8003aa8:	4b14      	ldr	r3, [pc, #80]	@ (8003afc <main+0x1634>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	701a      	strb	r2, [r3, #0]
					  sendString_uart("WCOK");
 8003aae:	4814      	ldr	r0, [pc, #80]	@ (8003b00 <main+0x1638>)
 8003ab0:	f000 fc44 	bl	800433c <sendString_uart>
 8003ab4:	e003      	b.n	8003abe <main+0x15f6>
				  } else
				  {
					  sendString("W", "COK");
 8003ab6:	4913      	ldr	r1, [pc, #76]	@ (8003b04 <main+0x163c>)
 8003ab8:	4813      	ldr	r0, [pc, #76]	@ (8003b08 <main+0x1640>)
 8003aba:	f000 fb85 	bl	80041c8 <sendString>
				  }
				  HAL_NVIC_SystemReset();
 8003abe:	f002 fb98 	bl	80061f2 <HAL_NVIC_SystemReset>
			  while (write_done)
 8003ac2:	4b12      	ldr	r3, [pc, #72]	@ (8003b0c <main+0x1644>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f47f ae92 	bne.w	80037f0 <main+0x1328>
			  }

			  if ((abs(HAL_GetTick() - time_break) > Timeout_online))
 8003acc:	f001 fb76 	bl	80051bc <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b10 <main+0x1648>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bfb8      	it	lt
 8003adc:	425b      	neglt	r3, r3
 8003ade:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	f77f ada1 	ble.w	800362a <main+0x1162>
			  {
				  HAL_NVIC_SystemReset();
 8003ae8:	f002 fb83 	bl	80061f2 <HAL_NVIC_SystemReset>
 8003aec:	e59d      	b.n	800362a <main+0x1162>
				  continue;
 8003aee:	bf00      	nop
			  lenData = getSn_RX_RSR(SOCK_NUM);
 8003af0:	e59b      	b.n	800362a <main+0x1162>
 8003af2:	bf00      	nop
 8003af4:	20000988 	.word	0x20000988
 8003af8:	2000088c 	.word	0x2000088c
 8003afc:	20000924 	.word	0x20000924
 8003b00:	08009c38 	.word	0x08009c38
 8003b04:	08009c40 	.word	0x08009c40
 8003b08:	08009c28 	.word	0x08009c28
 8003b0c:	20000919 	.word	0x20000919
 8003b10:	20000894 	.word	0x20000894
	  while (write_mode_somecard)
 8003b14:	4b1e      	ldr	r3, [pc, #120]	@ (8003b90 <main+0x16c8>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f47f ad5f 	bne.w	80035dc <main+0x1114>
			  }
		  }
	  }
	  if (RST_set)
 8003b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b94 <main+0x16cc>)
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d025      	beq.n	8003b72 <main+0x16aa>
	  {
		  if (RST_timer_last > 10000)
 8003b26:	4b1c      	ldr	r3, [pc, #112]	@ (8003b98 <main+0x16d0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d91d      	bls.n	8003b6e <main+0x16a6>
		  {
			  ip1 = 192;
 8003b32:	4b1a      	ldr	r3, [pc, #104]	@ (8003b9c <main+0x16d4>)
 8003b34:	22c0      	movs	r2, #192	@ 0xc0
 8003b36:	701a      	strb	r2, [r3, #0]
			  ip2 = 168;
 8003b38:	4b19      	ldr	r3, [pc, #100]	@ (8003ba0 <main+0x16d8>)
 8003b3a:	22a8      	movs	r2, #168	@ 0xa8
 8003b3c:	701a      	strb	r2, [r3, #0]
			  ip3 = 0;
 8003b3e:	4b19      	ldr	r3, [pc, #100]	@ (8003ba4 <main+0x16dc>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	701a      	strb	r2, [r3, #0]
			  ip4 = 72;
 8003b44:	4b18      	ldr	r3, [pc, #96]	@ (8003ba8 <main+0x16e0>)
 8003b46:	2248      	movs	r2, #72	@ 0x48
 8003b48:	701a      	strb	r2, [r3, #0]
			  ip_server1 = 192;
 8003b4a:	4b18      	ldr	r3, [pc, #96]	@ (8003bac <main+0x16e4>)
 8003b4c:	22c0      	movs	r2, #192	@ 0xc0
 8003b4e:	701a      	strb	r2, [r3, #0]
			  ip_server2 = 168;
 8003b50:	4b17      	ldr	r3, [pc, #92]	@ (8003bb0 <main+0x16e8>)
 8003b52:	22a8      	movs	r2, #168	@ 0xa8
 8003b54:	701a      	strb	r2, [r3, #0]
			  ip_server3 = 0;
 8003b56:	4b17      	ldr	r3, [pc, #92]	@ (8003bb4 <main+0x16ec>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	701a      	strb	r2, [r3, #0]
			  ip_server4 = 2;
 8003b5c:	4b16      	ldr	r3, [pc, #88]	@ (8003bb8 <main+0x16f0>)
 8003b5e:	2202      	movs	r2, #2
 8003b60:	701a      	strb	r2, [r3, #0]
			  port_server = 6000;
 8003b62:	4b16      	ldr	r3, [pc, #88]	@ (8003bbc <main+0x16f4>)
 8003b64:	f241 7270 	movw	r2, #6000	@ 0x1770
 8003b68:	801a      	strh	r2, [r3, #0]
			  save_data();
 8003b6a:	f000 fc4f 	bl	800440c <save_data>
		  }
		  HAL_NVIC_SystemReset();
 8003b6e:	f002 fb40 	bl	80061f2 <HAL_NVIC_SystemReset>
	  }
	  if (counter_reset == 720)
 8003b72:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <main+0x16f8>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 8003b7a:	d101      	bne.n	8003b80 <main+0x16b8>
	  {
		  HAL_NVIC_SystemReset();
 8003b7c:	f002 fb39 	bl	80061f2 <HAL_NVIC_SystemReset>
	  }
	  HAL_Delay(10);
 8003b80:	200a      	movs	r0, #10
 8003b82:	f001 fb25 	bl	80051d0 <HAL_Delay>
 8003b86:	f7fe bf4e 	b.w	8002a26 <main+0x55e>
		  continue;
 8003b8a:	bf00      	nop
	  lenData = getSn_RX_RSR(SOCK_NUM);
 8003b8c:	f7fe bf4b 	b.w	8002a26 <main+0x55e>
 8003b90:	20000916 	.word	0x20000916
 8003b94:	20000921 	.word	0x20000921
 8003b98:	200008c0 	.word	0x200008c0
 8003b9c:	20000714 	.word	0x20000714
 8003ba0:	20000715 	.word	0x20000715
 8003ba4:	20000716 	.word	0x20000716
 8003ba8:	20000717 	.word	0x20000717
 8003bac:	20000718 	.word	0x20000718
 8003bb0:	20000719 	.word	0x20000719
 8003bb4:	2000071a 	.word	0x2000071a
 8003bb8:	2000071b 	.word	0x2000071b
 8003bbc:	2000077a 	.word	0x2000077a
 8003bc0:	200008c8 	.word	0x200008c8

08003bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b090      	sub	sp, #64	@ 0x40
 8003bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bca:	f107 0318 	add.w	r3, r7, #24
 8003bce:	2228      	movs	r2, #40	@ 0x28
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f005 ffbc 	bl	8009b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bd8:	1d3b      	adds	r3, r7, #4
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	605a      	str	r2, [r3, #4]
 8003be0:	609a      	str	r2, [r3, #8]
 8003be2:	60da      	str	r2, [r3, #12]
 8003be4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003be6:	2309      	movs	r3, #9
 8003be8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003bea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003bee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8003bf0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bf4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bfe:	2302      	movs	r3, #2
 8003c00:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003c08:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8003c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c0e:	f107 0318 	add.w	r3, r7, #24
 8003c12:	4618      	mov	r0, r3
 8003c14:	f003 f9d8 	bl	8006fc8 <HAL_RCC_OscConfig>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003c1e:	f001 f80b 	bl	8004c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c22:	230f      	movs	r3, #15
 8003c24:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c26:	2302      	movs	r3, #2
 8003c28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003c2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c34:	2300      	movs	r3, #0
 8003c36:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f003 fc45 	bl	80074cc <HAL_RCC_ClockConfig>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003c48:	f000 fff6 	bl	8004c38 <Error_Handler>
  }
}
 8003c4c:	bf00      	nop
 8003c4e:	3740      	adds	r7, #64	@ 0x40
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8003c58:	4b17      	ldr	r3, [pc, #92]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c5a:	4a18      	ldr	r2, [pc, #96]	@ (8003cbc <MX_CAN_Init+0x68>)
 8003c5c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 60;
 8003c5e:	4b16      	ldr	r3, [pc, #88]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c60:	223c      	movs	r2, #60	@ 0x3c
 8003c62:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003c64:	4b14      	ldr	r3, [pc, #80]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003c6a:	4b13      	ldr	r3, [pc, #76]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_16TQ;
 8003c70:	4b11      	ldr	r3, [pc, #68]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c72:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 8003c76:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_7TQ;
 8003c78:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c7a:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8003c7e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003c80:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8003c86:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003c92:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003c98:	4b07      	ldr	r3, [pc, #28]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003c9e:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003ca4:	4804      	ldr	r0, [pc, #16]	@ (8003cb8 <MX_CAN_Init+0x64>)
 8003ca6:	f001 fad5 	bl	8005254 <HAL_CAN_Init>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8003cb0:	f000 ffc2 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8003cb4:	bf00      	nop
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	2000009c 	.word	0x2000009c
 8003cbc:	40006400 	.word	0x40006400

08003cc0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8003cc4:	4b09      	ldr	r3, [pc, #36]	@ (8003cec <MX_IWDG_Init+0x2c>)
 8003cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003cf0 <MX_IWDG_Init+0x30>)
 8003cc8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8003cca:	4b08      	ldr	r3, [pc, #32]	@ (8003cec <MX_IWDG_Init+0x2c>)
 8003ccc:	2204      	movs	r2, #4
 8003cce:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1874;
 8003cd0:	4b06      	ldr	r3, [pc, #24]	@ (8003cec <MX_IWDG_Init+0x2c>)
 8003cd2:	f240 7252 	movw	r2, #1874	@ 0x752
 8003cd6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003cd8:	4804      	ldr	r0, [pc, #16]	@ (8003cec <MX_IWDG_Init+0x2c>)
 8003cda:	f003 f921 	bl	8006f20 <HAL_IWDG_Init>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8003ce4:	f000 ffa8 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8003ce8:	bf00      	nop
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	200000c4 	.word	0x200000c4
 8003cf0:	40003000 	.word	0x40003000

08003cf4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003cf8:	4b17      	ldr	r3, [pc, #92]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003cfa:	4a18      	ldr	r2, [pc, #96]	@ (8003d5c <MX_SPI1_Init+0x68>)
 8003cfc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003cfe:	4b16      	ldr	r3, [pc, #88]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003d06:	4b14      	ldr	r3, [pc, #80]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d0c:	4b12      	ldr	r3, [pc, #72]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d12:	4b11      	ldr	r3, [pc, #68]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d18:	4b0f      	ldr	r3, [pc, #60]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d24:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003d26:	4b0c      	ldr	r3, [pc, #48]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d28:	2220      	movs	r2, #32
 8003d2a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d32:	4b09      	ldr	r3, [pc, #36]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d38:	4b07      	ldr	r3, [pc, #28]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003d3e:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d40:	220a      	movs	r2, #10
 8003d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003d44:	4804      	ldr	r0, [pc, #16]	@ (8003d58 <MX_SPI1_Init+0x64>)
 8003d46:	f003 fd51 	bl	80077ec <HAL_SPI_Init>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003d50:	f000 ff72 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d54:	bf00      	nop
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	200000d0 	.word	0x200000d0
 8003d5c:	40013000 	.word	0x40013000

08003d60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003d64:	4b17      	ldr	r3, [pc, #92]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d66:	4a18      	ldr	r2, [pc, #96]	@ (8003dc8 <MX_SPI2_Init+0x68>)
 8003d68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003d6a:	4b16      	ldr	r3, [pc, #88]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003d72:	4b14      	ldr	r3, [pc, #80]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d78:	4b12      	ldr	r3, [pc, #72]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d7e:	4b11      	ldr	r3, [pc, #68]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d84:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d92:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d98:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d9e:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003daa:	4b06      	ldr	r3, [pc, #24]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003dac:	220a      	movs	r2, #10
 8003dae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003db0:	4804      	ldr	r0, [pc, #16]	@ (8003dc4 <MX_SPI2_Init+0x64>)
 8003db2:	f003 fd1b 	bl	80077ec <HAL_SPI_Init>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003dbc:	f000 ff3c 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003dc0:	bf00      	nop
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20000128 	.word	0x20000128
 8003dc8:	40003800 	.word	0x40003800

08003dcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dd2:	f107 0308 	add.w	r3, r7, #8
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	605a      	str	r2, [r3, #4]
 8003ddc:	609a      	str	r2, [r3, #8]
 8003dde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de0:	463b      	mov	r3, r7
 8003de2:	2200      	movs	r2, #0
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003de8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003dea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003dee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36000;
 8003df0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003df2:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8003df6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003df8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8003dfe:	4b19      	ldr	r3, [pc, #100]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e00:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003e04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e06:	4b17      	ldr	r3, [pc, #92]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e0c:	4b15      	ldr	r3, [pc, #84]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003e12:	4814      	ldr	r0, [pc, #80]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e14:	f004 fa7f 	bl	8008316 <HAL_TIM_Base_Init>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003e1e:	f000 ff0b 	bl	8004c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e28:	f107 0308 	add.w	r3, r7, #8
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	480d      	ldr	r0, [pc, #52]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e30:	f004 fc02 	bl	8008638 <HAL_TIM_ConfigClockSource>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003e3a:	f000 fefd 	bl	8004c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e42:	2300      	movs	r3, #0
 8003e44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e46:	463b      	mov	r3, r7
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4806      	ldr	r0, [pc, #24]	@ (8003e64 <MX_TIM2_Init+0x98>)
 8003e4c:	f004 fde4 	bl	8008a18 <HAL_TIMEx_MasterConfigSynchronization>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003e56:	f000 feef 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003e5a:	bf00      	nop
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	20000180 	.word	0x20000180

08003e68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e6e:	f107 0308 	add.w	r3, r7, #8
 8003e72:	2200      	movs	r2, #0
 8003e74:	601a      	str	r2, [r3, #0]
 8003e76:	605a      	str	r2, [r3, #4]
 8003e78:	609a      	str	r2, [r3, #8]
 8003e7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003e84:	4b1d      	ldr	r3, [pc, #116]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003e86:	4a1e      	ldr	r2, [pc, #120]	@ (8003f00 <MX_TIM3_Init+0x98>)
 8003e88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36000;
 8003e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003e8c:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8003e90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e92:	4b1a      	ldr	r3, [pc, #104]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003e98:	4b18      	ldr	r3, [pc, #96]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003e9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003e9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ea0:	4b16      	ldr	r3, [pc, #88]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ea6:	4b15      	ldr	r3, [pc, #84]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003eac:	4813      	ldr	r0, [pc, #76]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003eae:	f004 fa32 	bl	8008316 <HAL_TIM_Base_Init>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003eb8:	f000 febe 	bl	8004c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ebc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ec0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ec2:	f107 0308 	add.w	r3, r7, #8
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	480c      	ldr	r0, [pc, #48]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003eca:	f004 fbb5 	bl	8008638 <HAL_TIM_ConfigClockSource>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003ed4:	f000 feb0 	bl	8004c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003edc:	2300      	movs	r3, #0
 8003ede:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ee0:	463b      	mov	r3, r7
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4805      	ldr	r0, [pc, #20]	@ (8003efc <MX_TIM3_Init+0x94>)
 8003ee6:	f004 fd97 	bl	8008a18 <HAL_TIMEx_MasterConfigSynchronization>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003ef0:	f000 fea2 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003ef4:	bf00      	nop
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	200001c8 	.word	0x200001c8
 8003f00:	40000400 	.word	0x40000400

08003f04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f08:	4b11      	ldr	r3, [pc, #68]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f0a:	4a12      	ldr	r2, [pc, #72]	@ (8003f54 <MX_USART1_UART_Init+0x50>)
 8003f0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003f0e:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f10:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003f14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f16:	4b0e      	ldr	r3, [pc, #56]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f22:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f28:	4b09      	ldr	r3, [pc, #36]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f2a:	220c      	movs	r2, #12
 8003f2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f2e:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f34:	4b06      	ldr	r3, [pc, #24]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f3a:	4805      	ldr	r0, [pc, #20]	@ (8003f50 <MX_USART1_UART_Init+0x4c>)
 8003f3c:	f004 fddc 	bl	8008af8 <HAL_UART_Init>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003f46:	f000 fe77 	bl	8004c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000210 	.word	0x20000210
 8003f54:	40013800 	.word	0x40013800

08003f58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f90 <MX_DMA_Init+0x38>)
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	4a0b      	ldr	r2, [pc, #44]	@ (8003f90 <MX_DMA_Init+0x38>)
 8003f64:	f043 0301 	orr.w	r3, r3, #1
 8003f68:	6153      	str	r3, [r2, #20]
 8003f6a:	4b09      	ldr	r3, [pc, #36]	@ (8003f90 <MX_DMA_Init+0x38>)
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	607b      	str	r3, [r7, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003f76:	2200      	movs	r2, #0
 8003f78:	2100      	movs	r1, #0
 8003f7a:	200f      	movs	r0, #15
 8003f7c:	f002 f90f 	bl	800619e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003f80:	200f      	movs	r0, #15
 8003f82:	f002 f928 	bl	80061d6 <HAL_NVIC_EnableIRQ>

}
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	40021000 	.word	0x40021000

08003f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f9a:	f107 0310 	add.w	r3, r7, #16
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	605a      	str	r2, [r3, #4]
 8003fa4:	609a      	str	r2, [r3, #8]
 8003fa6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fa8:	4b66      	ldr	r3, [pc, #408]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	4a65      	ldr	r2, [pc, #404]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fae:	f043 0310 	orr.w	r3, r3, #16
 8003fb2:	6193      	str	r3, [r2, #24]
 8003fb4:	4b63      	ldr	r3, [pc, #396]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f003 0310 	and.w	r3, r3, #16
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fc0:	4b60      	ldr	r3, [pc, #384]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	4a5f      	ldr	r2, [pc, #380]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fc6:	f043 0320 	orr.w	r3, r3, #32
 8003fca:	6193      	str	r3, [r2, #24]
 8003fcc:	4b5d      	ldr	r3, [pc, #372]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	60bb      	str	r3, [r7, #8]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd8:	4b5a      	ldr	r3, [pc, #360]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	4a59      	ldr	r2, [pc, #356]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fde:	f043 0304 	orr.w	r3, r3, #4
 8003fe2:	6193      	str	r3, [r2, #24]
 8003fe4:	4b57      	ldr	r3, [pc, #348]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	f003 0304 	and.w	r3, r3, #4
 8003fec:	607b      	str	r3, [r7, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff0:	4b54      	ldr	r3, [pc, #336]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	4a53      	ldr	r2, [pc, #332]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003ff6:	f043 0308 	orr.w	r3, r3, #8
 8003ffa:	6193      	str	r3, [r2, #24]
 8003ffc:	4b51      	ldr	r3, [pc, #324]	@ (8004144 <MX_GPIO_Init+0x1b0>)
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f003 0308 	and.w	r3, r3, #8
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_STT_Pin|LED_STT_ETH_Pin|LED_BP_Pin, GPIO_PIN_RESET);
 8004008:	2200      	movs	r2, #0
 800400a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800400e:	484e      	ldr	r0, [pc, #312]	@ (8004148 <MX_GPIO_Init+0x1b4>)
 8004010:	f002 ff3d 	bl	8006e8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8004014:	2201      	movs	r2, #1
 8004016:	2110      	movs	r1, #16
 8004018:	484c      	ldr	r0, [pc, #304]	@ (800414c <MX_GPIO_Init+0x1b8>)
 800401a:	f002 ff38 	bl	8006e8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|S_OUT2_Pin|S_OUT1_Pin, GPIO_PIN_RESET);
 800401e:	2200      	movs	r2, #0
 8004020:	2132      	movs	r1, #50	@ 0x32
 8004022:	484b      	ldr	r0, [pc, #300]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 8004024:	f002 ff33 	bl	8006e8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_W25_GPIO_Port, CS_W25_Pin, GPIO_PIN_SET);
 8004028:	2201      	movs	r2, #1
 800402a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800402e:	4848      	ldr	r0, [pc, #288]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 8004030:	f002 ff2d 	bl	8006e8e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 8004034:	2200      	movs	r2, #0
 8004036:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800403a:	4844      	ldr	r0, [pc, #272]	@ (800414c <MX_GPIO_Init+0x1b8>)
 800403c:	f002 ff27 	bl	8006e8e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_STT_Pin LED_STT_ETH_Pin LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_STT_Pin|LED_STT_ETH_Pin|LED_BP_Pin;
 8004040:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004044:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004046:	2301      	movs	r3, #1
 8004048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404a:	2300      	movs	r3, #0
 800404c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800404e:	2302      	movs	r3, #2
 8004050:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004052:	f107 0310 	add.w	r3, r7, #16
 8004056:	4619      	mov	r1, r3
 8004058:	483b      	ldr	r0, [pc, #236]	@ (8004148 <MX_GPIO_Init+0x1b4>)
 800405a:	f002 fd7d 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : BYPASS_Pin */
  GPIO_InitStruct.Pin = BYPASS_Pin;
 800405e:	2304      	movs	r3, #4
 8004060:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004066:	2301      	movs	r3, #1
 8004068:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BYPASS_GPIO_Port, &GPIO_InitStruct);
 800406a:	f107 0310 	add.w	r3, r7, #16
 800406e:	4619      	mov	r1, r3
 8004070:	4836      	ldr	r0, [pc, #216]	@ (800414c <MX_GPIO_Init+0x1b8>)
 8004072:	f002 fd71 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8004076:	2310      	movs	r3, #16
 8004078:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800407a:	2301      	movs	r3, #1
 800407c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004082:	2303      	movs	r3, #3
 8004084:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8004086:	f107 0310 	add.w	r3, r7, #16
 800408a:	4619      	mov	r1, r3
 800408c:	482f      	ldr	r0, [pc, #188]	@ (800414c <MX_GPIO_Init+0x1b8>)
 800408e:	f002 fd63 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004092:	2301      	movs	r3, #1
 8004094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004096:	4b2f      	ldr	r3, [pc, #188]	@ (8004154 <MX_GPIO_Init+0x1c0>)
 8004098:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800409a:	2300      	movs	r3, #0
 800409c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800409e:	f107 0310 	add.w	r3, r7, #16
 80040a2:	4619      	mov	r1, r3
 80040a4:	482a      	ldr	r0, [pc, #168]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 80040a6:	f002 fd57 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 S_OUT2_Pin S_OUT1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|S_OUT2_Pin|S_OUT1_Pin;
 80040aa:	2332      	movs	r3, #50	@ 0x32
 80040ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ae:	2301      	movs	r3, #1
 80040b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040b6:	2302      	movs	r3, #2
 80040b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ba:	f107 0310 	add.w	r3, r7, #16
 80040be:	4619      	mov	r1, r3
 80040c0:	4823      	ldr	r0, [pc, #140]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 80040c2:	f002 fd49 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_W25_Pin */
  GPIO_InitStruct.Pin = CS_W25_Pin;
 80040c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040cc:	2301      	movs	r3, #1
 80040ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d0:	2300      	movs	r3, #0
 80040d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040d4:	2303      	movs	r3, #3
 80040d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_W25_GPIO_Port, &GPIO_InitStruct);
 80040d8:	f107 0310 	add.w	r3, r7, #16
 80040dc:	4619      	mov	r1, r3
 80040de:	481c      	ldr	r0, [pc, #112]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 80040e0:	f002 fd3a 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_Pin */
  GPIO_InitStruct.Pin = DE_Pin;
 80040e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80040e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040ea:	2301      	movs	r3, #1
 80040ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040f2:	2302      	movs	r3, #2
 80040f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DE_GPIO_Port, &GPIO_InitStruct);
 80040f6:	f107 0310 	add.w	r3, r7, #16
 80040fa:	4619      	mov	r1, r3
 80040fc:	4813      	ldr	r0, [pc, #76]	@ (800414c <MX_GPIO_Init+0x1b8>)
 80040fe:	f002 fd2b 	bl	8006b58 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8004102:	2340      	movs	r3, #64	@ 0x40
 8004104:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004106:	4b13      	ldr	r3, [pc, #76]	@ (8004154 <MX_GPIO_Init+0x1c0>)
 8004108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800410a:	2301      	movs	r3, #1
 800410c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800410e:	f107 0310 	add.w	r3, r7, #16
 8004112:	4619      	mov	r1, r3
 8004114:	480e      	ldr	r0, [pc, #56]	@ (8004150 <MX_GPIO_Init+0x1bc>)
 8004116:	f002 fd1f 	bl	8006b58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 800411a:	2200      	movs	r2, #0
 800411c:	2101      	movs	r1, #1
 800411e:	2006      	movs	r0, #6
 8004120:	f002 f83d 	bl	800619e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004124:	2006      	movs	r0, #6
 8004126:	f002 f856 	bl	80061d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 7, 0);
 800412a:	2200      	movs	r2, #0
 800412c:	2107      	movs	r1, #7
 800412e:	2017      	movs	r0, #23
 8004130:	f002 f835 	bl	800619e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004134:	2017      	movs	r0, #23
 8004136:	f002 f84e 	bl	80061d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800413a:	bf00      	nop
 800413c:	3720      	adds	r7, #32
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40021000 	.word	0x40021000
 8004148:	40011000 	.word	0x40011000
 800414c:	40010800 	.word	0x40010800
 8004150:	40010c00 	.word	0x40010c00
 8004154:	10210000 	.word	0x10210000

08004158 <sendData_eth>:

/* USER CODE BEGIN 4 */
void sendData_eth (char *CMD, uint32_t data)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
	uint8_t cmd[6];
	cmd[0] = CMD[0];
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	723b      	strb	r3, [r7, #8]
	cmd[1] = data>>24&0xFF;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	0e1b      	lsrs	r3, r3, #24
 800416c:	b2db      	uxtb	r3, r3
 800416e:	727b      	strb	r3, [r7, #9]
	cmd[2] = data>>16&0xFF;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	0c1b      	lsrs	r3, r3, #16
 8004174:	b2db      	uxtb	r3, r3
 8004176:	72bb      	strb	r3, [r7, #10]
	cmd[3] = data>>8&0xFF;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	b2db      	uxtb	r3, r3
 800417e:	72fb      	strb	r3, [r7, #11]
	cmd[4] = data&0xFF;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	b2db      	uxtb	r3, r3
 8004184:	733b      	strb	r3, [r7, #12]
	send(SOCK_NUM,(uint8_t *) cmd, 5);
 8004186:	f107 0308 	add.w	r3, r7, #8
 800418a:	2205      	movs	r2, #5
 800418c:	4619      	mov	r1, r3
 800418e:	2000      	movs	r0, #0
 8004190:	f7fc fe2e 	bl	8000df0 <send>
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 8004194:	bf00      	nop
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <send_u8_eth>:
void send_u8_eth (char *CMD, uint8_t data)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	70fb      	strb	r3, [r7, #3]
//	char buf[10] = {0};
	uint8_t cmd[2];
	cmd[0] = CMD[0];
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	733b      	strb	r3, [r7, #12]
	cmd[1] = data;
 80041ae:	78fb      	ldrb	r3, [r7, #3]
 80041b0:	737b      	strb	r3, [r7, #13]
	send(SOCK_NUM,(uint8_t *) cmd, 2);
 80041b2:	f107 030c 	add.w	r3, r7, #12
 80041b6:	2202      	movs	r2, #2
 80041b8:	4619      	mov	r1, r3
 80041ba:	2000      	movs	r0, #0
 80041bc:	f7fc fe18 	bl	8000df0 <send>
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 80041c0:	bf00      	nop
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <sendString>:
void sendString (char *CMD, char *data)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
//	char buf[10] = {0};
	char cmd[5];
	strcpy(cmd,CMD);
 80041d2:	f107 0308 	add.w	r3, r7, #8
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	4618      	mov	r0, r3
 80041da:	f005 fcf5 	bl	8009bc8 <strcpy>
	strcat(cmd, data);
 80041de:	f107 0308 	add.w	r3, r7, #8
 80041e2:	6839      	ldr	r1, [r7, #0]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f005 fcbb 	bl	8009b60 <strcat>
//	cmd[1] = (data&0xFF000000)>>24;
//	cmd[2] = (data&0x00FF0000)>>16;
//	cmd[3] = (data&0x0000FF00)>>8;
//	cmd[4] = (data&0x000000FF)>>0;
	send(SOCK_NUM,(uint8_t *) cmd, strlen(cmd));
 80041ea:	f107 0308 	add.w	r3, r7, #8
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fb ffac 	bl	800014c <strlen>
 80041f4:	4603      	mov	r3, r0
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	f107 0308 	add.w	r3, r7, #8
 80041fc:	4619      	mov	r1, r3
 80041fe:	2000      	movs	r0, #0
 8004200:	f7fc fdf6 	bl	8000df0 <send>
//	sendto(0, cmd, 5, server_ip,port_server);// send UDP
}
 8004204:	bf00      	nop
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <sendData_eth_info>:
void sendData_eth_info (char *CMD, uint8_t *data)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b08a      	sub	sp, #40	@ 0x28
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
	char cx[27];
//	strcpy(cx,CMD);
//	strcat(cx, data);
	cx[0] = CMD[0];
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	733b      	strb	r3, [r7, #12]
	for (uint8_t i=0; i<26; i++)
 800421c:	2300      	movs	r3, #0
 800421e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004222:	e010      	b.n	8004246 <sendData_eth_info+0x3a>
	{
		cx[i+1] = data[i];
 8004224:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	441a      	add	r2, r3
 800422c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004230:	3301      	adds	r3, #1
 8004232:	7812      	ldrb	r2, [r2, #0]
 8004234:	3328      	adds	r3, #40	@ 0x28
 8004236:	443b      	add	r3, r7
 8004238:	f803 2c1c 	strb.w	r2, [r3, #-28]
	for (uint8_t i=0; i<26; i++)
 800423c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004240:	3301      	adds	r3, #1
 8004242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004246:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800424a:	2b19      	cmp	r3, #25
 800424c:	d9ea      	bls.n	8004224 <sendData_eth_info+0x18>
	}
	send(SOCK_NUM,(uint8_t *) cx, 27);
 800424e:	f107 030c 	add.w	r3, r7, #12
 8004252:	221b      	movs	r2, #27
 8004254:	4619      	mov	r1, r3
 8004256:	2000      	movs	r0, #0
 8004258:	f7fc fdca 	bl	8000df0 <send>
}
 800425c:	bf00      	nop
 800425e:	3728      	adds	r7, #40	@ 0x28
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <sendData_eth_CardID>:
void sendData_eth_CardID (char *CMD, user_info_t user)
{
 8004264:	b084      	sub	sp, #16
 8004266:	b580      	push	{r7, lr}
 8004268:	b086      	sub	sp, #24
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
 800426e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004272:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t cx[14];
//	strcpy(cx,CMD);
//	strcat(cx, data);
	cx[0] = CMD[0];
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	723b      	strb	r3, [r7, #8]
//	cx[1] = user.STT>>24|0xFF;
//	cx[2] = user.STT>>16|0xFF;
//	cx[3] = user.STT>>8|0xFF;
//	cx[4] = user.STT>>0|0xFF;
	cx[1] = 2;
 800427c:	2302      	movs	r3, #2
 800427e:	727b      	strb	r3, [r7, #9]
	cx[2] = user.cardID>>24&0xFF;
 8004280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004282:	0e1b      	lsrs	r3, r3, #24
 8004284:	b2db      	uxtb	r3, r3
 8004286:	72bb      	strb	r3, [r7, #10]
	cx[3] = user.cardID>>16&0xFF;
 8004288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428a:	0c1b      	lsrs	r3, r3, #16
 800428c:	b2db      	uxtb	r3, r3
 800428e:	72fb      	strb	r3, [r7, #11]
	cx[4] = user.cardID>>8&0xFF;
 8004290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004292:	0a1b      	lsrs	r3, r3, #8
 8004294:	b2db      	uxtb	r3, r3
 8004296:	733b      	strb	r3, [r7, #12]
	cx[5] = user.cardID>>0&0xFF;
 8004298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429a:	b2db      	uxtb	r3, r3
 800429c:	737b      	strb	r3, [r7, #13]
	cx[6] = user.permis[0];
 800429e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80042a2:	73bb      	strb	r3, [r7, #14]
	cx[7] = user.permis[1];
 80042a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80042a8:	73fb      	strb	r3, [r7, #15]
	cx[8] = user.permis[2];
 80042aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80042ae:	743b      	strb	r3, [r7, #16]
	cx[9] = user.permis[3];
 80042b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042b4:	747b      	strb	r3, [r7, #17]
	cx[10] = user.permis[4];
 80042b6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80042ba:	74bb      	strb	r3, [r7, #18]
	cx[11] = user.permis[5];
 80042bc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80042c0:	74fb      	strb	r3, [r7, #19]
	cx[12] = user.permis[6];
 80042c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80042c6:	753b      	strb	r3, [r7, #20]
	cx[13] = user.permis[7];
 80042c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80042cc:	757b      	strb	r3, [r7, #21]
	send(SOCK_NUM,(uint8_t *) cx, 14);
 80042ce:	f107 0308 	add.w	r3, r7, #8
 80042d2:	220e      	movs	r2, #14
 80042d4:	4619      	mov	r1, r3
 80042d6:	2000      	movs	r0, #0
 80042d8:	f7fc fd8a 	bl	8000df0 <send>
}
 80042dc:	bf00      	nop
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042e6:	b004      	add	sp, #16
 80042e8:	4770      	bx	lr
	...

080042ec <sendData_uart>:
void sendData_uart (char *CMD, uint8_t data)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	70fb      	strb	r3, [r7, #3]
	char cmd[2];
	cmd[0] = CMD[0];
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	733b      	strb	r3, [r7, #12]
	cmd[1] = data;
 80042fe:	78fb      	ldrb	r3, [r7, #3]
 8004300:	737b      	strb	r3, [r7, #13]
//	strcpy(cmd,CMD);
//	strcat(cmd,data);
	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_SET);
 8004302:	2201      	movs	r2, #1
 8004304:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004308:	480a      	ldr	r0, [pc, #40]	@ (8004334 <sendData_uart+0x48>)
 800430a:	f002 fdc0 	bl	8006e8e <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1,(uint8_t *) cmd, 2, 500);
 800430e:	f107 010c 	add.w	r1, r7, #12
 8004312:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004316:	2202      	movs	r2, #2
 8004318:	4807      	ldr	r0, [pc, #28]	@ (8004338 <sendData_uart+0x4c>)
 800431a:	f004 fc3d 	bl	8008b98 <HAL_UART_Transmit>
	// Pull RE Low to enable RX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 800431e:	2200      	movs	r2, #0
 8004320:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004324:	4803      	ldr	r0, [pc, #12]	@ (8004334 <sendData_uart+0x48>)
 8004326:	f002 fdb2 	bl	8006e8e <HAL_GPIO_WritePin>
}
 800432a:	bf00      	nop
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40010800 	.word	0x40010800
 8004338:	20000210 	.word	0x20000210

0800433c <sendString_uart>:
void sendString_uart (char *CMD)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
	char cmd[2];
	cmd[0] = CMD[0];
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	733b      	strb	r3, [r7, #12]
	cmd[1] =  CMD[1];
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	785b      	ldrb	r3, [r3, #1]
 800434e:	737b      	strb	r3, [r7, #13]
	cmd[2] =  CMD[2];
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	789b      	ldrb	r3, [r3, #2]
 8004354:	73bb      	strb	r3, [r7, #14]
	cmd[3] =  CMD[3];
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	78db      	ldrb	r3, [r3, #3]
 800435a:	73fb      	strb	r3, [r7, #15]
//	strcpy(cmd,CMD);
//	strcat(cmd,data);
	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_SET);
 800435c:	2201      	movs	r2, #1
 800435e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004362:	480a      	ldr	r0, [pc, #40]	@ (800438c <sendString_uart+0x50>)
 8004364:	f002 fd93 	bl	8006e8e <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1,(uint8_t *) cmd, 4, 500);
 8004368:	f107 010c 	add.w	r1, r7, #12
 800436c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004370:	2204      	movs	r2, #4
 8004372:	4807      	ldr	r0, [pc, #28]	@ (8004390 <sendString_uart+0x54>)
 8004374:	f004 fc10 	bl	8008b98 <HAL_UART_Transmit>
	// Pull RE Low to enable RX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 8004378:	2200      	movs	r2, #0
 800437a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800437e:	4803      	ldr	r0, [pc, #12]	@ (800438c <sendString_uart+0x50>)
 8004380:	f002 fd85 	bl	8006e8e <HAL_GPIO_WritePin>
}
 8004384:	bf00      	nop
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	40010800 	.word	0x40010800
 8004390:	20000210 	.word	0x20000210

08004394 <sendString_info_uart>:
void sendString_info_uart (uint8_t *CMD)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	@ 0x28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[27];
	cmd[0] = 0x52;
 800439c:	2352      	movs	r3, #82	@ 0x52
 800439e:	733b      	strb	r3, [r7, #12]
	for (uint8_t i=0; i<26; i++)
 80043a0:	2300      	movs	r3, #0
 80043a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80043a6:	e010      	b.n	80043ca <sendString_info_uart+0x36>
	{
		cmd[i+1] =  CMD[i];
 80043a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	441a      	add	r2, r3
 80043b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043b4:	3301      	adds	r3, #1
 80043b6:	7812      	ldrb	r2, [r2, #0]
 80043b8:	3328      	adds	r3, #40	@ 0x28
 80043ba:	443b      	add	r3, r7
 80043bc:	f803 2c1c 	strb.w	r2, [r3, #-28]
	for (uint8_t i=0; i<26; i++)
 80043c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043c4:	3301      	adds	r3, #1
 80043c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80043ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043ce:	2b19      	cmp	r3, #25
 80043d0:	d9ea      	bls.n	80043a8 <sendString_info_uart+0x14>
	}
//	strcpy(cmd,CMD);
//	strcat(cmd,data);
	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_SET);
 80043d2:	2201      	movs	r2, #1
 80043d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043d8:	480a      	ldr	r0, [pc, #40]	@ (8004404 <sendString_info_uart+0x70>)
 80043da:	f002 fd58 	bl	8006e8e <HAL_GPIO_WritePin>
	HAL_UART_Transmit(&huart1, cmd, 27, 1000);
 80043de:	f107 010c 	add.w	r1, r7, #12
 80043e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80043e6:	221b      	movs	r2, #27
 80043e8:	4807      	ldr	r0, [pc, #28]	@ (8004408 <sendString_info_uart+0x74>)
 80043ea:	f004 fbd5 	bl	8008b98 <HAL_UART_Transmit>
	// Pull RE Low to enable RX operation
	HAL_GPIO_WritePin(DE_GPIO_Port, DE_Pin, GPIO_PIN_RESET);
 80043ee:	2200      	movs	r2, #0
 80043f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043f4:	4803      	ldr	r0, [pc, #12]	@ (8004404 <sendString_info_uart+0x70>)
 80043f6:	f002 fd4a 	bl	8006e8e <HAL_GPIO_WritePin>
}
 80043fa:	bf00      	nop
 80043fc:	3728      	adds	r7, #40	@ 0x28
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	40010800 	.word	0x40010800
 8004408:	20000210 	.word	0x20000210

0800440c <save_data>:
void save_data()
{
 800440c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004410:	b096      	sub	sp, #88	@ 0x58
 8004412:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8004414:	f002 fa10 	bl	8006838 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInit, &SectorError);
 8004418:	4958      	ldr	r1, [pc, #352]	@ (800457c <save_data+0x170>)
 800441a:	4859      	ldr	r0, [pc, #356]	@ (8004580 <save_data+0x174>)
 800441c:	f002 faf4 	bl	8006a08 <HAL_FLASHEx_Erase>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC00, ip1);
 8004420:	4b58      	ldr	r3, [pc, #352]	@ (8004584 <save_data+0x178>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2200      	movs	r2, #0
 8004428:	461c      	mov	r4, r3
 800442a:	4615      	mov	r5, r2
 800442c:	4622      	mov	r2, r4
 800442e:	462b      	mov	r3, r5
 8004430:	4955      	ldr	r1, [pc, #340]	@ (8004588 <save_data+0x17c>)
 8004432:	2002      	movs	r0, #2
 8004434:	f002 f990 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC04, ip2);
 8004438:	4b54      	ldr	r3, [pc, #336]	@ (800458c <save_data+0x180>)
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2200      	movs	r2, #0
 8004440:	4698      	mov	r8, r3
 8004442:	4691      	mov	r9, r2
 8004444:	4642      	mov	r2, r8
 8004446:	464b      	mov	r3, r9
 8004448:	4951      	ldr	r1, [pc, #324]	@ (8004590 <save_data+0x184>)
 800444a:	2002      	movs	r0, #2
 800444c:	f002 f984 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC08, ip3);
 8004450:	4b50      	ldr	r3, [pc, #320]	@ (8004594 <save_data+0x188>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2200      	movs	r2, #0
 8004458:	469a      	mov	sl, r3
 800445a:	4693      	mov	fp, r2
 800445c:	4652      	mov	r2, sl
 800445e:	465b      	mov	r3, fp
 8004460:	494d      	ldr	r1, [pc, #308]	@ (8004598 <save_data+0x18c>)
 8004462:	2002      	movs	r0, #2
 8004464:	f002 f978 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC0C, ip4);
 8004468:	4b4c      	ldr	r3, [pc, #304]	@ (800459c <save_data+0x190>)
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2200      	movs	r2, #0
 8004470:	653b      	str	r3, [r7, #80]	@ 0x50
 8004472:	657a      	str	r2, [r7, #84]	@ 0x54
 8004474:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004478:	4949      	ldr	r1, [pc, #292]	@ (80045a0 <save_data+0x194>)
 800447a:	2002      	movs	r0, #2
 800447c:	f002 f96c 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC10, port_client);
 8004480:	4b48      	ldr	r3, [pc, #288]	@ (80045a4 <save_data+0x198>)
 8004482:	881b      	ldrh	r3, [r3, #0]
 8004484:	b29b      	uxth	r3, r3
 8004486:	2200      	movs	r2, #0
 8004488:	64bb      	str	r3, [r7, #72]	@ 0x48
 800448a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800448c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004490:	4945      	ldr	r1, [pc, #276]	@ (80045a8 <save_data+0x19c>)
 8004492:	2002      	movs	r0, #2
 8004494:	f002 f960 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC14, ip_server1);
 8004498:	4b44      	ldr	r3, [pc, #272]	@ (80045ac <save_data+0x1a0>)
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2200      	movs	r2, #0
 80044a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80044a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044a8:	4941      	ldr	r1, [pc, #260]	@ (80045b0 <save_data+0x1a4>)
 80044aa:	2002      	movs	r0, #2
 80044ac:	f002 f954 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC18, ip_server2);
 80044b0:	4b40      	ldr	r3, [pc, #256]	@ (80045b4 <save_data+0x1a8>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2200      	movs	r2, #0
 80044b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80044c0:	493d      	ldr	r1, [pc, #244]	@ (80045b8 <save_data+0x1ac>)
 80044c2:	2002      	movs	r0, #2
 80044c4:	f002 f948 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC1C, ip_server3);
 80044c8:	4b3c      	ldr	r3, [pc, #240]	@ (80045bc <save_data+0x1b0>)
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2200      	movs	r2, #0
 80044d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80044d2:	637a      	str	r2, [r7, #52]	@ 0x34
 80044d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80044d8:	4939      	ldr	r1, [pc, #228]	@ (80045c0 <save_data+0x1b4>)
 80044da:	2002      	movs	r0, #2
 80044dc:	f002 f93c 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC20, ip_server4);
 80044e0:	4b38      	ldr	r3, [pc, #224]	@ (80045c4 <save_data+0x1b8>)
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2200      	movs	r2, #0
 80044e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044f0:	4935      	ldr	r1, [pc, #212]	@ (80045c8 <save_data+0x1bc>)
 80044f2:	2002      	movs	r0, #2
 80044f4:	f002 f930 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC24, port_server);
 80044f8:	4b34      	ldr	r3, [pc, #208]	@ (80045cc <save_data+0x1c0>)
 80044fa:	881b      	ldrh	r3, [r3, #0]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2200      	movs	r2, #0
 8004500:	623b      	str	r3, [r7, #32]
 8004502:	627a      	str	r2, [r7, #36]	@ 0x24
 8004504:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004508:	4931      	ldr	r1, [pc, #196]	@ (80045d0 <save_data+0x1c4>)
 800450a:	2002      	movs	r0, #2
 800450c:	f002 f924 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC28, time_delay);
 8004510:	4b30      	ldr	r3, [pc, #192]	@ (80045d4 <save_data+0x1c8>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2200      	movs	r2, #0
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	61fa      	str	r2, [r7, #28]
 800451c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004520:	492d      	ldr	r1, [pc, #180]	@ (80045d8 <save_data+0x1cc>)
 8004522:	2002      	movs	r0, #2
 8004524:	f002 f918 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC2C, elevator_mode);
 8004528:	4b2c      	ldr	r3, [pc, #176]	@ (80045dc <save_data+0x1d0>)
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2200      	movs	r2, #0
 8004530:	613b      	str	r3, [r7, #16]
 8004532:	617a      	str	r2, [r7, #20]
 8004534:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004538:	4929      	ldr	r1, [pc, #164]	@ (80045e0 <save_data+0x1d4>)
 800453a:	2002      	movs	r0, #2
 800453c:	f002 f90c 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC30, lock_default_1);
 8004540:	4b28      	ldr	r3, [pc, #160]	@ (80045e4 <save_data+0x1d8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2200      	movs	r2, #0
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	60fa      	str	r2, [r7, #12]
 800454a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800454e:	4926      	ldr	r1, [pc, #152]	@ (80045e8 <save_data+0x1dc>)
 8004550:	2002      	movs	r0, #2
 8004552:	f002 f901 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, 0x0800FC34, lock_default_2);
 8004556:	4b25      	ldr	r3, [pc, #148]	@ (80045ec <save_data+0x1e0>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2200      	movs	r2, #0
 800455c:	603b      	str	r3, [r7, #0]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004564:	4922      	ldr	r1, [pc, #136]	@ (80045f0 <save_data+0x1e4>)
 8004566:	2002      	movs	r0, #2
 8004568:	f002 f8f6 	bl	8006758 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 800456c:	f002 f98a 	bl	8006884 <HAL_FLASH_Lock>
}
 8004570:	bf00      	nop
 8004572:	3758      	adds	r7, #88	@ 0x58
 8004574:	46bd      	mov	sp, r7
 8004576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457a:	bf00      	nop
 800457c:	20000780 	.word	0x20000780
 8004580:	2000008c 	.word	0x2000008c
 8004584:	20000714 	.word	0x20000714
 8004588:	0800fc00 	.word	0x0800fc00
 800458c:	20000715 	.word	0x20000715
 8004590:	0800fc04 	.word	0x0800fc04
 8004594:	20000716 	.word	0x20000716
 8004598:	0800fc08 	.word	0x0800fc08
 800459c:	20000717 	.word	0x20000717
 80045a0:	0800fc0c 	.word	0x0800fc0c
 80045a4:	2000077c 	.word	0x2000077c
 80045a8:	0800fc10 	.word	0x0800fc10
 80045ac:	20000718 	.word	0x20000718
 80045b0:	0800fc14 	.word	0x0800fc14
 80045b4:	20000719 	.word	0x20000719
 80045b8:	0800fc18 	.word	0x0800fc18
 80045bc:	2000071a 	.word	0x2000071a
 80045c0:	0800fc1c 	.word	0x0800fc1c
 80045c4:	2000071b 	.word	0x2000071b
 80045c8:	0800fc20 	.word	0x0800fc20
 80045cc:	2000077a 	.word	0x2000077a
 80045d0:	0800fc24 	.word	0x0800fc24
 80045d4:	20000708 	.word	0x20000708
 80045d8:	0800fc28 	.word	0x0800fc28
 80045dc:	2000073a 	.word	0x2000073a
 80045e0:	0800fc2c 	.word	0x0800fc2c
 80045e4:	200008a0 	.word	0x200008a0
 80045e8:	0800fc30 	.word	0x0800fc30
 80045ec:	200008a4 	.word	0x200008a4
 80045f0:	0800fc34 	.word	0x0800fc34

080045f4 <binary_search>:

user_info_t binary_search(uint32_t Number_card, uint32_t code)
{
 80045f4:	b5b0      	push	{r4, r5, r7, lr}
 80045f6:	b094      	sub	sp, #80	@ 0x50
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
	uint32_t low = 1, high = Number_card;
 8004600:	2301      	movs	r3, #1
 8004602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	64bb      	str	r3, [r7, #72]	@ 0x48
	user_info_t user_0={0}, user_compare;
 8004608:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
 8004618:	615a      	str	r2, [r3, #20]

    while (low <= high) {
 800461a:	e031      	b.n	8004680 <binary_search+0x8c>
    	uint32_t mid = (low + high) / 2;
 800461c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800461e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004620:	4413      	add	r3, r2
 8004622:	085b      	lsrs	r3, r3, #1
 8004624:	647b      	str	r3, [r7, #68]	@ 0x44
		W25Q_FastRead((mid-1)/16, ((mid-1)%16)*sizeof(user_info_t), sizeof(user_info_t), (uint8_t *)&user_compare);
 8004626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004628:	3b01      	subs	r3, #1
 800462a:	0918      	lsrs	r0, r3, #4
 800462c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800462e:	3b01      	subs	r3, #1
 8004630:	b2db      	uxtb	r3, r3
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	b2db      	uxtb	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	0052      	lsls	r2, r2, #1
 800463c:	4413      	add	r3, r2
 800463e:	00db      	lsls	r3, r3, #3
 8004640:	b2d9      	uxtb	r1, r3
 8004642:	f107 0314 	add.w	r3, r7, #20
 8004646:	2218      	movs	r2, #24
 8004648:	f7fd fabc 	bl	8001bc4 <W25Q_FastRead>
        if (user_compare.cardID == code) {
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	429a      	cmp	r2, r3
 8004652:	d10a      	bne.n	800466a <binary_search+0x76>
            return user_compare;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	461d      	mov	r5, r3
 8004658:	f107 0414 	add.w	r4, r7, #20
 800465c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800465e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004660:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004664:	e885 0003 	stmia.w	r5, {r0, r1}
 8004668:	e018      	b.n	800469c <binary_search+0xa8>
        } else if (user_compare.cardID < code) {
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	429a      	cmp	r2, r3
 8004670:	d903      	bls.n	800467a <binary_search+0x86>
            low = mid + 1;
 8004672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004674:	3301      	adds	r3, #1
 8004676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004678:	e002      	b.n	8004680 <binary_search+0x8c>
        } else {
            high = mid - 1;
 800467a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800467c:	3b01      	subs	r3, #1
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
    while (low <= high) {
 8004680:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004684:	429a      	cmp	r2, r3
 8004686:	d9c9      	bls.n	800461c <binary_search+0x28>
        }
    }
    return user_0;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	461d      	mov	r5, r3
 800468c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8004690:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004692:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004694:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004698:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	3750      	adds	r7, #80	@ 0x50
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bdb0      	pop	{r4, r5, r7, pc}

080046a4 <new_card_update>:
void new_card_update(uint8_t *data, bool *input, uint32_t *input_timer)
{
 80046a4:	b590      	push	{r4, r7, lr}
 80046a6:	b087      	sub	sp, #28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
	for (uint8_t i=0; i<8; i++)
 80046b0:	2300      	movs	r3, #0
 80046b2:	75fb      	strb	r3, [r7, #23]
 80046b4:	e02b      	b.n	800470e <new_card_update+0x6a>
	{
		for (uint8_t j=0; j<8; j++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	75bb      	strb	r3, [r7, #22]
 80046ba:	e022      	b.n	8004702 <new_card_update+0x5e>
		{
			if((data[i]>>j)&0x01)//2 + i
 80046bc:	7dfb      	ldrb	r3, [r7, #23]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	4413      	add	r3, r2
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	7dbb      	ldrb	r3, [r7, #22]
 80046c8:	fa42 f303 	asr.w	r3, r2, r3
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d013      	beq.n	80046fc <new_card_update+0x58>
			{
				input[i*8+j] = true;
 80046d4:	7dfb      	ldrb	r3, [r7, #23]
 80046d6:	00da      	lsls	r2, r3, #3
 80046d8:	7dbb      	ldrb	r3, [r7, #22]
 80046da:	4413      	add	r3, r2
 80046dc:	461a      	mov	r2, r3
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	4413      	add	r3, r2
 80046e2:	2201      	movs	r2, #1
 80046e4:	701a      	strb	r2, [r3, #0]
				input_timer[i*8+j] = HAL_GetTick();
 80046e6:	7dfb      	ldrb	r3, [r7, #23]
 80046e8:	00da      	lsls	r2, r3, #3
 80046ea:	7dbb      	ldrb	r3, [r7, #22]
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	18d4      	adds	r4, r2, r3
 80046f4:	f000 fd62 	bl	80051bc <HAL_GetTick>
 80046f8:	4603      	mov	r3, r0
 80046fa:	6023      	str	r3, [r4, #0]
		for (uint8_t j=0; j<8; j++)
 80046fc:	7dbb      	ldrb	r3, [r7, #22]
 80046fe:	3301      	adds	r3, #1
 8004700:	75bb      	strb	r3, [r7, #22]
 8004702:	7dbb      	ldrb	r3, [r7, #22]
 8004704:	2b07      	cmp	r3, #7
 8004706:	d9d9      	bls.n	80046bc <new_card_update+0x18>
	for (uint8_t i=0; i<8; i++)
 8004708:	7dfb      	ldrb	r3, [r7, #23]
 800470a:	3301      	adds	r3, #1
 800470c:	75fb      	strb	r3, [r7, #23]
 800470e:	7dfb      	ldrb	r3, [r7, #23]
 8004710:	2b07      	cmp	r3, #7
 8004712:	d9d0      	bls.n	80046b6 <new_card_update+0x12>
			}
		}
	}
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop
 8004718:	371c      	adds	r7, #28
 800471a:	46bd      	mov	sp, r7
 800471c:	bd90      	pop	{r4, r7, pc}

0800471e <shift_left_1bit>:
void shift_left_1bit( uint8_t input[8], uint8_t output[8])
{
 800471e:	b480      	push	{r7}
 8004720:	b087      	sub	sp, #28
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	6039      	str	r1, [r7, #0]
    uint8_t carry = 0;  // Khi to carry ban u
 8004728:	2300      	movs	r3, #0
 800472a:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 8; i++)
 800472c:	2300      	movs	r3, #0
 800472e:	613b      	str	r3, [r7, #16]
 8004730:	e01a      	b.n	8004768 <shift_left_1bit+0x4a>
    {
        // Ly bit MSB ca byte hin ti trc khi dch
        uint8_t new_carry = (input[i] >> 7) & 0x01;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	4413      	add	r3, r2
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	09db      	lsrs	r3, r3, #7
 800473c:	73fb      	strb	r3, [r7, #15]
        // Dch tri 1 bit v kt hp vi carry t byte trc
        output[i] = (input[i] << 1) | carry;
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	4413      	add	r3, r2
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	b25b      	sxtb	r3, r3
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	b25a      	sxtb	r2, r3
 800474c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004750:	4313      	orrs	r3, r2
 8004752:	b259      	sxtb	r1, r3
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	683a      	ldr	r2, [r7, #0]
 8004758:	4413      	add	r3, r2
 800475a:	b2ca      	uxtb	r2, r1
 800475c:	701a      	strb	r2, [r3, #0]
        // Cp nht carry cho byte tip theo
        carry = new_carry;
 800475e:	7bfb      	ldrb	r3, [r7, #15]
 8004760:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 8; i++)
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	3301      	adds	r3, #1
 8004766:	613b      	str	r3, [r7, #16]
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	2b07      	cmp	r3, #7
 800476c:	dde1      	ble.n	8004732 <shift_left_1bit+0x14>
    }
}
 800476e:	bf00      	nop
 8004770:	bf00      	nop
 8004772:	371c      	adds	r7, #28
 8004774:	46bd      	mov	sp, r7
 8004776:	bc80      	pop	{r7}
 8004778:	4770      	bx	lr

0800477a <calculate_data_can>:
void calculate_data_can(bool *input, uint32_t *input_timer, uint8_t *data_can, uint8_t *lock_df, uint8_t delay_time, uint8_t *counter_start)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b088      	sub	sp, #32
 800477e:	af00      	add	r7, sp, #0
 8004780:	60f8      	str	r0, [r7, #12]
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
 8004786:	603b      	str	r3, [r7, #0]
	uint8_t data[8] = {0};
 8004788:	f107 0310 	add.w	r3, r7, #16
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	605a      	str	r2, [r3, #4]
	if (*counter_start < delay_time)
 8004792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800479a:	429a      	cmp	r2, r3
 800479c:	d948      	bls.n	8004830 <calculate_data_can+0xb6>
	{
		for (uint8_t i=0; i<8; i++)
 800479e:	2300      	movs	r3, #0
 80047a0:	77fb      	strb	r3, [r7, #31]
 80047a2:	e040      	b.n	8004826 <calculate_data_can+0xac>
		{
			for (uint8_t j=0; j<8; j++)
 80047a4:	2300      	movs	r3, #0
 80047a6:	77bb      	strb	r3, [r7, #30]
 80047a8:	e031      	b.n	800480e <calculate_data_can+0x94>
			{
				if (input_timer[i*8+j] == 0)
 80047aa:	7ffb      	ldrb	r3, [r7, #31]
 80047ac:	00da      	lsls	r2, r3, #3
 80047ae:	7fbb      	ldrb	r3, [r7, #30]
 80047b0:	4413      	add	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	4413      	add	r3, r2
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d11f      	bne.n	80047fe <calculate_data_can+0x84>
				{
					if ((lock_df[i]>>j)&0x01)
 80047be:	7ffb      	ldrb	r3, [r7, #31]
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	4413      	add	r3, r2
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	461a      	mov	r2, r3
 80047c8:	7fbb      	ldrb	r3, [r7, #30]
 80047ca:	fa42 f303 	asr.w	r3, r2, r3
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <calculate_data_can+0x70>
					{
						input[i*8+j] = true;
 80047d6:	7ffb      	ldrb	r3, [r7, #31]
 80047d8:	00da      	lsls	r2, r3, #3
 80047da:	7fbb      	ldrb	r3, [r7, #30]
 80047dc:	4413      	add	r3, r2
 80047de:	461a      	mov	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	2201      	movs	r2, #1
 80047e6:	701a      	strb	r2, [r3, #0]
 80047e8:	e00e      	b.n	8004808 <calculate_data_can+0x8e>
					} else
					{
						input[i*8+j] = false;
 80047ea:	7ffb      	ldrb	r3, [r7, #31]
 80047ec:	00da      	lsls	r2, r3, #3
 80047ee:	7fbb      	ldrb	r3, [r7, #30]
 80047f0:	4413      	add	r3, r2
 80047f2:	461a      	mov	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	2200      	movs	r2, #0
 80047fa:	701a      	strb	r2, [r3, #0]
 80047fc:	e004      	b.n	8004808 <calculate_data_can+0x8e>
					}
				} else
				{
					*counter_start = delay_time;
 80047fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004800:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004804:	701a      	strb	r2, [r3, #0]
					break;
 8004806:	e005      	b.n	8004814 <calculate_data_can+0x9a>
			for (uint8_t j=0; j<8; j++)
 8004808:	7fbb      	ldrb	r3, [r7, #30]
 800480a:	3301      	adds	r3, #1
 800480c:	77bb      	strb	r3, [r7, #30]
 800480e:	7fbb      	ldrb	r3, [r7, #30]
 8004810:	2b07      	cmp	r3, #7
 8004812:	d9ca      	bls.n	80047aa <calculate_data_can+0x30>
				}
			}
			if (*counter_start == delay_time) break;
 8004814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800481c:	429a      	cmp	r2, r3
 800481e:	d006      	beq.n	800482e <calculate_data_can+0xb4>
		for (uint8_t i=0; i<8; i++)
 8004820:	7ffb      	ldrb	r3, [r7, #31]
 8004822:	3301      	adds	r3, #1
 8004824:	77fb      	strb	r3, [r7, #31]
 8004826:	7ffb      	ldrb	r3, [r7, #31]
 8004828:	2b07      	cmp	r3, #7
 800482a:	d9bb      	bls.n	80047a4 <calculate_data_can+0x2a>
 800482c:	e000      	b.n	8004830 <calculate_data_can+0xb6>
			if (*counter_start == delay_time) break;
 800482e:	bf00      	nop
		}
	}
	if (*counter_start >= delay_time)
 8004830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004838:	429a      	cmp	r2, r3
 800483a:	d848      	bhi.n	80048ce <calculate_data_can+0x154>
	{
		for (uint8_t i=0; i<8; i++)
 800483c:	2300      	movs	r3, #0
 800483e:	777b      	strb	r3, [r7, #29]
 8004840:	e042      	b.n	80048c8 <calculate_data_can+0x14e>
		{
			for (uint8_t j=0; j<8; j++)
 8004842:	2300      	movs	r3, #0
 8004844:	773b      	strb	r3, [r7, #28]
 8004846:	e039      	b.n	80048bc <calculate_data_can+0x142>
			{
				if (((lock_df[i]>>j)&0x01) && (abs(HAL_GetTick() - input_timer[i*8+j]) > delay_time*1000))
 8004848:	7f7b      	ldrb	r3, [r7, #29]
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	4413      	add	r3, r2
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	7f3b      	ldrb	r3, [r7, #28]
 8004854:	fa42 f303 	asr.w	r3, r2, r3
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d021      	beq.n	80048a4 <calculate_data_can+0x12a>
 8004860:	f000 fcac 	bl	80051bc <HAL_GetTick>
 8004864:	4601      	mov	r1, r0
 8004866:	7f7b      	ldrb	r3, [r7, #29]
 8004868:	00da      	lsls	r2, r3, #3
 800486a:	7f3b      	ldrb	r3, [r7, #28]
 800486c:	4413      	add	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	4413      	add	r3, r2
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	1acb      	subs	r3, r1, r3
 8004878:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800487c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004880:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004884:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004888:	fb01 f303 	mul.w	r3, r1, r3
 800488c:	429a      	cmp	r2, r3
 800488e:	dd09      	ble.n	80048a4 <calculate_data_can+0x12a>
				{
					input[i*8+j] = true;
 8004890:	7f7b      	ldrb	r3, [r7, #29]
 8004892:	00da      	lsls	r2, r3, #3
 8004894:	7f3b      	ldrb	r3, [r7, #28]
 8004896:	4413      	add	r3, r2
 8004898:	461a      	mov	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	4413      	add	r3, r2
 800489e:	2201      	movs	r2, #1
 80048a0:	701a      	strb	r2, [r3, #0]
 80048a2:	e008      	b.n	80048b6 <calculate_data_can+0x13c>
				} else
				{
					input[i*8+j] = false;
 80048a4:	7f7b      	ldrb	r3, [r7, #29]
 80048a6:	00da      	lsls	r2, r3, #3
 80048a8:	7f3b      	ldrb	r3, [r7, #28]
 80048aa:	4413      	add	r3, r2
 80048ac:	461a      	mov	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4413      	add	r3, r2
 80048b2:	2200      	movs	r2, #0
 80048b4:	701a      	strb	r2, [r3, #0]
			for (uint8_t j=0; j<8; j++)
 80048b6:	7f3b      	ldrb	r3, [r7, #28]
 80048b8:	3301      	adds	r3, #1
 80048ba:	773b      	strb	r3, [r7, #28]
 80048bc:	7f3b      	ldrb	r3, [r7, #28]
 80048be:	2b07      	cmp	r3, #7
 80048c0:	d9c2      	bls.n	8004848 <calculate_data_can+0xce>
		for (uint8_t i=0; i<8; i++)
 80048c2:	7f7b      	ldrb	r3, [r7, #29]
 80048c4:	3301      	adds	r3, #1
 80048c6:	777b      	strb	r3, [r7, #29]
 80048c8:	7f7b      	ldrb	r3, [r7, #29]
 80048ca:	2b07      	cmp	r3, #7
 80048cc:	d9b9      	bls.n	8004842 <calculate_data_can+0xc8>
				}
			}
		}
	}
	for (uint8_t i=0; i<8; i++)
 80048ce:	2300      	movs	r3, #0
 80048d0:	76fb      	strb	r3, [r7, #27]
 80048d2:	e026      	b.n	8004922 <calculate_data_can+0x1a8>
	{
		for (uint8_t j=0; j<8; j++)
 80048d4:	2300      	movs	r3, #0
 80048d6:	76bb      	strb	r3, [r7, #26]
 80048d8:	e01d      	b.n	8004916 <calculate_data_can+0x19c>
		{
			data[i] |= input[i*8+j]<<j;
 80048da:	7efb      	ldrb	r3, [r7, #27]
 80048dc:	3320      	adds	r3, #32
 80048de:	443b      	add	r3, r7
 80048e0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80048e4:	b25a      	sxtb	r2, r3
 80048e6:	7efb      	ldrb	r3, [r7, #27]
 80048e8:	00d9      	lsls	r1, r3, #3
 80048ea:	7ebb      	ldrb	r3, [r7, #26]
 80048ec:	440b      	add	r3, r1
 80048ee:	4619      	mov	r1, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	440b      	add	r3, r1
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	4619      	mov	r1, r3
 80048f8:	7ebb      	ldrb	r3, [r7, #26]
 80048fa:	fa01 f303 	lsl.w	r3, r1, r3
 80048fe:	b25b      	sxtb	r3, r3
 8004900:	4313      	orrs	r3, r2
 8004902:	b25a      	sxtb	r2, r3
 8004904:	7efb      	ldrb	r3, [r7, #27]
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	3320      	adds	r3, #32
 800490a:	443b      	add	r3, r7
 800490c:	f803 2c10 	strb.w	r2, [r3, #-16]
		for (uint8_t j=0; j<8; j++)
 8004910:	7ebb      	ldrb	r3, [r7, #26]
 8004912:	3301      	adds	r3, #1
 8004914:	76bb      	strb	r3, [r7, #26]
 8004916:	7ebb      	ldrb	r3, [r7, #26]
 8004918:	2b07      	cmp	r3, #7
 800491a:	d9de      	bls.n	80048da <calculate_data_can+0x160>
	for (uint8_t i=0; i<8; i++)
 800491c:	7efb      	ldrb	r3, [r7, #27]
 800491e:	3301      	adds	r3, #1
 8004920:	76fb      	strb	r3, [r7, #27]
 8004922:	7efb      	ldrb	r3, [r7, #27]
 8004924:	2b07      	cmp	r3, #7
 8004926:	d9d5      	bls.n	80048d4 <calculate_data_can+0x15a>
		}
	}
	shift_left_1bit(data, data_can);
 8004928:	f107 0310 	add.w	r3, r7, #16
 800492c:	6879      	ldr	r1, [r7, #4]
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff fef5 	bl	800471e <shift_left_1bit>
}
 8004934:	bf00      	nop
 8004936:	3720      	adds	r7, #32
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <reconect_eth>:
uint8_t reconect_eth(uint8_t sn)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
//	bool linkport = false;
	uint8_t Status_SN;
	Status_SN = getSn_SR(sn);
 8004946:	79fb      	ldrb	r3, [r7, #7]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	3301      	adds	r3, #1
 800494c:	00db      	lsls	r3, r3, #3
 800494e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8004952:	4618      	mov	r0, r3
 8004954:	f7fb fc02 	bl	800015c <WIZCHIP_READ>
 8004958:	4603      	mov	r3, r0
 800495a:	73fb      	strb	r3, [r7, #15]
	if (wizphy_getphylink() == PHY_LINK_OFF)
 800495c:	f7fc ff19 	bl	8001792 <wizphy_getphylink>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d109      	bne.n	800497a <reconect_eth+0x3e>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_RESET);
 8004966:	2200      	movs	r2, #0
 8004968:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800496c:	4826      	ldr	r0, [pc, #152]	@ (8004a08 <reconect_eth+0xcc>)
 800496e:	f002 fa8e 	bl	8006e8e <HAL_GPIO_WritePin>
//		close(sn);
		disconnect(sn);
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	4618      	mov	r0, r3
 8004976:	f7fc f9b7 	bl	8000ce8 <disconnect>
	}
	if (Status_SN == SOCK_CLOSE_WAIT)
 800497a:	7bfb      	ldrb	r3, [r7, #15]
 800497c:	2b1c      	cmp	r3, #28
 800497e:	d109      	bne.n	8004994 <reconect_eth+0x58>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_RESET);
 8004980:	2200      	movs	r2, #0
 8004982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004986:	4820      	ldr	r0, [pc, #128]	@ (8004a08 <reconect_eth+0xcc>)
 8004988:	f002 fa81 	bl	8006e8e <HAL_GPIO_WritePin>
//		close(sn);
		disconnect(sn);
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	4618      	mov	r0, r3
 8004990:	f7fc f9aa 	bl	8000ce8 <disconnect>
	}
	if (wizphy_getphylink() == PHY_LINK_ON && Status_SN == SOCK_CLOSED)
 8004994:	f7fc fefd 	bl	8001792 <wizphy_getphylink>
 8004998:	4603      	mov	r3, r0
 800499a:	2b01      	cmp	r3, #1
 800499c:	d11b      	bne.n	80049d6 <reconect_eth+0x9a>
 800499e:	7bfb      	ldrb	r3, [r7, #15]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d118      	bne.n	80049d6 <reconect_eth+0x9a>
	{

		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_RESET);
 80049a4:	2200      	movs	r2, #0
 80049a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049aa:	4817      	ldr	r0, [pc, #92]	@ (8004a08 <reconect_eth+0xcc>)
 80049ac:	f002 fa6f 	bl	8006e8e <HAL_GPIO_WritePin>
		socket(sn, Sn_MR_TCP, port_client, SF_TCP_NODELAY);
 80049b0:	4b16      	ldr	r3, [pc, #88]	@ (8004a0c <reconect_eth+0xd0>)
 80049b2:	881a      	ldrh	r2, [r3, #0]
 80049b4:	79f8      	ldrb	r0, [r7, #7]
 80049b6:	2320      	movs	r3, #32
 80049b8:	2101      	movs	r1, #1
 80049ba:	f7fb ff1f 	bl	80007fc <socket>
		connect(sn, server_ip, port_server);
 80049be:	4b14      	ldr	r3, [pc, #80]	@ (8004a10 <reconect_eth+0xd4>)
 80049c0:	881a      	ldrh	r2, [r3, #0]
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	4913      	ldr	r1, [pc, #76]	@ (8004a14 <reconect_eth+0xd8>)
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7fc f8a6 	bl	8000b18 <connect>
		counter_reset++;
 80049cc:	4b12      	ldr	r3, [pc, #72]	@ (8004a18 <reconect_eth+0xdc>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3301      	adds	r3, #1
 80049d2:	4a11      	ldr	r2, [pc, #68]	@ (8004a18 <reconect_eth+0xdc>)
 80049d4:	6013      	str	r3, [r2, #0]
	}
	Status_SN = getSn_SR(sn);
 80049d6:	79fb      	ldrb	r3, [r7, #7]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	3301      	adds	r3, #1
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fb fbba 	bl	800015c <WIZCHIP_READ>
 80049e8:	4603      	mov	r3, r0
 80049ea:	73fb      	strb	r3, [r7, #15]
	if (Status_SN == SOCK_ESTABLISHED)
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
 80049ee:	2b17      	cmp	r3, #23
 80049f0:	d105      	bne.n	80049fe <reconect_eth+0xc2>
	{
		HAL_GPIO_WritePin(LED_STT_ETH_GPIO_Port, LED_STT_ETH_Pin, GPIO_PIN_SET);
 80049f2:	2201      	movs	r2, #1
 80049f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049f8:	4803      	ldr	r0, [pc, #12]	@ (8004a08 <reconect_eth+0xcc>)
 80049fa:	f002 fa48 	bl	8006e8e <HAL_GPIO_WritePin>
	}
	return Status_SN;
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40011000 	.word	0x40011000
 8004a0c:	2000077c 	.word	0x2000077c
 8004a10:	2000077a 	.word	0x2000077a
 8004a14:	20000704 	.word	0x20000704
 8004a18:	200008c8 	.word	0x200008c8

08004a1c <Set_speed_can>:

void Set_speed_can(uint8_t speed)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08c      	sub	sp, #48	@ 0x30
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	71fb      	strb	r3, [r7, #7]
	if (speed == 0)// 100kps
 8004a26:	79fb      	ldrb	r3, [r7, #7]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10b      	bne.n	8004a44 <Set_speed_can+0x28>
	{
		hcan.Init.Prescaler = 30;
 8004a2c:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a2e:	221e      	movs	r2, #30
 8004a30:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 8004a32:	4b2b      	ldr	r3, [pc, #172]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a34:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004a38:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8004a3a:	4b29      	ldr	r3, [pc, #164]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a3c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004a40:	615a      	str	r2, [r3, #20]
 8004a42:	e01c      	b.n	8004a7e <Set_speed_can+0x62>
	} else if (speed == 1)// 50kps
 8004a44:	79fb      	ldrb	r3, [r7, #7]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10b      	bne.n	8004a62 <Set_speed_can+0x46>
	{
		hcan.Init.Prescaler = 40;
 8004a4a:	4b25      	ldr	r3, [pc, #148]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a4c:	2228      	movs	r2, #40	@ 0x28
 8004a4e:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8004a50:	4b23      	ldr	r3, [pc, #140]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a52:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8004a56:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8004a58:	4b21      	ldr	r3, [pc, #132]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a5a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004a5e:	615a      	str	r2, [r3, #20]
 8004a60:	e00d      	b.n	8004a7e <Set_speed_can+0x62>
	} else if (speed == 2)// 25kps
 8004a62:	79fb      	ldrb	r3, [r7, #7]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d10a      	bne.n	8004a7e <Set_speed_can+0x62>
	{
		hcan.Init.Prescaler = 60;
 8004a68:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a6a:	223c      	movs	r2, #60	@ 0x3c
 8004a6c:	605a      	str	r2, [r3, #4]
		hcan.Init.TimeSeg1 = CAN_BS1_16TQ;
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a70:	f44f 2270 	mov.w	r2, #983040	@ 0xf0000
 8004a74:	611a      	str	r2, [r3, #16]
		hcan.Init.TimeSeg2 = CAN_BS2_7TQ;
 8004a76:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a78:	f44f 02c0 	mov.w	r2, #6291456	@ 0x600000
 8004a7c:	615a      	str	r2, [r3, #20]
	}
	hcan.Init.AutoRetransmission = ENABLE;
 8004a7e:	4b18      	ldr	r3, [pc, #96]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a80:	2201      	movs	r2, #1
 8004a82:	76da      	strb	r2, [r3, #27]
	hcan.Init.SyncJumpWidth = CAN_SJW_3TQ;
 8004a84:	4b16      	ldr	r3, [pc, #88]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a86:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004a8a:	60da      	str	r2, [r3, #12]
	HAL_CAN_Init(&hcan);
 8004a8c:	4814      	ldr	r0, [pc, #80]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004a8e:	f000 fbe1 	bl	8005254 <HAL_CAN_Init>

	CAN_FilterTypeDef canfilterconfig;
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8004a92:	2301      	movs	r3, #1
 8004a94:	62bb      	str	r3, [r7, #40]	@ 0x28
	canfilterconfig.FilterBank = 0;
 8004a96:	2300      	movs	r3, #0
 8004a98:	61fb      	str	r3, [r7, #28]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterIdHigh = 0x740<<5;
 8004a9e:	f44f 4368 	mov.w	r3, #59392	@ 0xe800
 8004aa2:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterIdLow = 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMaskIdHigh = 0xFFF<<5;
 8004aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae4 <Set_speed_can+0xc8>)
 8004aaa:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterMaskIdLow = 6;
 8004aac:	2306      	movs	r3, #6
 8004aae:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	627b      	str	r3, [r7, #36]	@ 0x24
	canfilterconfig.SlaveStartFilterBank = 13;
 8004ab8:	230d      	movs	r3, #13
 8004aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8004abc:	f107 0308 	add.w	r3, r7, #8
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4807      	ldr	r0, [pc, #28]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004ac4:	f000 fcc1 	bl	800544a <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&hcan);
 8004ac8:	4805      	ldr	r0, [pc, #20]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004aca:	f000 fd87 	bl	80055dc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8004ace:	2102      	movs	r1, #2
 8004ad0:	4803      	ldr	r0, [pc, #12]	@ (8004ae0 <Set_speed_can+0xc4>)
 8004ad2:	f001 f82f 	bl	8005b34 <HAL_CAN_ActivateNotification>
}
 8004ad6:	bf00      	nop
 8004ad8:	3730      	adds	r7, #48	@ 0x30
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	2000009c 	.word	0x2000009c
 8004ae4:	0001ffe0 	.word	0x0001ffe0

08004ae8 <is_leap_year>:


// Hm kim tra nm nhun
static uint8_t is_leap_year(uint16_t year)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	80fb      	strh	r3, [r7, #6]
    if (year % 400 == 0) {
 8004af2:	88fb      	ldrh	r3, [r7, #6]
 8004af4:	4a14      	ldr	r2, [pc, #80]	@ (8004b48 <is_leap_year+0x60>)
 8004af6:	fba2 1203 	umull	r1, r2, r2, r3
 8004afa:	09d2      	lsrs	r2, r2, #7
 8004afc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8004b00:	fb01 f202 	mul.w	r2, r1, r2
 8004b04:	1a9b      	subs	r3, r3, r2
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <is_leap_year+0x28>
        return 1;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e016      	b.n	8004b3e <is_leap_year+0x56>
    }
    if (year % 100 == 0) {
 8004b10:	88fb      	ldrh	r3, [r7, #6]
 8004b12:	4a0d      	ldr	r2, [pc, #52]	@ (8004b48 <is_leap_year+0x60>)
 8004b14:	fba2 1203 	umull	r1, r2, r2, r3
 8004b18:	0952      	lsrs	r2, r2, #5
 8004b1a:	2164      	movs	r1, #100	@ 0x64
 8004b1c:	fb01 f202 	mul.w	r2, r1, r2
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <is_leap_year+0x44>
        return 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	e008      	b.n	8004b3e <is_leap_year+0x56>
    }
    if (year % 4 == 0) {
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <is_leap_year+0x54>
        return 1;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e000      	b.n	8004b3e <is_leap_year+0x56>
    }
    return 0;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bc80      	pop	{r7}
 8004b46:	4770      	bx	lr
 8004b48:	51eb851f 	.word	0x51eb851f

08004b4c <mktime>:

// Hm ty chnh tng t mktime
uint32_t mktime(uint16_t year, uint8_t month, uint8_t date, uint8_t hour, uint8_t minute)
{
 8004b4c:	b590      	push	{r4, r7, lr}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	4604      	mov	r4, r0
 8004b54:	4608      	mov	r0, r1
 8004b56:	4611      	mov	r1, r2
 8004b58:	461a      	mov	r2, r3
 8004b5a:	4623      	mov	r3, r4
 8004b5c:	80fb      	strh	r3, [r7, #6]
 8004b5e:	4603      	mov	r3, r0
 8004b60:	717b      	strb	r3, [r7, #5]
 8004b62:	460b      	mov	r3, r1
 8004b64:	713b      	strb	r3, [r7, #4]
 8004b66:	4613      	mov	r3, r2
 8004b68:	70fb      	strb	r3, [r7, #3]
	uint32_t time = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
	uint32_t i = 0;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60bb      	str	r3, [r7, #8]

    // 1. Cng dn s giy t cc nm  qua
    // Gi s epoch l 1/1/2000
    for (i = EPOCH_YEAR; i < (year - EPOCH_YEAR); i++) {
 8004b72:	f240 73e9 	movw	r3, #2025	@ 0x7e9
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	e012      	b.n	8004ba0 <mktime+0x54>
        time += (365 + is_leap_year(i)) * 24 * 60;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff ffb2 	bl	8004ae8 <is_leap_year>
 8004b84:	4603      	mov	r3, r0
 8004b86:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 8004b8a:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8004b8e:	fb02 f303 	mul.w	r3, r2, r3
 8004b92:	461a      	mov	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	4413      	add	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
    for (i = EPOCH_YEAR; i < (year - EPOCH_YEAR); i++) {
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	f2a3 73e9 	subw	r3, r3, #2025	@ 0x7e9
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d3e5      	bcc.n	8004b7a <mktime+0x2e>
    }

    // 2. Cng dn s giy t cc thng  qua trong nm hin ti
    for (i = 0; i < month; i++) {
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	e01e      	b.n	8004bf2 <mktime+0xa6>
        time += days_in_month[i] * 24 * 60;
 8004bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c34 <mktime+0xe8>)
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bbc:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8004bc0:	fb02 f303 	mul.w	r3, r2, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4413      	add	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]
        // Cng thm mt ngy nu l thng 2 ca nm nhun
        if (i == 1 && is_leap_year(year)) {
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d10c      	bne.n	8004bec <mktime+0xa0>
 8004bd2:	88fb      	ldrh	r3, [r7, #6]
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff ff87 	bl	8004ae8 <is_leap_year>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <mktime+0xa0>
        	time += 24 * 3600;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004be6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004bea:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < month; i++) {
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	60bb      	str	r3, [r7, #8]
 8004bf2:	797b      	ldrb	r3, [r7, #5]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d3dc      	bcc.n	8004bb4 <mktime+0x68>
        }
    }

    // 3. Cng dn s giy t cc ngy, gi, pht v giy
    time += (uint32_t)(date - 1) * 24 * 60;
 8004bfa:	793b      	ldrb	r3, [r7, #4]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f44f 63b4 	mov.w	r3, #1440	@ 0x5a0
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]
    time += (uint32_t)hour * 60;
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	4613      	mov	r3, r2
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	1a9b      	subs	r3, r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	461a      	mov	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]
    time += (uint32_t)minute;
 8004c20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4413      	add	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

    return time;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd90      	pop	{r4, r7, pc}
 8004c34:	08009c5c 	.word	0x08009c5c

08004c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c3c:	b672      	cpsid	i
}
 8004c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c40:	bf00      	nop
 8004c42:	e7fd      	b.n	8004c40 <Error_Handler+0x8>

08004c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b085      	sub	sp, #20
 8004c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004c4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	4a14      	ldr	r2, [pc, #80]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c50:	f043 0301 	orr.w	r3, r3, #1
 8004c54:	6193      	str	r3, [r2, #24]
 8004c56:	4b12      	ldr	r3, [pc, #72]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	60bb      	str	r3, [r7, #8]
 8004c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c62:	4b0f      	ldr	r3, [pc, #60]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	4a0e      	ldr	r2, [pc, #56]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c6c:	61d3      	str	r3, [r2, #28]
 8004c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <HAL_MspInit+0x5c>)
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c76:	607b      	str	r3, [r7, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca4 <HAL_MspInit+0x60>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	4a04      	ldr	r2, [pc, #16]	@ (8004ca4 <HAL_MspInit+0x60>)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c96:	bf00      	nop
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	40010000 	.word	0x40010000

08004ca8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb0:	f107 0310 	add.w	r3, r7, #16
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	605a      	str	r2, [r3, #4]
 8004cba:	609a      	str	r2, [r3, #8]
 8004cbc:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a20      	ldr	r2, [pc, #128]	@ (8004d44 <HAL_CAN_MspInit+0x9c>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d139      	bne.n	8004d3c <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004cce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004cd2:	61d3      	str	r3, [r2, #28]
 8004cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cdc:	60fb      	str	r3, [r7, #12]
 8004cde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ce0:	4b19      	ldr	r3, [pc, #100]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	4a18      	ldr	r2, [pc, #96]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004ce6:	f043 0304 	orr.w	r3, r3, #4
 8004cea:	6193      	str	r3, [r2, #24]
 8004cec:	4b16      	ldr	r3, [pc, #88]	@ (8004d48 <HAL_CAN_MspInit+0xa0>)
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004cf8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004cfc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d06:	f107 0310 	add.w	r3, r7, #16
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	480f      	ldr	r0, [pc, #60]	@ (8004d4c <HAL_CAN_MspInit+0xa4>)
 8004d0e:	f001 ff23 	bl	8006b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d18:	2302      	movs	r3, #2
 8004d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d20:	f107 0310 	add.w	r3, r7, #16
 8004d24:	4619      	mov	r1, r3
 8004d26:	4809      	ldr	r0, [pc, #36]	@ (8004d4c <HAL_CAN_MspInit+0xa4>)
 8004d28:	f001 ff16 	bl	8006b58 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	2103      	movs	r1, #3
 8004d30:	2014      	movs	r0, #20
 8004d32:	f001 fa34 	bl	800619e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8004d36:	2014      	movs	r0, #20
 8004d38:	f001 fa4d 	bl	80061d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8004d3c:	bf00      	nop
 8004d3e:	3720      	adds	r7, #32
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40006400 	.word	0x40006400
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	40010800 	.word	0x40010800

08004d50 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	@ 0x28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d58:	f107 0318 	add.w	r3, r7, #24
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a37      	ldr	r2, [pc, #220]	@ (8004e48 <HAL_SPI_MspInit+0xf8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d130      	bne.n	8004dd2 <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d70:	4b36      	ldr	r3, [pc, #216]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	4a35      	ldr	r2, [pc, #212]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d7a:	6193      	str	r3, [r2, #24]
 8004d7c:	4b33      	ldr	r3, [pc, #204]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d88:	4b30      	ldr	r3, [pc, #192]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	4a2f      	ldr	r2, [pc, #188]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d8e:	f043 0304 	orr.w	r3, r3, #4
 8004d92:	6193      	str	r3, [r2, #24]
 8004d94:	4b2d      	ldr	r3, [pc, #180]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	613b      	str	r3, [r7, #16]
 8004d9e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004da0:	23a0      	movs	r3, #160	@ 0xa0
 8004da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da4:	2302      	movs	r3, #2
 8004da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004da8:	2303      	movs	r3, #3
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dac:	f107 0318 	add.w	r3, r7, #24
 8004db0:	4619      	mov	r1, r3
 8004db2:	4827      	ldr	r0, [pc, #156]	@ (8004e50 <HAL_SPI_MspInit+0x100>)
 8004db4:	f001 fed0 	bl	8006b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004db8:	2340      	movs	r3, #64	@ 0x40
 8004dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc4:	f107 0318 	add.w	r3, r7, #24
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4821      	ldr	r0, [pc, #132]	@ (8004e50 <HAL_SPI_MspInit+0x100>)
 8004dcc:	f001 fec4 	bl	8006b58 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004dd0:	e036      	b.n	8004e40 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8004e54 <HAL_SPI_MspInit+0x104>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d131      	bne.n	8004e40 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004dde:	69db      	ldr	r3, [r3, #28]
 8004de0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004de2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004de6:	61d3      	str	r3, [r2, #28]
 8004de8:	4b18      	ldr	r3, [pc, #96]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004df0:	60fb      	str	r3, [r7, #12]
 8004df2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df4:	4b15      	ldr	r3, [pc, #84]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	4a14      	ldr	r2, [pc, #80]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004dfa:	f043 0308 	orr.w	r3, r3, #8
 8004dfe:	6193      	str	r3, [r2, #24]
 8004e00:	4b12      	ldr	r3, [pc, #72]	@ (8004e4c <HAL_SPI_MspInit+0xfc>)
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	f003 0308 	and.w	r3, r3, #8
 8004e08:	60bb      	str	r3, [r7, #8]
 8004e0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004e0c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e12:	2302      	movs	r3, #2
 8004e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e16:	2303      	movs	r3, #3
 8004e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e1a:	f107 0318 	add.w	r3, r7, #24
 8004e1e:	4619      	mov	r1, r3
 8004e20:	480d      	ldr	r0, [pc, #52]	@ (8004e58 <HAL_SPI_MspInit+0x108>)
 8004e22:	f001 fe99 	bl	8006b58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004e26:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e30:	2300      	movs	r3, #0
 8004e32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e34:	f107 0318 	add.w	r3, r7, #24
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4807      	ldr	r0, [pc, #28]	@ (8004e58 <HAL_SPI_MspInit+0x108>)
 8004e3c:	f001 fe8c 	bl	8006b58 <HAL_GPIO_Init>
}
 8004e40:	bf00      	nop
 8004e42:	3728      	adds	r7, #40	@ 0x28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40013000 	.word	0x40013000
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40010800 	.word	0x40010800
 8004e54:	40003800 	.word	0x40003800
 8004e58:	40010c00 	.word	0x40010c00

08004e5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6c:	d114      	bne.n	8004e98 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e6e:	4b19      	ldr	r3, [pc, #100]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	4a18      	ldr	r2, [pc, #96]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004e74:	f043 0301 	orr.w	r3, r3, #1
 8004e78:	61d3      	str	r3, [r2, #28]
 8004e7a:	4b16      	ldr	r3, [pc, #88]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8004e86:	2200      	movs	r2, #0
 8004e88:	2104      	movs	r1, #4
 8004e8a:	201c      	movs	r0, #28
 8004e8c:	f001 f987 	bl	800619e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e90:	201c      	movs	r0, #28
 8004e92:	f001 f9a0 	bl	80061d6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004e96:	e018      	b.n	8004eca <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a0e      	ldr	r2, [pc, #56]	@ (8004ed8 <HAL_TIM_Base_MspInit+0x7c>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d113      	bne.n	8004eca <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004ea4:	69db      	ldr	r3, [r3, #28]
 8004ea6:	4a0b      	ldr	r2, [pc, #44]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004ea8:	f043 0302 	orr.w	r3, r3, #2
 8004eac:	61d3      	str	r3, [r2, #28]
 8004eae:	4b09      	ldr	r3, [pc, #36]	@ (8004ed4 <HAL_TIM_Base_MspInit+0x78>)
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	60bb      	str	r3, [r7, #8]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2105      	movs	r1, #5
 8004ebe:	201d      	movs	r0, #29
 8004ec0:	f001 f96d 	bl	800619e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004ec4:	201d      	movs	r0, #29
 8004ec6:	f001 f986 	bl	80061d6 <HAL_NVIC_EnableIRQ>
}
 8004eca:	bf00      	nop
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	40000400 	.word	0x40000400

08004edc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee4:	f107 0310 	add.w	r3, r7, #16
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	605a      	str	r2, [r3, #4]
 8004eee:	609a      	str	r2, [r3, #8]
 8004ef0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a33      	ldr	r2, [pc, #204]	@ (8004fc4 <HAL_UART_MspInit+0xe8>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d15f      	bne.n	8004fbc <HAL_UART_MspInit+0xe0>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004efc:	4b32      	ldr	r3, [pc, #200]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	4a31      	ldr	r2, [pc, #196]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f06:	6193      	str	r3, [r2, #24]
 8004f08:	4b2f      	ldr	r3, [pc, #188]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f14:	4b2c      	ldr	r3, [pc, #176]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004f1a:	f043 0304 	orr.w	r3, r3, #4
 8004f1e:	6193      	str	r3, [r2, #24]
 8004f20:	4b29      	ldr	r3, [pc, #164]	@ (8004fc8 <HAL_UART_MspInit+0xec>)
 8004f22:	699b      	ldr	r3, [r3, #24]
 8004f24:	f003 0304 	and.w	r3, r3, #4
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004f2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f32:	2302      	movs	r3, #2
 8004f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f36:	2303      	movs	r3, #3
 8004f38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f3a:	f107 0310 	add.w	r3, r7, #16
 8004f3e:	4619      	mov	r1, r3
 8004f40:	4822      	ldr	r0, [pc, #136]	@ (8004fcc <HAL_UART_MspInit+0xf0>)
 8004f42:	f001 fe09 	bl	8006b58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f54:	f107 0310 	add.w	r3, r7, #16
 8004f58:	4619      	mov	r1, r3
 8004f5a:	481c      	ldr	r0, [pc, #112]	@ (8004fcc <HAL_UART_MspInit+0xf0>)
 8004f5c:	f001 fdfc 	bl	8006b58 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004f60:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f62:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd4 <HAL_UART_MspInit+0xf8>)
 8004f64:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f66:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f6c:	4b18      	ldr	r3, [pc, #96]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f72:	4b17      	ldr	r3, [pc, #92]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f74:	2280      	movs	r2, #128	@ 0x80
 8004f76:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f78:	4b15      	ldr	r3, [pc, #84]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f7e:	4b14      	ldr	r3, [pc, #80]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004f84:	4b12      	ldr	r3, [pc, #72]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004f8a:	4b11      	ldr	r3, [pc, #68]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004f90:	480f      	ldr	r0, [pc, #60]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004f92:	f001 f93f 	bl	8006214 <HAL_DMA_Init>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8004f9c:	f7ff fe4c 	bl	8004c38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004fa4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8004fd0 <HAL_UART_MspInit+0xf4>)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004fac:	2200      	movs	r2, #0
 8004fae:	2102      	movs	r1, #2
 8004fb0:	2025      	movs	r0, #37	@ 0x25
 8004fb2:	f001 f8f4 	bl	800619e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004fb6:	2025      	movs	r0, #37	@ 0x25
 8004fb8:	f001 f90d 	bl	80061d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004fbc:	bf00      	nop
 8004fbe:	3720      	adds	r7, #32
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40013800 	.word	0x40013800
 8004fc8:	40021000 	.word	0x40021000
 8004fcc:	40010800 	.word	0x40010800
 8004fd0:	20000258 	.word	0x20000258
 8004fd4:	40020058 	.word	0x40020058

08004fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <NMI_Handler+0x4>

08004fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004fe4:	bf00      	nop
 8004fe6:	e7fd      	b.n	8004fe4 <HardFault_Handler+0x4>

08004fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004fec:	bf00      	nop
 8004fee:	e7fd      	b.n	8004fec <MemManage_Handler+0x4>

08004ff0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ff4:	bf00      	nop
 8004ff6:	e7fd      	b.n	8004ff4 <BusFault_Handler+0x4>

08004ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <UsageFault_Handler+0x4>

08005000 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005004:	bf00      	nop
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005010:	bf00      	nop
 8005012:	46bd      	mov	sp, r7
 8005014:	bc80      	pop	{r7}
 8005016:	4770      	bx	lr

08005018 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800501c:	bf00      	nop
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr

08005024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005028:	f000 f8b6 	bl	8005198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800502c:	bf00      	nop
 800502e:	bd80      	pop	{r7, pc}

08005030 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005034:	2001      	movs	r0, #1
 8005036:	f001 ff5b 	bl	8006ef0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800503a:	bf00      	nop
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005044:	4802      	ldr	r0, [pc, #8]	@ (8005050 <DMA1_Channel5_IRQHandler+0x10>)
 8005046:	f001 fa53 	bl	80064f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	20000258 	.word	0x20000258

08005054 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8005058:	4802      	ldr	r0, [pc, #8]	@ (8005064 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800505a:	f000 fd90 	bl	8005b7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800505e:	bf00      	nop
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	2000009c 	.word	0x2000009c

08005068 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RST_Pin);
 800506c:	2040      	movs	r0, #64	@ 0x40
 800506e:	f001 ff3f 	bl	8006ef0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800507c:	4802      	ldr	r0, [pc, #8]	@ (8005088 <TIM2_IRQHandler+0x10>)
 800507e:	f003 f9eb 	bl	8008458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005082:	bf00      	nop
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	20000180 	.word	0x20000180

0800508c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005090:	4802      	ldr	r0, [pc, #8]	@ (800509c <TIM3_IRQHandler+0x10>)
 8005092:	f003 f9e1 	bl	8008458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005096:	bf00      	nop
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	200001c8 	.word	0x200001c8

080050a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80050a4:	4802      	ldr	r0, [pc, #8]	@ (80050b0 <USART1_IRQHandler+0x10>)
 80050a6:	f003 fe5b 	bl	8008d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80050aa:	bf00      	nop
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	20000210 	.word	0x20000210

080050b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bc80      	pop	{r7}
 80050be:	4770      	bx	lr

080050c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80050c0:	f7ff fff8 	bl	80050b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80050c4:	480b      	ldr	r0, [pc, #44]	@ (80050f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80050c6:	490c      	ldr	r1, [pc, #48]	@ (80050f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80050c8:	4a0c      	ldr	r2, [pc, #48]	@ (80050fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80050ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80050cc:	e002      	b.n	80050d4 <LoopCopyDataInit>

080050ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050d2:	3304      	adds	r3, #4

080050d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050d8:	d3f9      	bcc.n	80050ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050da:	4a09      	ldr	r2, [pc, #36]	@ (8005100 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80050dc:	4c09      	ldr	r4, [pc, #36]	@ (8005104 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80050de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050e0:	e001      	b.n	80050e6 <LoopFillZerobss>

080050e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050e4:	3204      	adds	r2, #4

080050e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050e8:	d3fb      	bcc.n	80050e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80050ea:	f004 fd49 	bl	8009b80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80050ee:	f7fd f9eb 	bl	80024c8 <main>
  bx lr
 80050f2:	4770      	bx	lr
  ldr r0, =_sdata
 80050f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050f8:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80050fc:	08009cc8 	.word	0x08009cc8
  ldr r2, =_sbss
 8005100:	20000048 	.word	0x20000048
  ldr r4, =_ebss
 8005104:	200009c8 	.word	0x200009c8

08005108 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005108:	e7fe      	b.n	8005108 <ADC1_2_IRQHandler>
	...

0800510c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005110:	4b08      	ldr	r3, [pc, #32]	@ (8005134 <HAL_Init+0x28>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a07      	ldr	r2, [pc, #28]	@ (8005134 <HAL_Init+0x28>)
 8005116:	f043 0310 	orr.w	r3, r3, #16
 800511a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800511c:	2003      	movs	r0, #3
 800511e:	f001 f833 	bl	8006188 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005122:	2006      	movs	r0, #6
 8005124:	f000 f808 	bl	8005138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005128:	f7ff fd8c 	bl	8004c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40022000 	.word	0x40022000

08005138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005140:	4b12      	ldr	r3, [pc, #72]	@ (800518c <HAL_InitTick+0x54>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	4b12      	ldr	r3, [pc, #72]	@ (8005190 <HAL_InitTick+0x58>)
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	4619      	mov	r1, r3
 800514a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800514e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005152:	fbb2 f3f3 	udiv	r3, r2, r3
 8005156:	4618      	mov	r0, r3
 8005158:	f001 f84f 	bl	80061fa <HAL_SYSTICK_Config>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e00e      	b.n	8005184 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b0f      	cmp	r3, #15
 800516a:	d80a      	bhi.n	8005182 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800516c:	2200      	movs	r2, #0
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	f04f 30ff 	mov.w	r0, #4294967295
 8005174:	f001 f813 	bl	800619e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005178:	4a06      	ldr	r2, [pc, #24]	@ (8005194 <HAL_InitTick+0x5c>)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
 8005180:	e000      	b.n	8005184 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	20000038 	.word	0x20000038
 8005190:	20000040 	.word	0x20000040
 8005194:	2000003c 	.word	0x2000003c

08005198 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005198:	b480      	push	{r7}
 800519a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800519c:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <HAL_IncTick+0x1c>)
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	4b05      	ldr	r3, [pc, #20]	@ (80051b8 <HAL_IncTick+0x20>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4413      	add	r3, r2
 80051a8:	4a03      	ldr	r2, [pc, #12]	@ (80051b8 <HAL_IncTick+0x20>)
 80051aa:	6013      	str	r3, [r2, #0]
}
 80051ac:	bf00      	nop
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bc80      	pop	{r7}
 80051b2:	4770      	bx	lr
 80051b4:	20000040 	.word	0x20000040
 80051b8:	200009a0 	.word	0x200009a0

080051bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
  return uwTick;
 80051c0:	4b02      	ldr	r3, [pc, #8]	@ (80051cc <HAL_GetTick+0x10>)
 80051c2:	681b      	ldr	r3, [r3, #0]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	200009a0 	.word	0x200009a0

080051d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051d8:	f7ff fff0 	bl	80051bc <HAL_GetTick>
 80051dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e8:	d005      	beq.n	80051f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005214 <HAL_Delay+0x44>)
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	4413      	add	r3, r2
 80051f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80051f6:	bf00      	nop
 80051f8:	f7ff ffe0 	bl	80051bc <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	429a      	cmp	r2, r3
 8005206:	d8f7      	bhi.n	80051f8 <HAL_Delay+0x28>
  {
  }
}
 8005208:	bf00      	nop
 800520a:	bf00      	nop
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20000040 	.word	0x20000040

08005218 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)UID_BASE)));
 800521c:	4b02      	ldr	r3, [pc, #8]	@ (8005228 <HAL_GetUIDw0+0x10>)
 800521e:	681b      	ldr	r3, [r3, #0]
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr
 8005228:	1ffff7e8 	.word	0x1ffff7e8

0800522c <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8005230:	4b02      	ldr	r3, [pc, #8]	@ (800523c <HAL_GetUIDw1+0x10>)
 8005232:	681b      	ldr	r3, [r3, #0]
}
 8005234:	4618      	mov	r0, r3
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr
 800523c:	1ffff7ec 	.word	0x1ffff7ec

08005240 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8005244:	4b02      	ldr	r3, [pc, #8]	@ (8005250 <HAL_GetUIDw2+0x10>)
 8005246:	681b      	ldr	r3, [r3, #0]
}
 8005248:	4618      	mov	r0, r3
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr
 8005250:	1ffff7f0 	.word	0x1ffff7f0

08005254 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e0ed      	b.n	8005442 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 3020 	ldrb.w	r3, [r3, #32]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d102      	bne.n	8005278 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f7ff fd18 	bl	8004ca8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005288:	f7ff ff98 	bl	80051bc <HAL_GetTick>
 800528c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800528e:	e012      	b.n	80052b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005290:	f7ff ff94 	bl	80051bc <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b0a      	cmp	r3, #10
 800529c:	d90b      	bls.n	80052b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2205      	movs	r2, #5
 80052ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e0c5      	b.n	8005442 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0e5      	beq.n	8005290 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f022 0202 	bic.w	r2, r2, #2
 80052d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052d4:	f7ff ff72 	bl	80051bc <HAL_GetTick>
 80052d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80052da:	e012      	b.n	8005302 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80052dc:	f7ff ff6e 	bl	80051bc <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b0a      	cmp	r3, #10
 80052e8:	d90b      	bls.n	8005302 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2205      	movs	r2, #5
 80052fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e09f      	b.n	8005442 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1e5      	bne.n	80052dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	7e1b      	ldrb	r3, [r3, #24]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d108      	bne.n	800532a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005326:	601a      	str	r2, [r3, #0]
 8005328:	e007      	b.n	800533a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005338:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	7e5b      	ldrb	r3, [r3, #25]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d108      	bne.n	8005354 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	e007      	b.n	8005364 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005362:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	7e9b      	ldrb	r3, [r3, #26]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d108      	bne.n	800537e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f042 0220 	orr.w	r2, r2, #32
 800537a:	601a      	str	r2, [r3, #0]
 800537c:	e007      	b.n	800538e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 0220 	bic.w	r2, r2, #32
 800538c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	7edb      	ldrb	r3, [r3, #27]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d108      	bne.n	80053a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0210 	bic.w	r2, r2, #16
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	e007      	b.n	80053b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0210 	orr.w	r2, r2, #16
 80053b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	7f1b      	ldrb	r3, [r3, #28]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d108      	bne.n	80053d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0208 	orr.w	r2, r2, #8
 80053ce:	601a      	str	r2, [r3, #0]
 80053d0:	e007      	b.n	80053e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0208 	bic.w	r2, r2, #8
 80053e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	7f5b      	ldrb	r3, [r3, #29]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d108      	bne.n	80053fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f042 0204 	orr.w	r2, r2, #4
 80053f8:	601a      	str	r2, [r3, #0]
 80053fa:	e007      	b.n	800540c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0204 	bic.w	r2, r2, #4
 800540a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689a      	ldr	r2, [r3, #8]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	ea42 0103 	orr.w	r1, r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	1e5a      	subs	r2, r3, #1
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800544a:	b480      	push	{r7}
 800544c:	b087      	sub	sp, #28
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
 8005452:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005460:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005462:	7cfb      	ldrb	r3, [r7, #19]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d003      	beq.n	8005470 <HAL_CAN_ConfigFilter+0x26>
 8005468:	7cfb      	ldrb	r3, [r7, #19]
 800546a:	2b02      	cmp	r3, #2
 800546c:	f040 80aa 	bne.w	80055c4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005476:	f043 0201 	orr.w	r2, r3, #1
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	f003 031f 	and.w	r3, r3, #31
 8005488:	2201      	movs	r2, #1
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	43db      	mvns	r3, r3
 800549a:	401a      	ands	r2, r3
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d123      	bne.n	80054f2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	43db      	mvns	r3, r3
 80054b4:	401a      	ands	r2, r3
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80054cc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	3248      	adds	r2, #72	@ 0x48
 80054d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80054e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80054e8:	6979      	ldr	r1, [r7, #20]
 80054ea:	3348      	adds	r3, #72	@ 0x48
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	440b      	add	r3, r1
 80054f0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d122      	bne.n	8005540 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	431a      	orrs	r2, r3
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800551a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	3248      	adds	r2, #72	@ 0x48
 8005520:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005534:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005536:	6979      	ldr	r1, [r7, #20]
 8005538:	3348      	adds	r3, #72	@ 0x48
 800553a:	00db      	lsls	r3, r3, #3
 800553c:	440b      	add	r3, r1
 800553e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	699b      	ldr	r3, [r3, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d109      	bne.n	800555c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	43db      	mvns	r3, r3
 8005552:	401a      	ands	r2, r3
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800555a:	e007      	b.n	800556c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	431a      	orrs	r2, r3
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d109      	bne.n	8005588 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	43db      	mvns	r3, r3
 800557e:	401a      	ands	r2, r3
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005586:	e007      	b.n	8005598 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	431a      	orrs	r2, r3
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d107      	bne.n	80055b0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	431a      	orrs	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80055b6:	f023 0201 	bic.w	r2, r3, #1
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	e006      	b.n	80055d2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
  }
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	371c      	adds	r7, #28
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bc80      	pop	{r7}
 80055da:	4770      	bx	lr

080055dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d12e      	bne.n	800564e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 0201 	bic.w	r2, r2, #1
 8005606:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005608:	f7ff fdd8 	bl	80051bc <HAL_GetTick>
 800560c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800560e:	e012      	b.n	8005636 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005610:	f7ff fdd4 	bl	80051bc <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b0a      	cmp	r3, #10
 800561c:	d90b      	bls.n	8005636 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005622:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2205      	movs	r2, #5
 800562e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e012      	b.n	800565c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1e5      	bne.n	8005610 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800564a:	2300      	movs	r3, #0
 800564c:	e006      	b.n	800565c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005652:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
  }
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005664:	b480      	push	{r7}
 8005666:	b089      	sub	sp, #36	@ 0x24
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
 8005670:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005678:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005682:	7ffb      	ldrb	r3, [r7, #31]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d003      	beq.n	8005690 <HAL_CAN_AddTxMessage+0x2c>
 8005688:	7ffb      	ldrb	r3, [r7, #31]
 800568a:	2b02      	cmp	r3, #2
 800568c:	f040 80ad 	bne.w	80057ea <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10a      	bne.n	80056b0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d105      	bne.n	80056b0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 8095 	beq.w	80057da <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	0e1b      	lsrs	r3, r3, #24
 80056b4:	f003 0303 	and.w	r3, r3, #3
 80056b8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80056ba:	2201      	movs	r2, #1
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	409a      	lsls	r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10d      	bne.n	80056e8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80056d6:	68f9      	ldr	r1, [r7, #12]
 80056d8:	6809      	ldr	r1, [r1, #0]
 80056da:	431a      	orrs	r2, r3
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	3318      	adds	r3, #24
 80056e0:	011b      	lsls	r3, r3, #4
 80056e2:	440b      	add	r3, r1
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	e00f      	b.n	8005708 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80056f2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80056f8:	68f9      	ldr	r1, [r7, #12]
 80056fa:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80056fc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	3318      	adds	r3, #24
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	440b      	add	r3, r1
 8005706:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6819      	ldr	r1, [r3, #0]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	691a      	ldr	r2, [r3, #16]
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	3318      	adds	r3, #24
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	440b      	add	r3, r1
 8005718:	3304      	adds	r3, #4
 800571a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	7d1b      	ldrb	r3, [r3, #20]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d111      	bne.n	8005748 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	3318      	adds	r3, #24
 800572c:	011b      	lsls	r3, r3, #4
 800572e:	4413      	add	r3, r2
 8005730:	3304      	adds	r3, #4
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	6811      	ldr	r1, [r2, #0]
 8005738:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	3318      	adds	r3, #24
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	440b      	add	r3, r1
 8005744:	3304      	adds	r3, #4
 8005746:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3307      	adds	r3, #7
 800574c:	781b      	ldrb	r3, [r3, #0]
 800574e:	061a      	lsls	r2, r3, #24
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3306      	adds	r3, #6
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	041b      	lsls	r3, r3, #16
 8005758:	431a      	orrs	r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	3305      	adds	r3, #5
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	021b      	lsls	r3, r3, #8
 8005762:	4313      	orrs	r3, r2
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	3204      	adds	r2, #4
 8005768:	7812      	ldrb	r2, [r2, #0]
 800576a:	4610      	mov	r0, r2
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	6811      	ldr	r1, [r2, #0]
 8005770:	ea43 0200 	orr.w	r2, r3, r0
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	011b      	lsls	r3, r3, #4
 8005778:	440b      	add	r3, r1
 800577a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800577e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3303      	adds	r3, #3
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	061a      	lsls	r2, r3, #24
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3302      	adds	r3, #2
 800578c:	781b      	ldrb	r3, [r3, #0]
 800578e:	041b      	lsls	r3, r3, #16
 8005790:	431a      	orrs	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	3301      	adds	r3, #1
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	4313      	orrs	r3, r2
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	7812      	ldrb	r2, [r2, #0]
 80057a0:	4610      	mov	r0, r2
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	6811      	ldr	r1, [r2, #0]
 80057a6:	ea43 0200 	orr.w	r2, r3, r0
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	440b      	add	r3, r1
 80057b0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80057b4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	3318      	adds	r3, #24
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	4413      	add	r3, r2
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	6811      	ldr	r1, [r2, #0]
 80057c8:	f043 0201 	orr.w	r2, r3, #1
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	3318      	adds	r3, #24
 80057d0:	011b      	lsls	r3, r3, #4
 80057d2:	440b      	add	r3, r1
 80057d4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	e00e      	b.n	80057f8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057de:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e006      	b.n	80057f8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
  }
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3724      	adds	r7, #36	@ 0x24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bc80      	pop	{r7}
 8005800:	4770      	bx	lr

08005802 <HAL_CAN_AbortTxRequest>:
  * @param  TxMailboxes List of the Tx Mailboxes to abort.
  *         This parameter can be any combination of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8005802:	b480      	push	{r7}
 8005804:	b085      	sub	sp, #20
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005812:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d002      	beq.n	8005820 <HAL_CAN_AbortTxRequest+0x1e>
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	2b02      	cmp	r3, #2
 800581e:	d128      	bne.n	8005872 <HAL_CAN_AbortTxRequest+0x70>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 */
    if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <HAL_CAN_AbortTxRequest+0x38>
    {
      /* Add cancellation request for Tx Mailbox 0 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005838:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 1 */
    if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d007      	beq.n	8005854 <HAL_CAN_AbortTxRequest+0x52>
    {
      /* Add cancellation request for Tx Mailbox 1 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005852:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 2 */
    if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	f003 0304 	and.w	r3, r3, #4
 800585a:	2b00      	cmp	r3, #0
 800585c:	d007      	beq.n	800586e <HAL_CAN_AbortTxRequest+0x6c>
    {
      /* Add cancellation request for Tx Mailbox 2 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800586c:	609a      	str	r2, [r3, #8]
    }

    /* Return function status */
    return HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	e006      	b.n	8005880 <HAL_CAN_AbortTxRequest+0x7e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
  }
}
 8005880:	4618      	mov	r0, r3
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	bc80      	pop	{r7}
 8005888:	4770      	bx	lr

0800588a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800588a:	b480      	push	{r7}
 800588c:	b085      	sub	sp, #20
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800589c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800589e:	7afb      	ldrb	r3, [r7, #11]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d002      	beq.n	80058aa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80058a4:	7afb      	ldrb	r3, [r7, #11]
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d11d      	bne.n	80058e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d002      	beq.n	80058be <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	3301      	adds	r3, #1
 80058bc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3301      	adds	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d002      	beq.n	80058e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3301      	adds	r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80058e6:	68fb      	ldr	r3, [r7, #12]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bc80      	pop	{r7}
 80058f0:	4770      	bx	lr

080058f2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80058f2:	b480      	push	{r7}
 80058f4:	b087      	sub	sp, #28
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	60f8      	str	r0, [r7, #12]
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	607a      	str	r2, [r7, #4]
 80058fe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005906:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005908:	7dfb      	ldrb	r3, [r7, #23]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d003      	beq.n	8005916 <HAL_CAN_GetRxMessage+0x24>
 800590e:	7dfb      	ldrb	r3, [r7, #23]
 8005910:	2b02      	cmp	r3, #2
 8005912:	f040 8103 	bne.w	8005b1c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10e      	bne.n	800593a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d116      	bne.n	8005958 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e0f7      	b.n	8005b2a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	f003 0303 	and.w	r3, r3, #3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d107      	bne.n	8005958 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e0e8      	b.n	8005b2a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	331b      	adds	r3, #27
 8005960:	011b      	lsls	r3, r3, #4
 8005962:	4413      	add	r3, r2
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0204 	and.w	r2, r3, #4
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10c      	bne.n	8005990 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	331b      	adds	r3, #27
 800597e:	011b      	lsls	r3, r3, #4
 8005980:	4413      	add	r3, r2
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	0d5b      	lsrs	r3, r3, #21
 8005986:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	e00b      	b.n	80059a8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	331b      	adds	r3, #27
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	4413      	add	r3, r2
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	08db      	lsrs	r3, r3, #3
 80059a0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	331b      	adds	r3, #27
 80059b0:	011b      	lsls	r3, r3, #4
 80059b2:	4413      	add	r3, r2
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0202 	and.w	r2, r3, #2
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	331b      	adds	r3, #27
 80059c6:	011b      	lsls	r3, r3, #4
 80059c8:	4413      	add	r3, r2
 80059ca:	3304      	adds	r3, #4
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0308 	and.w	r3, r3, #8
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2208      	movs	r2, #8
 80059da:	611a      	str	r2, [r3, #16]
 80059dc:	e00b      	b.n	80059f6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	331b      	adds	r3, #27
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	4413      	add	r3, r2
 80059ea:	3304      	adds	r3, #4
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 020f 	and.w	r2, r3, #15
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	331b      	adds	r3, #27
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	4413      	add	r3, r2
 8005a02:	3304      	adds	r3, #4
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	0a1b      	lsrs	r3, r3, #8
 8005a08:	b2da      	uxtb	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	331b      	adds	r3, #27
 8005a16:	011b      	lsls	r3, r3, #4
 8005a18:	4413      	add	r3, r2
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	0c1b      	lsrs	r3, r3, #16
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	011b      	lsls	r3, r3, #4
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	b2da      	uxtb	r2, r3
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	4413      	add	r3, r2
 8005a46:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	0a1a      	lsrs	r2, r3, #8
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	3301      	adds	r3, #1
 8005a52:	b2d2      	uxtb	r2, r2
 8005a54:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	011b      	lsls	r3, r3, #4
 8005a5e:	4413      	add	r3, r2
 8005a60:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	0c1a      	lsrs	r2, r3, #16
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	3302      	adds	r3, #2
 8005a6c:	b2d2      	uxtb	r2, r2
 8005a6e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	011b      	lsls	r3, r3, #4
 8005a78:	4413      	add	r3, r2
 8005a7a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	0e1a      	lsrs	r2, r3, #24
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	3303      	adds	r3, #3
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	011b      	lsls	r3, r3, #4
 8005a92:	4413      	add	r3, r2
 8005a94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	b2d2      	uxtb	r2, r2
 8005aa0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	011b      	lsls	r3, r3, #4
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	0a1a      	lsrs	r2, r3, #8
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	3305      	adds	r3, #5
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	011b      	lsls	r3, r3, #4
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	0c1a      	lsrs	r2, r3, #16
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	3306      	adds	r3, #6
 8005ad2:	b2d2      	uxtb	r2, r2
 8005ad4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	011b      	lsls	r3, r3, #4
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	0e1a      	lsrs	r2, r3, #24
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	3307      	adds	r3, #7
 8005aec:	b2d2      	uxtb	r2, r2
 8005aee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d108      	bne.n	8005b08 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68da      	ldr	r2, [r3, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f042 0220 	orr.w	r2, r2, #32
 8005b04:	60da      	str	r2, [r3, #12]
 8005b06:	e007      	b.n	8005b18 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	691a      	ldr	r2, [r3, #16]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f042 0220 	orr.w	r2, r2, #32
 8005b16:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	e006      	b.n	8005b2a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
  }
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	371c      	adds	r7, #28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bc80      	pop	{r7}
 8005b32:	4770      	bx	lr

08005b34 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b44:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d002      	beq.n	8005b52 <HAL_CAN_ActivateNotification+0x1e>
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d109      	bne.n	8005b66 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	6959      	ldr	r1, [r3, #20]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	683a      	ldr	r2, [r7, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	e006      	b.n	8005b74 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
  }
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b08a      	sub	sp, #40	@ 0x28
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005b86:	2300      	movs	r3, #0
 8005b88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d07c      	beq.n	8005cbe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d023      	beq.n	8005c16 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f983 	bl	8005eec <HAL_CAN_TxMailbox0CompleteCallback>
 8005be6:	e016      	b.n	8005c16 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	f003 0304 	and.w	r3, r3, #4
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d004      	beq.n	8005bfc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bfa:	e00c      	b.n	8005c16 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d004      	beq.n	8005c10 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c0e:	e002      	b.n	8005c16 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f986 	bl	8005f22 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d024      	beq.n	8005c6a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d003      	beq.n	8005c3c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f962 	bl	8005efe <HAL_CAN_TxMailbox1CompleteCallback>
 8005c3a:	e016      	b.n	8005c6a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d004      	beq.n	8005c50 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c4e:	e00c      	b.n	8005c6a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d004      	beq.n	8005c64 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c60:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c62:	e002      	b.n	8005c6a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f965 	bl	8005f34 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d024      	beq.n	8005cbe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005c7c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f941 	bl	8005f10 <HAL_CAN_TxMailbox2CompleteCallback>
 8005c8e:	e016      	b.n	8005cbe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d004      	beq.n	8005ca4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ca2:	e00c      	b.n	8005cbe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d004      	beq.n	8005cb8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb6:	e002      	b.n	8005cbe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f944 	bl	8005f46 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	f003 0308 	and.w	r3, r3, #8
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00c      	beq.n	8005ce2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 0310 	and.w	r3, r3, #16
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d007      	beq.n	8005ce2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2210      	movs	r2, #16
 8005ce0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	f003 0304 	and.w	r3, r3, #4
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00b      	beq.n	8005d04 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f003 0308 	and.w	r3, r3, #8
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d006      	beq.n	8005d04 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2208      	movs	r2, #8
 8005cfc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f92a 	bl	8005f58 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d009      	beq.n	8005d22 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f003 0303 	and.w	r3, r3, #3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7fc fba3 	bl	8002468 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00c      	beq.n	8005d46 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f003 0310 	and.w	r3, r3, #16
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d007      	beq.n	8005d46 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d3c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2210      	movs	r2, #16
 8005d44:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	f003 0320 	and.w	r3, r3, #32
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00b      	beq.n	8005d68 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d006      	beq.n	8005d68 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2208      	movs	r2, #8
 8005d60:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f90a 	bl	8005f7c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	f003 0310 	and.w	r3, r3, #16
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d009      	beq.n	8005d86 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	f003 0303 	and.w	r3, r3, #3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d002      	beq.n	8005d86 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f8f2 	bl	8005f6a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005d86:	6a3b      	ldr	r3, [r7, #32]
 8005d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00b      	beq.n	8005da8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	f003 0310 	and.w	r3, r3, #16
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d006      	beq.n	8005da8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2210      	movs	r2, #16
 8005da0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f8f3 	bl	8005f8e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005da8:	6a3b      	ldr	r3, [r7, #32]
 8005daa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	f003 0308 	and.w	r3, r3, #8
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d006      	beq.n	8005dca <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2208      	movs	r2, #8
 8005dc2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f8eb 	bl	8005fa0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005dca:	6a3b      	ldr	r3, [r7, #32]
 8005dcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d07b      	beq.n	8005ecc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d072      	beq.n	8005ec4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d008      	beq.n	8005dfa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d003      	beq.n	8005dfa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	f043 0301 	orr.w	r3, r3, #1
 8005df8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005dfa:	6a3b      	ldr	r3, [r7, #32]
 8005dfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d008      	beq.n	8005e16 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d003      	beq.n	8005e16 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	f043 0302 	orr.w	r3, r3, #2
 8005e14:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d008      	beq.n	8005e32 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	f043 0304 	orr.w	r3, r3, #4
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005e32:	6a3b      	ldr	r3, [r7, #32]
 8005e34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d043      	beq.n	8005ec4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d03e      	beq.n	8005ec4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e4c:	2b60      	cmp	r3, #96	@ 0x60
 8005e4e:	d02b      	beq.n	8005ea8 <HAL_CAN_IRQHandler+0x32a>
 8005e50:	2b60      	cmp	r3, #96	@ 0x60
 8005e52:	d82e      	bhi.n	8005eb2 <HAL_CAN_IRQHandler+0x334>
 8005e54:	2b50      	cmp	r3, #80	@ 0x50
 8005e56:	d022      	beq.n	8005e9e <HAL_CAN_IRQHandler+0x320>
 8005e58:	2b50      	cmp	r3, #80	@ 0x50
 8005e5a:	d82a      	bhi.n	8005eb2 <HAL_CAN_IRQHandler+0x334>
 8005e5c:	2b40      	cmp	r3, #64	@ 0x40
 8005e5e:	d019      	beq.n	8005e94 <HAL_CAN_IRQHandler+0x316>
 8005e60:	2b40      	cmp	r3, #64	@ 0x40
 8005e62:	d826      	bhi.n	8005eb2 <HAL_CAN_IRQHandler+0x334>
 8005e64:	2b30      	cmp	r3, #48	@ 0x30
 8005e66:	d010      	beq.n	8005e8a <HAL_CAN_IRQHandler+0x30c>
 8005e68:	2b30      	cmp	r3, #48	@ 0x30
 8005e6a:	d822      	bhi.n	8005eb2 <HAL_CAN_IRQHandler+0x334>
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d002      	beq.n	8005e76 <HAL_CAN_IRQHandler+0x2f8>
 8005e70:	2b20      	cmp	r3, #32
 8005e72:	d005      	beq.n	8005e80 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005e74:	e01d      	b.n	8005eb2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	f043 0308 	orr.w	r3, r3, #8
 8005e7c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005e7e:	e019      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e82:	f043 0310 	orr.w	r3, r3, #16
 8005e86:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005e88:	e014      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8c:	f043 0320 	orr.w	r3, r3, #32
 8005e90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005e92:	e00f      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005e9c:	e00a      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005ea6:	e005      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005eb0:	e000      	b.n	8005eb4 <HAL_CAN_IRQHandler+0x336>
            break;
 8005eb2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	699a      	ldr	r2, [r3, #24]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005ec2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2204      	movs	r2, #4
 8005eca:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d008      	beq.n	8005ee4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f867 	bl	8005fb2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005ee4:	bf00      	nop
 8005ee6:	3728      	adds	r7, #40	@ 0x28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bc80      	pop	{r7}
 8005efc:	4770      	bx	lr

08005efe <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b083      	sub	sp, #12
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bc80      	pop	{r7}
 8005f0e:	4770      	bx	lr

08005f10 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bc80      	pop	{r7}
 8005f20:	4770      	bx	lr

08005f22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bc80      	pop	{r7}
 8005f32:	4770      	bx	lr

08005f34 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005f3c:	bf00      	nop
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bc80      	pop	{r7}
 8005f44:	4770      	bx	lr

08005f46 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005f46:	b480      	push	{r7}
 8005f48:	b083      	sub	sp, #12
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr

08005f58 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bc80      	pop	{r7}
 8005f68:	4770      	bx	lr

08005f6a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005f6a:	b480      	push	{r7}
 8005f6c:	b083      	sub	sp, #12
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr

08005f7c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bc80      	pop	{r7}
 8005f8c:	4770      	bx	lr

08005f8e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005f96:	bf00      	nop
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bc80      	pop	{r7}
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bc80      	pop	{r7}
 8005fb0:	4770      	bx	lr

08005fb2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b083      	sub	sp, #12
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005fba:	bf00      	nop
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr

08005fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f003 0307 	and.w	r3, r3, #7
 8005fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006008 <__NVIC_SetPriorityGrouping+0x44>)
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ff6:	4a04      	ldr	r2, [pc, #16]	@ (8006008 <__NVIC_SetPriorityGrouping+0x44>)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	60d3      	str	r3, [r2, #12]
}
 8005ffc:	bf00      	nop
 8005ffe:	3714      	adds	r7, #20
 8006000:	46bd      	mov	sp, r7
 8006002:	bc80      	pop	{r7}
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	e000ed00 	.word	0xe000ed00

0800600c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800600c:	b480      	push	{r7}
 800600e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006010:	4b04      	ldr	r3, [pc, #16]	@ (8006024 <__NVIC_GetPriorityGrouping+0x18>)
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	0a1b      	lsrs	r3, r3, #8
 8006016:	f003 0307 	and.w	r3, r3, #7
}
 800601a:	4618      	mov	r0, r3
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	e000ed00 	.word	0xe000ed00

08006028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	4603      	mov	r3, r0
 8006030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006036:	2b00      	cmp	r3, #0
 8006038:	db0b      	blt.n	8006052 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800603a:	79fb      	ldrb	r3, [r7, #7]
 800603c:	f003 021f 	and.w	r2, r3, #31
 8006040:	4906      	ldr	r1, [pc, #24]	@ (800605c <__NVIC_EnableIRQ+0x34>)
 8006042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006046:	095b      	lsrs	r3, r3, #5
 8006048:	2001      	movs	r0, #1
 800604a:	fa00 f202 	lsl.w	r2, r0, r2
 800604e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006052:	bf00      	nop
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	bc80      	pop	{r7}
 800605a:	4770      	bx	lr
 800605c:	e000e100 	.word	0xe000e100

08006060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	4603      	mov	r3, r0
 8006068:	6039      	str	r1, [r7, #0]
 800606a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800606c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006070:	2b00      	cmp	r3, #0
 8006072:	db0a      	blt.n	800608a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	b2da      	uxtb	r2, r3
 8006078:	490c      	ldr	r1, [pc, #48]	@ (80060ac <__NVIC_SetPriority+0x4c>)
 800607a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800607e:	0112      	lsls	r2, r2, #4
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	440b      	add	r3, r1
 8006084:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006088:	e00a      	b.n	80060a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	b2da      	uxtb	r2, r3
 800608e:	4908      	ldr	r1, [pc, #32]	@ (80060b0 <__NVIC_SetPriority+0x50>)
 8006090:	79fb      	ldrb	r3, [r7, #7]
 8006092:	f003 030f 	and.w	r3, r3, #15
 8006096:	3b04      	subs	r3, #4
 8006098:	0112      	lsls	r2, r2, #4
 800609a:	b2d2      	uxtb	r2, r2
 800609c:	440b      	add	r3, r1
 800609e:	761a      	strb	r2, [r3, #24]
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bc80      	pop	{r7}
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	e000e100 	.word	0xe000e100
 80060b0:	e000ed00 	.word	0xe000ed00

080060b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b089      	sub	sp, #36	@ 0x24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	f1c3 0307 	rsb	r3, r3, #7
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	bf28      	it	cs
 80060d2:	2304      	movcs	r3, #4
 80060d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	3304      	adds	r3, #4
 80060da:	2b06      	cmp	r3, #6
 80060dc:	d902      	bls.n	80060e4 <NVIC_EncodePriority+0x30>
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	3b03      	subs	r3, #3
 80060e2:	e000      	b.n	80060e6 <NVIC_EncodePriority+0x32>
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060e8:	f04f 32ff 	mov.w	r2, #4294967295
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	fa02 f303 	lsl.w	r3, r2, r3
 80060f2:	43da      	mvns	r2, r3
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	401a      	ands	r2, r3
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	fa01 f303 	lsl.w	r3, r1, r3
 8006106:	43d9      	mvns	r1, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800610c:	4313      	orrs	r3, r2
         );
}
 800610e:	4618      	mov	r0, r3
 8006110:	3724      	adds	r7, #36	@ 0x24
 8006112:	46bd      	mov	sp, r7
 8006114:	bc80      	pop	{r7}
 8006116:	4770      	bx	lr

08006118 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800611c:	f3bf 8f4f 	dsb	sy
}
 8006120:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006122:	4b06      	ldr	r3, [pc, #24]	@ (800613c <__NVIC_SystemReset+0x24>)
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800612a:	4904      	ldr	r1, [pc, #16]	@ (800613c <__NVIC_SystemReset+0x24>)
 800612c:	4b04      	ldr	r3, [pc, #16]	@ (8006140 <__NVIC_SystemReset+0x28>)
 800612e:	4313      	orrs	r3, r2
 8006130:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8006132:	f3bf 8f4f 	dsb	sy
}
 8006136:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006138:	bf00      	nop
 800613a:	e7fd      	b.n	8006138 <__NVIC_SystemReset+0x20>
 800613c:	e000ed00 	.word	0xe000ed00
 8006140:	05fa0004 	.word	0x05fa0004

08006144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3b01      	subs	r3, #1
 8006150:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006154:	d301      	bcc.n	800615a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006156:	2301      	movs	r3, #1
 8006158:	e00f      	b.n	800617a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800615a:	4a0a      	ldr	r2, [pc, #40]	@ (8006184 <SysTick_Config+0x40>)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3b01      	subs	r3, #1
 8006160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006162:	210f      	movs	r1, #15
 8006164:	f04f 30ff 	mov.w	r0, #4294967295
 8006168:	f7ff ff7a 	bl	8006060 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800616c:	4b05      	ldr	r3, [pc, #20]	@ (8006184 <SysTick_Config+0x40>)
 800616e:	2200      	movs	r2, #0
 8006170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006172:	4b04      	ldr	r3, [pc, #16]	@ (8006184 <SysTick_Config+0x40>)
 8006174:	2207      	movs	r2, #7
 8006176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	e000e010 	.word	0xe000e010

08006188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7ff ff17 	bl	8005fc4 <__NVIC_SetPriorityGrouping>
}
 8006196:	bf00      	nop
 8006198:	3708      	adds	r7, #8
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}

0800619e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800619e:	b580      	push	{r7, lr}
 80061a0:	b086      	sub	sp, #24
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	4603      	mov	r3, r0
 80061a6:	60b9      	str	r1, [r7, #8]
 80061a8:	607a      	str	r2, [r7, #4]
 80061aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80061b0:	f7ff ff2c 	bl	800600c <__NVIC_GetPriorityGrouping>
 80061b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	68b9      	ldr	r1, [r7, #8]
 80061ba:	6978      	ldr	r0, [r7, #20]
 80061bc:	f7ff ff7a 	bl	80060b4 <NVIC_EncodePriority>
 80061c0:	4602      	mov	r2, r0
 80061c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061c6:	4611      	mov	r1, r2
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7ff ff49 	bl	8006060 <__NVIC_SetPriority>
}
 80061ce:	bf00      	nop
 80061d0:	3718      	adds	r7, #24
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b082      	sub	sp, #8
 80061da:	af00      	add	r7, sp, #0
 80061dc:	4603      	mov	r3, r0
 80061de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80061e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7ff ff1f 	bl	8006028 <__NVIC_EnableIRQ>
}
 80061ea:	bf00      	nop
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80061f6:	f7ff ff8f 	bl	8006118 <__NVIC_SystemReset>

080061fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b082      	sub	sp, #8
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f7ff ff9e 	bl	8006144 <SysTick_Config>
 8006208:	4603      	mov	r3, r0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3708      	adds	r7, #8
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800621c:	2300      	movs	r3, #0
 800621e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d101      	bne.n	800622a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e043      	b.n	80062b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	461a      	mov	r2, r3
 8006230:	4b22      	ldr	r3, [pc, #136]	@ (80062bc <HAL_DMA_Init+0xa8>)
 8006232:	4413      	add	r3, r2
 8006234:	4a22      	ldr	r2, [pc, #136]	@ (80062c0 <HAL_DMA_Init+0xac>)
 8006236:	fba2 2303 	umull	r2, r3, r2, r3
 800623a:	091b      	lsrs	r3, r3, #4
 800623c:	009a      	lsls	r2, r3, #2
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a1f      	ldr	r2, [pc, #124]	@ (80062c4 <HAL_DMA_Init+0xb0>)
 8006246:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800625e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006262:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800626c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006278:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006284:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr
 80062bc:	bffdfff8 	.word	0xbffdfff8
 80062c0:	cccccccd 	.word	0xcccccccd
 80062c4:	40020000 	.word	0x40020000

080062c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_DMA_Start_IT+0x20>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e04b      	b.n	8006380 <HAL_DMA_Start_IT+0xb8>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d13a      	bne.n	8006372 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f022 0201 	bic.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	68b9      	ldr	r1, [r7, #8]
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f9eb 	bl	80066fc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 020e 	orr.w	r2, r2, #14
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	e00f      	b.n	8006360 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 0204 	bic.w	r2, r2, #4
 800634e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f042 020a 	orr.w	r2, r2, #10
 800635e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f042 0201 	orr.w	r2, r2, #1
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	e005      	b.n	800637e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800637a:	2302      	movs	r3, #2
 800637c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800637e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006380:	4618      	mov	r0, r3
 8006382:	3718      	adds	r7, #24
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006390:	2300      	movs	r3, #0
 8006392:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d008      	beq.n	80063b2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2204      	movs	r2, #4
 80063a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e020      	b.n	80063f4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 020e 	bic.w	r2, r2, #14
 80063c0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 0201 	bic.w	r2, r2, #1
 80063d0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063da:	2101      	movs	r1, #1
 80063dc:	fa01 f202 	lsl.w	r2, r1, r2
 80063e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr
	...

08006400 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006408:	2300      	movs	r3, #0
 800640a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b02      	cmp	r3, #2
 8006416:	d005      	beq.n	8006424 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2204      	movs	r2, #4
 800641c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	73fb      	strb	r3, [r7, #15]
 8006422:	e051      	b.n	80064c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 020e 	bic.w	r2, r2, #14
 8006432:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f022 0201 	bic.w	r2, r2, #1
 8006442:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a22      	ldr	r2, [pc, #136]	@ (80064d4 <HAL_DMA_Abort_IT+0xd4>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d029      	beq.n	80064a2 <HAL_DMA_Abort_IT+0xa2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a21      	ldr	r2, [pc, #132]	@ (80064d8 <HAL_DMA_Abort_IT+0xd8>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d022      	beq.n	800649e <HAL_DMA_Abort_IT+0x9e>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a1f      	ldr	r2, [pc, #124]	@ (80064dc <HAL_DMA_Abort_IT+0xdc>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d01a      	beq.n	8006498 <HAL_DMA_Abort_IT+0x98>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a1e      	ldr	r2, [pc, #120]	@ (80064e0 <HAL_DMA_Abort_IT+0xe0>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d012      	beq.n	8006492 <HAL_DMA_Abort_IT+0x92>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a1c      	ldr	r2, [pc, #112]	@ (80064e4 <HAL_DMA_Abort_IT+0xe4>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d00a      	beq.n	800648c <HAL_DMA_Abort_IT+0x8c>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a1b      	ldr	r2, [pc, #108]	@ (80064e8 <HAL_DMA_Abort_IT+0xe8>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d102      	bne.n	8006486 <HAL_DMA_Abort_IT+0x86>
 8006480:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006484:	e00e      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 8006486:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800648a:	e00b      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 800648c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006490:	e008      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 8006492:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006496:	e005      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 8006498:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800649c:	e002      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 800649e:	2310      	movs	r3, #16
 80064a0:	e000      	b.n	80064a4 <HAL_DMA_Abort_IT+0xa4>
 80064a2:	2301      	movs	r3, #1
 80064a4:	4a11      	ldr	r2, [pc, #68]	@ (80064ec <HAL_DMA_Abort_IT+0xec>)
 80064a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	4798      	blx	r3
    } 
  }
  return status;
 80064c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3710      	adds	r7, #16
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	40020008 	.word	0x40020008
 80064d8:	4002001c 	.word	0x4002001c
 80064dc:	40020030 	.word	0x40020030
 80064e0:	40020044 	.word	0x40020044
 80064e4:	40020058 	.word	0x40020058
 80064e8:	4002006c 	.word	0x4002006c
 80064ec:	40020000 	.word	0x40020000

080064f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650c:	2204      	movs	r2, #4
 800650e:	409a      	lsls	r2, r3
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	4013      	ands	r3, r2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d04f      	beq.n	80065b8 <HAL_DMA_IRQHandler+0xc8>
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b00      	cmp	r3, #0
 8006520:	d04a      	beq.n	80065b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0320 	and.w	r3, r3, #32
 800652c:	2b00      	cmp	r3, #0
 800652e:	d107      	bne.n	8006540 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0204 	bic.w	r2, r2, #4
 800653e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a66      	ldr	r2, [pc, #408]	@ (80066e0 <HAL_DMA_IRQHandler+0x1f0>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d029      	beq.n	800659e <HAL_DMA_IRQHandler+0xae>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a65      	ldr	r2, [pc, #404]	@ (80066e4 <HAL_DMA_IRQHandler+0x1f4>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d022      	beq.n	800659a <HAL_DMA_IRQHandler+0xaa>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a63      	ldr	r2, [pc, #396]	@ (80066e8 <HAL_DMA_IRQHandler+0x1f8>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d01a      	beq.n	8006594 <HAL_DMA_IRQHandler+0xa4>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a62      	ldr	r2, [pc, #392]	@ (80066ec <HAL_DMA_IRQHandler+0x1fc>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d012      	beq.n	800658e <HAL_DMA_IRQHandler+0x9e>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a60      	ldr	r2, [pc, #384]	@ (80066f0 <HAL_DMA_IRQHandler+0x200>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00a      	beq.n	8006588 <HAL_DMA_IRQHandler+0x98>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a5f      	ldr	r2, [pc, #380]	@ (80066f4 <HAL_DMA_IRQHandler+0x204>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d102      	bne.n	8006582 <HAL_DMA_IRQHandler+0x92>
 800657c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006580:	e00e      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 8006582:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8006586:	e00b      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 8006588:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800658c:	e008      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 800658e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006592:	e005      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 8006594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006598:	e002      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 800659a:	2340      	movs	r3, #64	@ 0x40
 800659c:	e000      	b.n	80065a0 <HAL_DMA_IRQHandler+0xb0>
 800659e:	2304      	movs	r3, #4
 80065a0:	4a55      	ldr	r2, [pc, #340]	@ (80066f8 <HAL_DMA_IRQHandler+0x208>)
 80065a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 8094 	beq.w	80066d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80065b6:	e08e      	b.n	80066d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065bc:	2202      	movs	r2, #2
 80065be:	409a      	lsls	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d056      	beq.n	8006676 <HAL_DMA_IRQHandler+0x186>
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0302 	and.w	r3, r3, #2
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d051      	beq.n	8006676 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10b      	bne.n	80065f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 020a 	bic.w	r2, r2, #10
 80065ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a38      	ldr	r2, [pc, #224]	@ (80066e0 <HAL_DMA_IRQHandler+0x1f0>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d029      	beq.n	8006656 <HAL_DMA_IRQHandler+0x166>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a37      	ldr	r2, [pc, #220]	@ (80066e4 <HAL_DMA_IRQHandler+0x1f4>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d022      	beq.n	8006652 <HAL_DMA_IRQHandler+0x162>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a35      	ldr	r2, [pc, #212]	@ (80066e8 <HAL_DMA_IRQHandler+0x1f8>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d01a      	beq.n	800664c <HAL_DMA_IRQHandler+0x15c>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a34      	ldr	r2, [pc, #208]	@ (80066ec <HAL_DMA_IRQHandler+0x1fc>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d012      	beq.n	8006646 <HAL_DMA_IRQHandler+0x156>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a32      	ldr	r2, [pc, #200]	@ (80066f0 <HAL_DMA_IRQHandler+0x200>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00a      	beq.n	8006640 <HAL_DMA_IRQHandler+0x150>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a31      	ldr	r2, [pc, #196]	@ (80066f4 <HAL_DMA_IRQHandler+0x204>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d102      	bne.n	800663a <HAL_DMA_IRQHandler+0x14a>
 8006634:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006638:	e00e      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 800663a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800663e:	e00b      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 8006640:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006644:	e008      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 8006646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800664a:	e005      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 800664c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006650:	e002      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 8006652:	2320      	movs	r3, #32
 8006654:	e000      	b.n	8006658 <HAL_DMA_IRQHandler+0x168>
 8006656:	2302      	movs	r3, #2
 8006658:	4a27      	ldr	r2, [pc, #156]	@ (80066f8 <HAL_DMA_IRQHandler+0x208>)
 800665a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006668:	2b00      	cmp	r3, #0
 800666a:	d034      	beq.n	80066d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006674:	e02f      	b.n	80066d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667a:	2208      	movs	r2, #8
 800667c:	409a      	lsls	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4013      	ands	r3, r2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d028      	beq.n	80066d8 <HAL_DMA_IRQHandler+0x1e8>
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f003 0308 	and.w	r3, r3, #8
 800668c:	2b00      	cmp	r3, #0
 800668e:	d023      	beq.n	80066d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f022 020e 	bic.w	r2, r2, #14
 800669e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a8:	2101      	movs	r1, #1
 80066aa:	fa01 f202 	lsl.w	r2, r1, r2
 80066ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d004      	beq.n	80066d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	4798      	blx	r3
    }
  }
  return;
 80066d6:	bf00      	nop
 80066d8:	bf00      	nop
}
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40020008 	.word	0x40020008
 80066e4:	4002001c 	.word	0x4002001c
 80066e8:	40020030 	.word	0x40020030
 80066ec:	40020044 	.word	0x40020044
 80066f0:	40020058 	.word	0x40020058
 80066f4:	4002006c 	.word	0x4002006c
 80066f8:	40020000 	.word	0x40020000

080066fc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
 8006708:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006712:	2101      	movs	r1, #1
 8006714:	fa01 f202 	lsl.w	r2, r1, r2
 8006718:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b10      	cmp	r3, #16
 8006728:	d108      	bne.n	800673c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800673a:	e007      	b.n	800674c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	60da      	str	r2, [r3, #12]
}
 800674c:	bf00      	nop
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	bc80      	pop	{r7}
 8006754:	4770      	bx	lr
	...

08006758 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800675a:	b087      	sub	sp, #28
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006772:	4b2f      	ldr	r3, [pc, #188]	@ (8006830 <HAL_FLASH_Program+0xd8>)
 8006774:	7e1b      	ldrb	r3, [r3, #24]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d101      	bne.n	800677e <HAL_FLASH_Program+0x26>
 800677a:	2302      	movs	r3, #2
 800677c:	e054      	b.n	8006828 <HAL_FLASH_Program+0xd0>
 800677e:	4b2c      	ldr	r3, [pc, #176]	@ (8006830 <HAL_FLASH_Program+0xd8>)
 8006780:	2201      	movs	r2, #1
 8006782:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006784:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006788:	f000 f8a8 	bl	80068dc <FLASH_WaitForLastOperation>
 800678c:	4603      	mov	r3, r0
 800678e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8006790:	7dfb      	ldrb	r3, [r7, #23]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d144      	bne.n	8006820 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d102      	bne.n	80067a2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 800679c:	2301      	movs	r3, #1
 800679e:	757b      	strb	r3, [r7, #21]
 80067a0:	e007      	b.n	80067b2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d102      	bne.n	80067ae <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80067a8:	2302      	movs	r3, #2
 80067aa:	757b      	strb	r3, [r7, #21]
 80067ac:	e001      	b.n	80067b2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80067ae:	2304      	movs	r3, #4
 80067b0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80067b2:	2300      	movs	r3, #0
 80067b4:	75bb      	strb	r3, [r7, #22]
 80067b6:	e02d      	b.n	8006814 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80067b8:	7dbb      	ldrb	r3, [r7, #22]
 80067ba:	005a      	lsls	r2, r3, #1
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	eb02 0c03 	add.w	ip, r2, r3
 80067c2:	7dbb      	ldrb	r3, [r7, #22]
 80067c4:	0119      	lsls	r1, r3, #4
 80067c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067ca:	f1c1 0620 	rsb	r6, r1, #32
 80067ce:	f1a1 0020 	sub.w	r0, r1, #32
 80067d2:	fa22 f401 	lsr.w	r4, r2, r1
 80067d6:	fa03 f606 	lsl.w	r6, r3, r6
 80067da:	4334      	orrs	r4, r6
 80067dc:	fa23 f000 	lsr.w	r0, r3, r0
 80067e0:	4304      	orrs	r4, r0
 80067e2:	fa23 f501 	lsr.w	r5, r3, r1
 80067e6:	b2a3      	uxth	r3, r4
 80067e8:	4619      	mov	r1, r3
 80067ea:	4660      	mov	r0, ip
 80067ec:	f000 f85a 	bl	80068a4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80067f0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80067f4:	f000 f872 	bl	80068dc <FLASH_WaitForLastOperation>
 80067f8:	4603      	mov	r3, r0
 80067fa:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80067fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006834 <HAL_FLASH_Program+0xdc>)
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	4a0c      	ldr	r2, [pc, #48]	@ (8006834 <HAL_FLASH_Program+0xdc>)
 8006802:	f023 0301 	bic.w	r3, r3, #1
 8006806:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8006808:	7dfb      	ldrb	r3, [r7, #23]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d107      	bne.n	800681e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800680e:	7dbb      	ldrb	r3, [r7, #22]
 8006810:	3301      	adds	r3, #1
 8006812:	75bb      	strb	r3, [r7, #22]
 8006814:	7dba      	ldrb	r2, [r7, #22]
 8006816:	7d7b      	ldrb	r3, [r7, #21]
 8006818:	429a      	cmp	r2, r3
 800681a:	d3cd      	bcc.n	80067b8 <HAL_FLASH_Program+0x60>
 800681c:	e000      	b.n	8006820 <HAL_FLASH_Program+0xc8>
      {
        break;
 800681e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006820:	4b03      	ldr	r3, [pc, #12]	@ (8006830 <HAL_FLASH_Program+0xd8>)
 8006822:	2200      	movs	r2, #0
 8006824:	761a      	strb	r2, [r3, #24]

  return status;
 8006826:	7dfb      	ldrb	r3, [r7, #23]
}
 8006828:	4618      	mov	r0, r3
 800682a:	371c      	adds	r7, #28
 800682c:	46bd      	mov	sp, r7
 800682e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006830:	200009a8 	.word	0x200009a8
 8006834:	40022000 	.word	0x40022000

08006838 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006842:	4b0d      	ldr	r3, [pc, #52]	@ (8006878 <HAL_FLASH_Unlock+0x40>)
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00d      	beq.n	800686a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800684e:	4b0a      	ldr	r3, [pc, #40]	@ (8006878 <HAL_FLASH_Unlock+0x40>)
 8006850:	4a0a      	ldr	r2, [pc, #40]	@ (800687c <HAL_FLASH_Unlock+0x44>)
 8006852:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006854:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <HAL_FLASH_Unlock+0x40>)
 8006856:	4a0a      	ldr	r2, [pc, #40]	@ (8006880 <HAL_FLASH_Unlock+0x48>)
 8006858:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800685a:	4b07      	ldr	r3, [pc, #28]	@ (8006878 <HAL_FLASH_Unlock+0x40>)
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800686a:	79fb      	ldrb	r3, [r7, #7]
}
 800686c:	4618      	mov	r0, r3
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	bc80      	pop	{r7}
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40022000 	.word	0x40022000
 800687c:	45670123 	.word	0x45670123
 8006880:	cdef89ab 	.word	0xcdef89ab

08006884 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006884:	b480      	push	{r7}
 8006886:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8006888:	4b05      	ldr	r3, [pc, #20]	@ (80068a0 <HAL_FLASH_Lock+0x1c>)
 800688a:	691b      	ldr	r3, [r3, #16]
 800688c:	4a04      	ldr	r2, [pc, #16]	@ (80068a0 <HAL_FLASH_Lock+0x1c>)
 800688e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006892:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	46bd      	mov	sp, r7
 800689a:	bc80      	pop	{r7}
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	40022000 	.word	0x40022000

080068a4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80068b0:	4b08      	ldr	r3, [pc, #32]	@ (80068d4 <FLASH_Program_HalfWord+0x30>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80068b6:	4b08      	ldr	r3, [pc, #32]	@ (80068d8 <FLASH_Program_HalfWord+0x34>)
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	4a07      	ldr	r2, [pc, #28]	@ (80068d8 <FLASH_Program_HalfWord+0x34>)
 80068bc:	f043 0301 	orr.w	r3, r3, #1
 80068c0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	887a      	ldrh	r2, [r7, #2]
 80068c6:	801a      	strh	r2, [r3, #0]
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	200009a8 	.word	0x200009a8
 80068d8:	40022000 	.word	0x40022000

080068dc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80068e4:	f7fe fc6a 	bl	80051bc <HAL_GetTick>
 80068e8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80068ea:	e010      	b.n	800690e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f2:	d00c      	beq.n	800690e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d007      	beq.n	800690a <FLASH_WaitForLastOperation+0x2e>
 80068fa:	f7fe fc5f 	bl	80051bc <HAL_GetTick>
 80068fe:	4602      	mov	r2, r0
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	429a      	cmp	r2, r3
 8006908:	d201      	bcs.n	800690e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e025      	b.n	800695a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800690e:	4b15      	ldr	r3, [pc, #84]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1e8      	bne.n	80068ec <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800691a:	4b12      	ldr	r3, [pc, #72]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	f003 0320 	and.w	r3, r3, #32
 8006922:	2b00      	cmp	r3, #0
 8006924:	d002      	beq.n	800692c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006926:	4b0f      	ldr	r3, [pc, #60]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 8006928:	2220      	movs	r2, #32
 800692a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800692c:	4b0d      	ldr	r3, [pc, #52]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f003 0310 	and.w	r3, r3, #16
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006938:	4b0a      	ldr	r3, [pc, #40]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006940:	2b00      	cmp	r3, #0
 8006942:	d105      	bne.n	8006950 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006944:	4b07      	ldr	r3, [pc, #28]	@ (8006964 <FLASH_WaitForLastOperation+0x88>)
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006950:	f000 f80a 	bl	8006968 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e000      	b.n	800695a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	40022000 	.word	0x40022000

08006968 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8006972:	4b23      	ldr	r3, [pc, #140]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	f003 0310 	and.w	r3, r3, #16
 800697a:	2b00      	cmp	r3, #0
 800697c:	d009      	beq.n	8006992 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800697e:	4b21      	ldr	r3, [pc, #132]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f043 0302 	orr.w	r3, r3, #2
 8006986:	4a1f      	ldr	r2, [pc, #124]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 8006988:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f043 0310 	orr.w	r3, r3, #16
 8006990:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006992:	4b1b      	ldr	r3, [pc, #108]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0304 	and.w	r3, r3, #4
 800699a:	2b00      	cmp	r3, #0
 800699c:	d009      	beq.n	80069b2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800699e:	4b19      	ldr	r3, [pc, #100]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f043 0301 	orr.w	r3, r3, #1
 80069a6:	4a17      	ldr	r2, [pc, #92]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 80069a8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f043 0304 	orr.w	r3, r3, #4
 80069b0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80069b2:	4b13      	ldr	r3, [pc, #76]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00b      	beq.n	80069d6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80069be:	4b11      	ldr	r3, [pc, #68]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 80069c0:	69db      	ldr	r3, [r3, #28]
 80069c2:	f043 0304 	orr.w	r3, r3, #4
 80069c6:	4a0f      	ldr	r2, [pc, #60]	@ (8006a04 <FLASH_SetErrorCode+0x9c>)
 80069c8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80069ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f240 1201 	movw	r2, #257	@ 0x101
 80069dc:	4293      	cmp	r3, r2
 80069de:	d106      	bne.n	80069ee <FLASH_SetErrorCode+0x86>
 80069e0:	4b07      	ldr	r3, [pc, #28]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069e2:	69db      	ldr	r3, [r3, #28]
 80069e4:	4a06      	ldr	r2, [pc, #24]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069e6:	f023 0301 	bic.w	r3, r3, #1
 80069ea:	61d3      	str	r3, [r2, #28]
}  
 80069ec:	e002      	b.n	80069f4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80069ee:	4a04      	ldr	r2, [pc, #16]	@ (8006a00 <FLASH_SetErrorCode+0x98>)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	60d3      	str	r3, [r2, #12]
}  
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bc80      	pop	{r7}
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	40022000 	.word	0x40022000
 8006a04:	200009a8 	.word	0x200009a8

08006a08 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad8 <HAL_FLASHEx_Erase+0xd0>)
 8006a1c:	7e1b      	ldrb	r3, [r3, #24]
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d101      	bne.n	8006a26 <HAL_FLASHEx_Erase+0x1e>
 8006a22:	2302      	movs	r3, #2
 8006a24:	e053      	b.n	8006ace <HAL_FLASHEx_Erase+0xc6>
 8006a26:	4b2c      	ldr	r3, [pc, #176]	@ (8006ad8 <HAL_FLASHEx_Erase+0xd0>)
 8006a28:	2201      	movs	r2, #1
 8006a2a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d116      	bne.n	8006a62 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006a34:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006a38:	f7ff ff50 	bl	80068dc <FLASH_WaitForLastOperation>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d141      	bne.n	8006ac6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8006a42:	2001      	movs	r0, #1
 8006a44:	f000 f84c 	bl	8006ae0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006a48:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006a4c:	f7ff ff46 	bl	80068dc <FLASH_WaitForLastOperation>
 8006a50:	4603      	mov	r3, r0
 8006a52:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8006a54:	4b21      	ldr	r3, [pc, #132]	@ (8006adc <HAL_FLASHEx_Erase+0xd4>)
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	4a20      	ldr	r2, [pc, #128]	@ (8006adc <HAL_FLASHEx_Erase+0xd4>)
 8006a5a:	f023 0304 	bic.w	r3, r3, #4
 8006a5e:	6113      	str	r3, [r2, #16]
 8006a60:	e031      	b.n	8006ac6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006a62:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006a66:	f7ff ff39 	bl	80068dc <FLASH_WaitForLastOperation>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d12a      	bne.n	8006ac6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	f04f 32ff 	mov.w	r2, #4294967295
 8006a76:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	60bb      	str	r3, [r7, #8]
 8006a7e:	e019      	b.n	8006ab4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8006a80:	68b8      	ldr	r0, [r7, #8]
 8006a82:	f000 f849 	bl	8006b18 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006a86:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006a8a:	f7ff ff27 	bl	80068dc <FLASH_WaitForLastOperation>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8006a92:	4b12      	ldr	r3, [pc, #72]	@ (8006adc <HAL_FLASHEx_Erase+0xd4>)
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	4a11      	ldr	r2, [pc, #68]	@ (8006adc <HAL_FLASHEx_Erase+0xd4>)
 8006a98:	f023 0302 	bic.w	r3, r3, #2
 8006a9c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8006a9e:	7bfb      	ldrb	r3, [r7, #15]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d003      	beq.n	8006aac <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	601a      	str	r2, [r3, #0]
            break;
 8006aaa:	e00c      	b.n	8006ac6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ab2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	029a      	lsls	r2, r3, #10
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	4413      	add	r3, r2
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d3dc      	bcc.n	8006a80 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006ac6:	4b04      	ldr	r3, [pc, #16]	@ (8006ad8 <HAL_FLASHEx_Erase+0xd0>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	761a      	strb	r2, [r3, #24]

  return status;
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200009a8 	.word	0x200009a8
 8006adc:	40022000 	.word	0x40022000

08006ae0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006ae8:	4b09      	ldr	r3, [pc, #36]	@ (8006b10 <FLASH_MassErase+0x30>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006aee:	4b09      	ldr	r3, [pc, #36]	@ (8006b14 <FLASH_MassErase+0x34>)
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	4a08      	ldr	r2, [pc, #32]	@ (8006b14 <FLASH_MassErase+0x34>)
 8006af4:	f043 0304 	orr.w	r3, r3, #4
 8006af8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006afa:	4b06      	ldr	r3, [pc, #24]	@ (8006b14 <FLASH_MassErase+0x34>)
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	4a05      	ldr	r2, [pc, #20]	@ (8006b14 <FLASH_MassErase+0x34>)
 8006b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b04:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006b06:	bf00      	nop
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bc80      	pop	{r7}
 8006b0e:	4770      	bx	lr
 8006b10:	200009a8 	.word	0x200009a8
 8006b14:	40022000 	.word	0x40022000

08006b18 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006b20:	4b0b      	ldr	r3, [pc, #44]	@ (8006b50 <FLASH_PageErase+0x38>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006b26:	4b0b      	ldr	r3, [pc, #44]	@ (8006b54 <FLASH_PageErase+0x3c>)
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8006b54 <FLASH_PageErase+0x3c>)
 8006b2c:	f043 0302 	orr.w	r3, r3, #2
 8006b30:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8006b32:	4a08      	ldr	r2, [pc, #32]	@ (8006b54 <FLASH_PageErase+0x3c>)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006b38:	4b06      	ldr	r3, [pc, #24]	@ (8006b54 <FLASH_PageErase+0x3c>)
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	4a05      	ldr	r2, [pc, #20]	@ (8006b54 <FLASH_PageErase+0x3c>)
 8006b3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b42:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bc80      	pop	{r7}
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	200009a8 	.word	0x200009a8
 8006b54:	40022000 	.word	0x40022000

08006b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b08b      	sub	sp, #44	@ 0x2c
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006b62:	2300      	movs	r3, #0
 8006b64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006b66:	2300      	movs	r3, #0
 8006b68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b6a:	e169      	b.n	8006e40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b70:	fa02 f303 	lsl.w	r3, r2, r3
 8006b74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	f040 8158 	bne.w	8006e3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	4a9a      	ldr	r2, [pc, #616]	@ (8006df8 <HAL_GPIO_Init+0x2a0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d05e      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
 8006b94:	4a98      	ldr	r2, [pc, #608]	@ (8006df8 <HAL_GPIO_Init+0x2a0>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d875      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006b9a:	4a98      	ldr	r2, [pc, #608]	@ (8006dfc <HAL_GPIO_Init+0x2a4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d058      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
 8006ba0:	4a96      	ldr	r2, [pc, #600]	@ (8006dfc <HAL_GPIO_Init+0x2a4>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d86f      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006ba6:	4a96      	ldr	r2, [pc, #600]	@ (8006e00 <HAL_GPIO_Init+0x2a8>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d052      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
 8006bac:	4a94      	ldr	r2, [pc, #592]	@ (8006e00 <HAL_GPIO_Init+0x2a8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d869      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006bb2:	4a94      	ldr	r2, [pc, #592]	@ (8006e04 <HAL_GPIO_Init+0x2ac>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d04c      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
 8006bb8:	4a92      	ldr	r2, [pc, #584]	@ (8006e04 <HAL_GPIO_Init+0x2ac>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d863      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006bbe:	4a92      	ldr	r2, [pc, #584]	@ (8006e08 <HAL_GPIO_Init+0x2b0>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d046      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
 8006bc4:	4a90      	ldr	r2, [pc, #576]	@ (8006e08 <HAL_GPIO_Init+0x2b0>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d85d      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006bca:	2b12      	cmp	r3, #18
 8006bcc:	d82a      	bhi.n	8006c24 <HAL_GPIO_Init+0xcc>
 8006bce:	2b12      	cmp	r3, #18
 8006bd0:	d859      	bhi.n	8006c86 <HAL_GPIO_Init+0x12e>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <HAL_GPIO_Init+0x80>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c53 	.word	0x08006c53
 8006bdc:	08006c2d 	.word	0x08006c2d
 8006be0:	08006c3f 	.word	0x08006c3f
 8006be4:	08006c81 	.word	0x08006c81
 8006be8:	08006c87 	.word	0x08006c87
 8006bec:	08006c87 	.word	0x08006c87
 8006bf0:	08006c87 	.word	0x08006c87
 8006bf4:	08006c87 	.word	0x08006c87
 8006bf8:	08006c87 	.word	0x08006c87
 8006bfc:	08006c87 	.word	0x08006c87
 8006c00:	08006c87 	.word	0x08006c87
 8006c04:	08006c87 	.word	0x08006c87
 8006c08:	08006c87 	.word	0x08006c87
 8006c0c:	08006c87 	.word	0x08006c87
 8006c10:	08006c87 	.word	0x08006c87
 8006c14:	08006c87 	.word	0x08006c87
 8006c18:	08006c87 	.word	0x08006c87
 8006c1c:	08006c35 	.word	0x08006c35
 8006c20:	08006c49 	.word	0x08006c49
 8006c24:	4a79      	ldr	r2, [pc, #484]	@ (8006e0c <HAL_GPIO_Init+0x2b4>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d013      	beq.n	8006c52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006c2a:	e02c      	b.n	8006c86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	623b      	str	r3, [r7, #32]
          break;
 8006c32:	e029      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	3304      	adds	r3, #4
 8006c3a:	623b      	str	r3, [r7, #32]
          break;
 8006c3c:	e024      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	3308      	adds	r3, #8
 8006c44:	623b      	str	r3, [r7, #32]
          break;
 8006c46:	e01f      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	623b      	str	r3, [r7, #32]
          break;
 8006c50:	e01a      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d102      	bne.n	8006c60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006c5a:	2304      	movs	r3, #4
 8006c5c:	623b      	str	r3, [r7, #32]
          break;
 8006c5e:	e013      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d105      	bne.n	8006c74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006c68:	2308      	movs	r3, #8
 8006c6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	69fa      	ldr	r2, [r7, #28]
 8006c70:	611a      	str	r2, [r3, #16]
          break;
 8006c72:	e009      	b.n	8006c88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006c74:	2308      	movs	r3, #8
 8006c76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	615a      	str	r2, [r3, #20]
          break;
 8006c7e:	e003      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006c80:	2300      	movs	r3, #0
 8006c82:	623b      	str	r3, [r7, #32]
          break;
 8006c84:	e000      	b.n	8006c88 <HAL_GPIO_Init+0x130>
          break;
 8006c86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	2bff      	cmp	r3, #255	@ 0xff
 8006c8c:	d801      	bhi.n	8006c92 <HAL_GPIO_Init+0x13a>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	e001      	b.n	8006c96 <HAL_GPIO_Init+0x13e>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	3304      	adds	r3, #4
 8006c96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	2bff      	cmp	r3, #255	@ 0xff
 8006c9c:	d802      	bhi.n	8006ca4 <HAL_GPIO_Init+0x14c>
 8006c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	e002      	b.n	8006caa <HAL_GPIO_Init+0x152>
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	3b08      	subs	r3, #8
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	210f      	movs	r1, #15
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb8:	43db      	mvns	r3, r3
 8006cba:	401a      	ands	r2, r3
 8006cbc:	6a39      	ldr	r1, [r7, #32]
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc4:	431a      	orrs	r2, r3
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 80b1 	beq.w	8006e3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006cd8:	4b4d      	ldr	r3, [pc, #308]	@ (8006e10 <HAL_GPIO_Init+0x2b8>)
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	4a4c      	ldr	r2, [pc, #304]	@ (8006e10 <HAL_GPIO_Init+0x2b8>)
 8006cde:	f043 0301 	orr.w	r3, r3, #1
 8006ce2:	6193      	str	r3, [r2, #24]
 8006ce4:	4b4a      	ldr	r3, [pc, #296]	@ (8006e10 <HAL_GPIO_Init+0x2b8>)
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	60bb      	str	r3, [r7, #8]
 8006cee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006cf0:	4a48      	ldr	r2, [pc, #288]	@ (8006e14 <HAL_GPIO_Init+0x2bc>)
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	089b      	lsrs	r3, r3, #2
 8006cf6:	3302      	adds	r3, #2
 8006cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cfc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d00:	f003 0303 	and.w	r3, r3, #3
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	220f      	movs	r2, #15
 8006d08:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0c:	43db      	mvns	r3, r3
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	4013      	ands	r3, r2
 8006d12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a40      	ldr	r2, [pc, #256]	@ (8006e18 <HAL_GPIO_Init+0x2c0>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d013      	beq.n	8006d44 <HAL_GPIO_Init+0x1ec>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e1c <HAL_GPIO_Init+0x2c4>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d00d      	beq.n	8006d40 <HAL_GPIO_Init+0x1e8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a3e      	ldr	r2, [pc, #248]	@ (8006e20 <HAL_GPIO_Init+0x2c8>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d007      	beq.n	8006d3c <HAL_GPIO_Init+0x1e4>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a3d      	ldr	r2, [pc, #244]	@ (8006e24 <HAL_GPIO_Init+0x2cc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d101      	bne.n	8006d38 <HAL_GPIO_Init+0x1e0>
 8006d34:	2303      	movs	r3, #3
 8006d36:	e006      	b.n	8006d46 <HAL_GPIO_Init+0x1ee>
 8006d38:	2304      	movs	r3, #4
 8006d3a:	e004      	b.n	8006d46 <HAL_GPIO_Init+0x1ee>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e002      	b.n	8006d46 <HAL_GPIO_Init+0x1ee>
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <HAL_GPIO_Init+0x1ee>
 8006d44:	2300      	movs	r3, #0
 8006d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d48:	f002 0203 	and.w	r2, r2, #3
 8006d4c:	0092      	lsls	r2, r2, #2
 8006d4e:	4093      	lsls	r3, r2
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006d56:	492f      	ldr	r1, [pc, #188]	@ (8006e14 <HAL_GPIO_Init+0x2bc>)
 8006d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5a:	089b      	lsrs	r3, r3, #2
 8006d5c:	3302      	adds	r3, #2
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d006      	beq.n	8006d7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006d70:	4b2d      	ldr	r3, [pc, #180]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d72:	689a      	ldr	r2, [r3, #8]
 8006d74:	492c      	ldr	r1, [pc, #176]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	608b      	str	r3, [r1, #8]
 8006d7c:	e006      	b.n	8006d8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d80:	689a      	ldr	r2, [r3, #8]
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	43db      	mvns	r3, r3
 8006d86:	4928      	ldr	r1, [pc, #160]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d006      	beq.n	8006da6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006d98:	4b23      	ldr	r3, [pc, #140]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	4922      	ldr	r1, [pc, #136]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60cb      	str	r3, [r1, #12]
 8006da4:	e006      	b.n	8006db4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006da6:	4b20      	ldr	r3, [pc, #128]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006da8:	68da      	ldr	r2, [r3, #12]
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	43db      	mvns	r3, r3
 8006dae:	491e      	ldr	r1, [pc, #120]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006db0:	4013      	ands	r3, r2
 8006db2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d006      	beq.n	8006dce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006dc0:	4b19      	ldr	r3, [pc, #100]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	4918      	ldr	r1, [pc, #96]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	604b      	str	r3, [r1, #4]
 8006dcc:	e006      	b.n	8006ddc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006dce:	4b16      	ldr	r3, [pc, #88]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dd0:	685a      	ldr	r2, [r3, #4]
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	43db      	mvns	r3, r3
 8006dd6:	4914      	ldr	r1, [pc, #80]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dd8:	4013      	ands	r3, r2
 8006dda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d021      	beq.n	8006e2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006de8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	490e      	ldr	r1, [pc, #56]	@ (8006e28 <HAL_GPIO_Init+0x2d0>)
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	600b      	str	r3, [r1, #0]
 8006df4:	e021      	b.n	8006e3a <HAL_GPIO_Init+0x2e2>
 8006df6:	bf00      	nop
 8006df8:	10320000 	.word	0x10320000
 8006dfc:	10310000 	.word	0x10310000
 8006e00:	10220000 	.word	0x10220000
 8006e04:	10210000 	.word	0x10210000
 8006e08:	10120000 	.word	0x10120000
 8006e0c:	10110000 	.word	0x10110000
 8006e10:	40021000 	.word	0x40021000
 8006e14:	40010000 	.word	0x40010000
 8006e18:	40010800 	.word	0x40010800
 8006e1c:	40010c00 	.word	0x40010c00
 8006e20:	40011000 	.word	0x40011000
 8006e24:	40011400 	.word	0x40011400
 8006e28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e5c <HAL_GPIO_Init+0x304>)
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	43db      	mvns	r3, r3
 8006e34:	4909      	ldr	r1, [pc, #36]	@ (8006e5c <HAL_GPIO_Init+0x304>)
 8006e36:	4013      	ands	r3, r2
 8006e38:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	fa22 f303 	lsr.w	r3, r2, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f47f ae8e 	bne.w	8006b6c <HAL_GPIO_Init+0x14>
  }
}
 8006e50:	bf00      	nop
 8006e52:	bf00      	nop
 8006e54:	372c      	adds	r7, #44	@ 0x2c
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bc80      	pop	{r7}
 8006e5a:	4770      	bx	lr
 8006e5c:	40010400 	.word	0x40010400

08006e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	460b      	mov	r3, r1
 8006e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	887b      	ldrh	r3, [r7, #2]
 8006e72:	4013      	ands	r3, r2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	73fb      	strb	r3, [r7, #15]
 8006e7c:	e001      	b.n	8006e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr

08006e8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b083      	sub	sp, #12
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	460b      	mov	r3, r1
 8006e98:	807b      	strh	r3, [r7, #2]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e9e:	787b      	ldrb	r3, [r7, #1]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d003      	beq.n	8006eac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ea4:	887a      	ldrh	r2, [r7, #2]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006eaa:	e003      	b.n	8006eb4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006eac:	887b      	ldrh	r3, [r7, #2]
 8006eae:	041a      	lsls	r2, r3, #16
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	611a      	str	r2, [r3, #16]
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bc80      	pop	{r7}
 8006ebc:	4770      	bx	lr

08006ebe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b085      	sub	sp, #20
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006ed0:	887a      	ldrh	r2, [r7, #2]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	4013      	ands	r3, r2
 8006ed6:	041a      	lsls	r2, r3, #16
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	43d9      	mvns	r1, r3
 8006edc:	887b      	ldrh	r3, [r7, #2]
 8006ede:	400b      	ands	r3, r1
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	611a      	str	r2, [r3, #16]
}
 8006ee6:	bf00      	nop
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bc80      	pop	{r7}
 8006eee:	4770      	bx	lr

08006ef0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006efa:	4b08      	ldr	r3, [pc, #32]	@ (8006f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006efc:	695a      	ldr	r2, [r3, #20]
 8006efe:	88fb      	ldrh	r3, [r7, #6]
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d006      	beq.n	8006f14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f06:	4a05      	ldr	r2, [pc, #20]	@ (8006f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f08:	88fb      	ldrh	r3, [r7, #6]
 8006f0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f0c:	88fb      	ldrh	r3, [r7, #6]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7fb f996 	bl	8002240 <HAL_GPIO_EXTI_Callback>
  }
}
 8006f14:	bf00      	nop
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	40010400 	.word	0x40010400

08006f20 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e036      	b.n	8006fa0 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8006f3a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f245 5255 	movw	r2, #21845	@ 0x5555
 8006f44:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6852      	ldr	r2, [r2, #4]
 8006f4e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	6892      	ldr	r2, [r2, #8]
 8006f58:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006f5a:	f7fe f92f 	bl	80051bc <HAL_GetTick>
 8006f5e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006f60:	e011      	b.n	8006f86 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006f62:	f7fe f92b 	bl	80051bc <HAL_GetTick>
 8006f66:	4602      	mov	r2, r0
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	f241 323c 	movw	r2, #4924	@ 0x133c
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d908      	bls.n	8006f86 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f003 0303 	and.w	r3, r3, #3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e00c      	b.n	8006fa0 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	f003 0303 	and.w	r3, r3, #3
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e6      	bne.n	8006f62 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006f9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3710      	adds	r7, #16
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006fb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bc80      	pop	{r7}
 8006fc4:	4770      	bx	lr
	...

08006fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e272      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 8087 	beq.w	80070f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006fe8:	4b92      	ldr	r3, [pc, #584]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f003 030c 	and.w	r3, r3, #12
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d00c      	beq.n	800700e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ff4:	4b8f      	ldr	r3, [pc, #572]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f003 030c 	and.w	r3, r3, #12
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d112      	bne.n	8007026 <HAL_RCC_OscConfig+0x5e>
 8007000:	4b8c      	ldr	r3, [pc, #560]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800700c:	d10b      	bne.n	8007026 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800700e:	4b89      	ldr	r3, [pc, #548]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d06c      	beq.n	80070f4 <HAL_RCC_OscConfig+0x12c>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d168      	bne.n	80070f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e24c      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702e:	d106      	bne.n	800703e <HAL_RCC_OscConfig+0x76>
 8007030:	4b80      	ldr	r3, [pc, #512]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a7f      	ldr	r2, [pc, #508]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	e02e      	b.n	800709c <HAL_RCC_OscConfig+0xd4>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10c      	bne.n	8007060 <HAL_RCC_OscConfig+0x98>
 8007046:	4b7b      	ldr	r3, [pc, #492]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a7a      	ldr	r2, [pc, #488]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800704c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007050:	6013      	str	r3, [r2, #0]
 8007052:	4b78      	ldr	r3, [pc, #480]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a77      	ldr	r2, [pc, #476]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007058:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	e01d      	b.n	800709c <HAL_RCC_OscConfig+0xd4>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007068:	d10c      	bne.n	8007084 <HAL_RCC_OscConfig+0xbc>
 800706a:	4b72      	ldr	r3, [pc, #456]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a71      	ldr	r2, [pc, #452]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	4b6f      	ldr	r3, [pc, #444]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a6e      	ldr	r2, [pc, #440]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800707c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	e00b      	b.n	800709c <HAL_RCC_OscConfig+0xd4>
 8007084:	4b6b      	ldr	r3, [pc, #428]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a6a      	ldr	r2, [pc, #424]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800708a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	4b68      	ldr	r3, [pc, #416]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a67      	ldr	r2, [pc, #412]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800709a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d013      	beq.n	80070cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070a4:	f7fe f88a 	bl	80051bc <HAL_GetTick>
 80070a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070aa:	e008      	b.n	80070be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070ac:	f7fe f886 	bl	80051bc <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	2b64      	cmp	r3, #100	@ 0x64
 80070b8:	d901      	bls.n	80070be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e200      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070be:	4b5d      	ldr	r3, [pc, #372]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d0f0      	beq.n	80070ac <HAL_RCC_OscConfig+0xe4>
 80070ca:	e014      	b.n	80070f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070cc:	f7fe f876 	bl	80051bc <HAL_GetTick>
 80070d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070d2:	e008      	b.n	80070e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070d4:	f7fe f872 	bl	80051bc <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	2b64      	cmp	r3, #100	@ 0x64
 80070e0:	d901      	bls.n	80070e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	e1ec      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070e6:	4b53      	ldr	r3, [pc, #332]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1f0      	bne.n	80070d4 <HAL_RCC_OscConfig+0x10c>
 80070f2:	e000      	b.n	80070f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0302 	and.w	r3, r3, #2
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d063      	beq.n	80071ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007102:	4b4c      	ldr	r3, [pc, #304]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	f003 030c 	and.w	r3, r3, #12
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00b      	beq.n	8007126 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800710e:	4b49      	ldr	r3, [pc, #292]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f003 030c 	and.w	r3, r3, #12
 8007116:	2b08      	cmp	r3, #8
 8007118:	d11c      	bne.n	8007154 <HAL_RCC_OscConfig+0x18c>
 800711a:	4b46      	ldr	r3, [pc, #280]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d116      	bne.n	8007154 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007126:	4b43      	ldr	r3, [pc, #268]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0302 	and.w	r3, r3, #2
 800712e:	2b00      	cmp	r3, #0
 8007130:	d005      	beq.n	800713e <HAL_RCC_OscConfig+0x176>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d001      	beq.n	800713e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e1c0      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800713e:	4b3d      	ldr	r3, [pc, #244]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	00db      	lsls	r3, r3, #3
 800714c:	4939      	ldr	r1, [pc, #228]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800714e:	4313      	orrs	r3, r2
 8007150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007152:	e03a      	b.n	80071ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d020      	beq.n	800719e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800715c:	4b36      	ldr	r3, [pc, #216]	@ (8007238 <HAL_RCC_OscConfig+0x270>)
 800715e:	2201      	movs	r2, #1
 8007160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007162:	f7fe f82b 	bl	80051bc <HAL_GetTick>
 8007166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007168:	e008      	b.n	800717c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800716a:	f7fe f827 	bl	80051bc <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	2b02      	cmp	r3, #2
 8007176:	d901      	bls.n	800717c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e1a1      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800717c:	4b2d      	ldr	r3, [pc, #180]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0302 	and.w	r3, r3, #2
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0f0      	beq.n	800716a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007188:	4b2a      	ldr	r3, [pc, #168]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	695b      	ldr	r3, [r3, #20]
 8007194:	00db      	lsls	r3, r3, #3
 8007196:	4927      	ldr	r1, [pc, #156]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007198:	4313      	orrs	r3, r2
 800719a:	600b      	str	r3, [r1, #0]
 800719c:	e015      	b.n	80071ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800719e:	4b26      	ldr	r3, [pc, #152]	@ (8007238 <HAL_RCC_OscConfig+0x270>)
 80071a0:	2200      	movs	r2, #0
 80071a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a4:	f7fe f80a 	bl	80051bc <HAL_GetTick>
 80071a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071aa:	e008      	b.n	80071be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ac:	f7fe f806 	bl	80051bc <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e180      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071be:	4b1d      	ldr	r3, [pc, #116]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1f0      	bne.n	80071ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0308 	and.w	r3, r3, #8
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d03a      	beq.n	800724c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d019      	beq.n	8007212 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071de:	4b17      	ldr	r3, [pc, #92]	@ (800723c <HAL_RCC_OscConfig+0x274>)
 80071e0:	2201      	movs	r2, #1
 80071e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071e4:	f7fd ffea 	bl	80051bc <HAL_GetTick>
 80071e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071ea:	e008      	b.n	80071fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071ec:	f7fd ffe6 	bl	80051bc <HAL_GetTick>
 80071f0:	4602      	mov	r2, r0
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d901      	bls.n	80071fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e160      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007234 <HAL_RCC_OscConfig+0x26c>)
 8007200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0f0      	beq.n	80071ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800720a:	2001      	movs	r0, #1
 800720c:	f000 fad0 	bl	80077b0 <RCC_Delay>
 8007210:	e01c      	b.n	800724c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007212:	4b0a      	ldr	r3, [pc, #40]	@ (800723c <HAL_RCC_OscConfig+0x274>)
 8007214:	2200      	movs	r2, #0
 8007216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007218:	f7fd ffd0 	bl	80051bc <HAL_GetTick>
 800721c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800721e:	e00f      	b.n	8007240 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007220:	f7fd ffcc 	bl	80051bc <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	2b02      	cmp	r3, #2
 800722c:	d908      	bls.n	8007240 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e146      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
 8007232:	bf00      	nop
 8007234:	40021000 	.word	0x40021000
 8007238:	42420000 	.word	0x42420000
 800723c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007240:	4b92      	ldr	r3, [pc, #584]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	f003 0302 	and.w	r3, r3, #2
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1e9      	bne.n	8007220 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80a6 	beq.w	80073a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800725a:	2300      	movs	r3, #0
 800725c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800725e:	4b8b      	ldr	r3, [pc, #556]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10d      	bne.n	8007286 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800726a:	4b88      	ldr	r3, [pc, #544]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800726c:	69db      	ldr	r3, [r3, #28]
 800726e:	4a87      	ldr	r2, [pc, #540]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007274:	61d3      	str	r3, [r2, #28]
 8007276:	4b85      	ldr	r3, [pc, #532]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007278:	69db      	ldr	r3, [r3, #28]
 800727a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800727e:	60bb      	str	r3, [r7, #8]
 8007280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007282:	2301      	movs	r3, #1
 8007284:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007286:	4b82      	ldr	r3, [pc, #520]	@ (8007490 <HAL_RCC_OscConfig+0x4c8>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800728e:	2b00      	cmp	r3, #0
 8007290:	d118      	bne.n	80072c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007292:	4b7f      	ldr	r3, [pc, #508]	@ (8007490 <HAL_RCC_OscConfig+0x4c8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a7e      	ldr	r2, [pc, #504]	@ (8007490 <HAL_RCC_OscConfig+0x4c8>)
 8007298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800729c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800729e:	f7fd ff8d 	bl	80051bc <HAL_GetTick>
 80072a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072a4:	e008      	b.n	80072b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072a6:	f7fd ff89 	bl	80051bc <HAL_GetTick>
 80072aa:	4602      	mov	r2, r0
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	1ad3      	subs	r3, r2, r3
 80072b0:	2b64      	cmp	r3, #100	@ 0x64
 80072b2:	d901      	bls.n	80072b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e103      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072b8:	4b75      	ldr	r3, [pc, #468]	@ (8007490 <HAL_RCC_OscConfig+0x4c8>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d0f0      	beq.n	80072a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d106      	bne.n	80072da <HAL_RCC_OscConfig+0x312>
 80072cc:	4b6f      	ldr	r3, [pc, #444]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072ce:	6a1b      	ldr	r3, [r3, #32]
 80072d0:	4a6e      	ldr	r2, [pc, #440]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072d2:	f043 0301 	orr.w	r3, r3, #1
 80072d6:	6213      	str	r3, [r2, #32]
 80072d8:	e02d      	b.n	8007336 <HAL_RCC_OscConfig+0x36e>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d10c      	bne.n	80072fc <HAL_RCC_OscConfig+0x334>
 80072e2:	4b6a      	ldr	r3, [pc, #424]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	4a69      	ldr	r2, [pc, #420]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072e8:	f023 0301 	bic.w	r3, r3, #1
 80072ec:	6213      	str	r3, [r2, #32]
 80072ee:	4b67      	ldr	r3, [pc, #412]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	4a66      	ldr	r2, [pc, #408]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80072f4:	f023 0304 	bic.w	r3, r3, #4
 80072f8:	6213      	str	r3, [r2, #32]
 80072fa:	e01c      	b.n	8007336 <HAL_RCC_OscConfig+0x36e>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	2b05      	cmp	r3, #5
 8007302:	d10c      	bne.n	800731e <HAL_RCC_OscConfig+0x356>
 8007304:	4b61      	ldr	r3, [pc, #388]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007306:	6a1b      	ldr	r3, [r3, #32]
 8007308:	4a60      	ldr	r2, [pc, #384]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800730a:	f043 0304 	orr.w	r3, r3, #4
 800730e:	6213      	str	r3, [r2, #32]
 8007310:	4b5e      	ldr	r3, [pc, #376]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	4a5d      	ldr	r2, [pc, #372]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007316:	f043 0301 	orr.w	r3, r3, #1
 800731a:	6213      	str	r3, [r2, #32]
 800731c:	e00b      	b.n	8007336 <HAL_RCC_OscConfig+0x36e>
 800731e:	4b5b      	ldr	r3, [pc, #364]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	4a5a      	ldr	r2, [pc, #360]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007324:	f023 0301 	bic.w	r3, r3, #1
 8007328:	6213      	str	r3, [r2, #32]
 800732a:	4b58      	ldr	r3, [pc, #352]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	4a57      	ldr	r2, [pc, #348]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007330:	f023 0304 	bic.w	r3, r3, #4
 8007334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d015      	beq.n	800736a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800733e:	f7fd ff3d 	bl	80051bc <HAL_GetTick>
 8007342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007344:	e00a      	b.n	800735c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007346:	f7fd ff39 	bl	80051bc <HAL_GetTick>
 800734a:	4602      	mov	r2, r0
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007354:	4293      	cmp	r3, r2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e0b1      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800735c:	4b4b      	ldr	r3, [pc, #300]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800735e:	6a1b      	ldr	r3, [r3, #32]
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0ee      	beq.n	8007346 <HAL_RCC_OscConfig+0x37e>
 8007368:	e014      	b.n	8007394 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800736a:	f7fd ff27 	bl	80051bc <HAL_GetTick>
 800736e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007370:	e00a      	b.n	8007388 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007372:	f7fd ff23 	bl	80051bc <HAL_GetTick>
 8007376:	4602      	mov	r2, r0
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007380:	4293      	cmp	r3, r2
 8007382:	d901      	bls.n	8007388 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e09b      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007388:	4b40      	ldr	r3, [pc, #256]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1ee      	bne.n	8007372 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007394:	7dfb      	ldrb	r3, [r7, #23]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d105      	bne.n	80073a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800739a:	4b3c      	ldr	r3, [pc, #240]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	4a3b      	ldr	r2, [pc, #236]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80073a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 8087 	beq.w	80074be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073b0:	4b36      	ldr	r3, [pc, #216]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f003 030c 	and.w	r3, r3, #12
 80073b8:	2b08      	cmp	r3, #8
 80073ba:	d061      	beq.n	8007480 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d146      	bne.n	8007452 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073c4:	4b33      	ldr	r3, [pc, #204]	@ (8007494 <HAL_RCC_OscConfig+0x4cc>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ca:	f7fd fef7 	bl	80051bc <HAL_GetTick>
 80073ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073d0:	e008      	b.n	80073e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073d2:	f7fd fef3 	bl	80051bc <HAL_GetTick>
 80073d6:	4602      	mov	r2, r0
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d901      	bls.n	80073e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e06d      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073e4:	4b29      	ldr	r3, [pc, #164]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d1f0      	bne.n	80073d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073f8:	d108      	bne.n	800740c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80073fa:	4b24      	ldr	r3, [pc, #144]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	4921      	ldr	r1, [pc, #132]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007408:	4313      	orrs	r3, r2
 800740a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800740c:	4b1f      	ldr	r3, [pc, #124]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a19      	ldr	r1, [r3, #32]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741c:	430b      	orrs	r3, r1
 800741e:	491b      	ldr	r1, [pc, #108]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007420:	4313      	orrs	r3, r2
 8007422:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007424:	4b1b      	ldr	r3, [pc, #108]	@ (8007494 <HAL_RCC_OscConfig+0x4cc>)
 8007426:	2201      	movs	r2, #1
 8007428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800742a:	f7fd fec7 	bl	80051bc <HAL_GetTick>
 800742e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007430:	e008      	b.n	8007444 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007432:	f7fd fec3 	bl	80051bc <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	2b02      	cmp	r3, #2
 800743e:	d901      	bls.n	8007444 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e03d      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007444:	4b11      	ldr	r3, [pc, #68]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0f0      	beq.n	8007432 <HAL_RCC_OscConfig+0x46a>
 8007450:	e035      	b.n	80074be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007452:	4b10      	ldr	r3, [pc, #64]	@ (8007494 <HAL_RCC_OscConfig+0x4cc>)
 8007454:	2200      	movs	r2, #0
 8007456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007458:	f7fd feb0 	bl	80051bc <HAL_GetTick>
 800745c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800745e:	e008      	b.n	8007472 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007460:	f7fd feac 	bl	80051bc <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b02      	cmp	r3, #2
 800746c:	d901      	bls.n	8007472 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e026      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007472:	4b06      	ldr	r3, [pc, #24]	@ (800748c <HAL_RCC_OscConfig+0x4c4>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1f0      	bne.n	8007460 <HAL_RCC_OscConfig+0x498>
 800747e:	e01e      	b.n	80074be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	69db      	ldr	r3, [r3, #28]
 8007484:	2b01      	cmp	r3, #1
 8007486:	d107      	bne.n	8007498 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e019      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
 800748c:	40021000 	.word	0x40021000
 8007490:	40007000 	.word	0x40007000
 8007494:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007498:	4b0b      	ldr	r3, [pc, #44]	@ (80074c8 <HAL_RCC_OscConfig+0x500>)
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d106      	bne.n	80074ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d001      	beq.n	80074be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e000      	b.n	80074c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3718      	adds	r7, #24
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	40021000 	.word	0x40021000

080074cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d101      	bne.n	80074e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e0d0      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80074e0:	4b6a      	ldr	r3, [pc, #424]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0307 	and.w	r3, r3, #7
 80074e8:	683a      	ldr	r2, [r7, #0]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d910      	bls.n	8007510 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074ee:	4b67      	ldr	r3, [pc, #412]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f023 0207 	bic.w	r2, r3, #7
 80074f6:	4965      	ldr	r1, [pc, #404]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074fe:	4b63      	ldr	r3, [pc, #396]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	429a      	cmp	r2, r3
 800750a:	d001      	beq.n	8007510 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	e0b8      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0302 	and.w	r3, r3, #2
 8007518:	2b00      	cmp	r3, #0
 800751a:	d020      	beq.n	800755e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0304 	and.w	r3, r3, #4
 8007524:	2b00      	cmp	r3, #0
 8007526:	d005      	beq.n	8007534 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007528:	4b59      	ldr	r3, [pc, #356]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	4a58      	ldr	r2, [pc, #352]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800752e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007532:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0308 	and.w	r3, r3, #8
 800753c:	2b00      	cmp	r3, #0
 800753e:	d005      	beq.n	800754c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007540:	4b53      	ldr	r3, [pc, #332]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	4a52      	ldr	r2, [pc, #328]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007546:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800754a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800754c:	4b50      	ldr	r3, [pc, #320]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	494d      	ldr	r1, [pc, #308]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800755a:	4313      	orrs	r3, r2
 800755c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d040      	beq.n	80075ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d107      	bne.n	8007582 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007572:	4b47      	ldr	r3, [pc, #284]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d115      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e07f      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	2b02      	cmp	r3, #2
 8007588:	d107      	bne.n	800759a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800758a:	4b41      	ldr	r3, [pc, #260]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d109      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e073      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800759a:	4b3d      	ldr	r3, [pc, #244]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 0302 	and.w	r3, r3, #2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e06b      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075aa:	4b39      	ldr	r3, [pc, #228]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	f023 0203 	bic.w	r2, r3, #3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	4936      	ldr	r1, [pc, #216]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 80075b8:	4313      	orrs	r3, r2
 80075ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075bc:	f7fd fdfe 	bl	80051bc <HAL_GetTick>
 80075c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075c2:	e00a      	b.n	80075da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075c4:	f7fd fdfa 	bl	80051bc <HAL_GetTick>
 80075c8:	4602      	mov	r2, r0
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d901      	bls.n	80075da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e053      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075da:	4b2d      	ldr	r3, [pc, #180]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f003 020c 	and.w	r2, r3, #12
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d1eb      	bne.n	80075c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075ec:	4b27      	ldr	r3, [pc, #156]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0307 	and.w	r3, r3, #7
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d210      	bcs.n	800761c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075fa:	4b24      	ldr	r3, [pc, #144]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f023 0207 	bic.w	r2, r3, #7
 8007602:	4922      	ldr	r1, [pc, #136]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	4313      	orrs	r3, r2
 8007608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800760a:	4b20      	ldr	r3, [pc, #128]	@ (800768c <HAL_RCC_ClockConfig+0x1c0>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0307 	and.w	r3, r3, #7
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d001      	beq.n	800761c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e032      	b.n	8007682 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 0304 	and.w	r3, r3, #4
 8007624:	2b00      	cmp	r3, #0
 8007626:	d008      	beq.n	800763a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007628:	4b19      	ldr	r3, [pc, #100]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	4916      	ldr	r1, [pc, #88]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007636:	4313      	orrs	r3, r2
 8007638:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0308 	and.w	r3, r3, #8
 8007642:	2b00      	cmp	r3, #0
 8007644:	d009      	beq.n	800765a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007646:	4b12      	ldr	r3, [pc, #72]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	00db      	lsls	r3, r3, #3
 8007654:	490e      	ldr	r1, [pc, #56]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007656:	4313      	orrs	r3, r2
 8007658:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800765a:	f000 f821 	bl	80076a0 <HAL_RCC_GetSysClockFreq>
 800765e:	4602      	mov	r2, r0
 8007660:	4b0b      	ldr	r3, [pc, #44]	@ (8007690 <HAL_RCC_ClockConfig+0x1c4>)
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	091b      	lsrs	r3, r3, #4
 8007666:	f003 030f 	and.w	r3, r3, #15
 800766a:	490a      	ldr	r1, [pc, #40]	@ (8007694 <HAL_RCC_ClockConfig+0x1c8>)
 800766c:	5ccb      	ldrb	r3, [r1, r3]
 800766e:	fa22 f303 	lsr.w	r3, r2, r3
 8007672:	4a09      	ldr	r2, [pc, #36]	@ (8007698 <HAL_RCC_ClockConfig+0x1cc>)
 8007674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007676:	4b09      	ldr	r3, [pc, #36]	@ (800769c <HAL_RCC_ClockConfig+0x1d0>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4618      	mov	r0, r3
 800767c:	f7fd fd5c 	bl	8005138 <HAL_InitTick>

  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	40022000 	.word	0x40022000
 8007690:	40021000 	.word	0x40021000
 8007694:	08009c8c 	.word	0x08009c8c
 8007698:	20000038 	.word	0x20000038
 800769c:	2000003c 	.word	0x2000003c

080076a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b087      	sub	sp, #28
 80076a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	60fb      	str	r3, [r7, #12]
 80076aa:	2300      	movs	r3, #0
 80076ac:	60bb      	str	r3, [r7, #8]
 80076ae:	2300      	movs	r3, #0
 80076b0:	617b      	str	r3, [r7, #20]
 80076b2:	2300      	movs	r3, #0
 80076b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80076b6:	2300      	movs	r3, #0
 80076b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80076ba:	4b1e      	ldr	r3, [pc, #120]	@ (8007734 <HAL_RCC_GetSysClockFreq+0x94>)
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f003 030c 	and.w	r3, r3, #12
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	d002      	beq.n	80076d0 <HAL_RCC_GetSysClockFreq+0x30>
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d003      	beq.n	80076d6 <HAL_RCC_GetSysClockFreq+0x36>
 80076ce:	e027      	b.n	8007720 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80076d0:	4b19      	ldr	r3, [pc, #100]	@ (8007738 <HAL_RCC_GetSysClockFreq+0x98>)
 80076d2:	613b      	str	r3, [r7, #16]
      break;
 80076d4:	e027      	b.n	8007726 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	0c9b      	lsrs	r3, r3, #18
 80076da:	f003 030f 	and.w	r3, r3, #15
 80076de:	4a17      	ldr	r2, [pc, #92]	@ (800773c <HAL_RCC_GetSysClockFreq+0x9c>)
 80076e0:	5cd3      	ldrb	r3, [r2, r3]
 80076e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d010      	beq.n	8007710 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80076ee:	4b11      	ldr	r3, [pc, #68]	@ (8007734 <HAL_RCC_GetSysClockFreq+0x94>)
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	0c5b      	lsrs	r3, r3, #17
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	4a11      	ldr	r2, [pc, #68]	@ (8007740 <HAL_RCC_GetSysClockFreq+0xa0>)
 80076fa:	5cd3      	ldrb	r3, [r2, r3]
 80076fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a0d      	ldr	r2, [pc, #52]	@ (8007738 <HAL_RCC_GetSysClockFreq+0x98>)
 8007702:	fb03 f202 	mul.w	r2, r3, r2
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	fbb2 f3f3 	udiv	r3, r2, r3
 800770c:	617b      	str	r3, [r7, #20]
 800770e:	e004      	b.n	800771a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	4a0c      	ldr	r2, [pc, #48]	@ (8007744 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007714:	fb02 f303 	mul.w	r3, r2, r3
 8007718:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	613b      	str	r3, [r7, #16]
      break;
 800771e:	e002      	b.n	8007726 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007720:	4b09      	ldr	r3, [pc, #36]	@ (8007748 <HAL_RCC_GetSysClockFreq+0xa8>)
 8007722:	613b      	str	r3, [r7, #16]
      break;
 8007724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007726:	693b      	ldr	r3, [r7, #16]
}
 8007728:	4618      	mov	r0, r3
 800772a:	371c      	adds	r7, #28
 800772c:	46bd      	mov	sp, r7
 800772e:	bc80      	pop	{r7}
 8007730:	4770      	bx	lr
 8007732:	bf00      	nop
 8007734:	40021000 	.word	0x40021000
 8007738:	00f42400 	.word	0x00f42400
 800773c:	08009ca4 	.word	0x08009ca4
 8007740:	08009cb4 	.word	0x08009cb4
 8007744:	003d0900 	.word	0x003d0900
 8007748:	007a1200 	.word	0x007a1200

0800774c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800774c:	b480      	push	{r7}
 800774e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007750:	4b02      	ldr	r3, [pc, #8]	@ (800775c <HAL_RCC_GetHCLKFreq+0x10>)
 8007752:	681b      	ldr	r3, [r3, #0]
}
 8007754:	4618      	mov	r0, r3
 8007756:	46bd      	mov	sp, r7
 8007758:	bc80      	pop	{r7}
 800775a:	4770      	bx	lr
 800775c:	20000038 	.word	0x20000038

08007760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007764:	f7ff fff2 	bl	800774c <HAL_RCC_GetHCLKFreq>
 8007768:	4602      	mov	r2, r0
 800776a:	4b05      	ldr	r3, [pc, #20]	@ (8007780 <HAL_RCC_GetPCLK1Freq+0x20>)
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	0a1b      	lsrs	r3, r3, #8
 8007770:	f003 0307 	and.w	r3, r3, #7
 8007774:	4903      	ldr	r1, [pc, #12]	@ (8007784 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007776:	5ccb      	ldrb	r3, [r1, r3]
 8007778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800777c:	4618      	mov	r0, r3
 800777e:	bd80      	pop	{r7, pc}
 8007780:	40021000 	.word	0x40021000
 8007784:	08009c9c 	.word	0x08009c9c

08007788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800778c:	f7ff ffde 	bl	800774c <HAL_RCC_GetHCLKFreq>
 8007790:	4602      	mov	r2, r0
 8007792:	4b05      	ldr	r3, [pc, #20]	@ (80077a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	0adb      	lsrs	r3, r3, #11
 8007798:	f003 0307 	and.w	r3, r3, #7
 800779c:	4903      	ldr	r1, [pc, #12]	@ (80077ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800779e:	5ccb      	ldrb	r3, [r1, r3]
 80077a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	40021000 	.word	0x40021000
 80077ac:	08009c9c 	.word	0x08009c9c

080077b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80077b8:	4b0a      	ldr	r3, [pc, #40]	@ (80077e4 <RCC_Delay+0x34>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a0a      	ldr	r2, [pc, #40]	@ (80077e8 <RCC_Delay+0x38>)
 80077be:	fba2 2303 	umull	r2, r3, r2, r3
 80077c2:	0a5b      	lsrs	r3, r3, #9
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	fb02 f303 	mul.w	r3, r2, r3
 80077ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80077cc:	bf00      	nop
  }
  while (Delay --);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	1e5a      	subs	r2, r3, #1
 80077d2:	60fa      	str	r2, [r7, #12]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1f9      	bne.n	80077cc <RCC_Delay+0x1c>
}
 80077d8:	bf00      	nop
 80077da:	bf00      	nop
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr
 80077e4:	20000038 	.word	0x20000038
 80077e8:	10624dd3 	.word	0x10624dd3

080077ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e076      	b.n	80078ec <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007802:	2b00      	cmp	r3, #0
 8007804:	d108      	bne.n	8007818 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800780e:	d009      	beq.n	8007824 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	61da      	str	r2, [r3, #28]
 8007816:	e005      	b.n	8007824 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	d106      	bne.n	8007844 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7fd fa86 	bl	8004d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800785a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800786c:	431a      	orrs	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007876:	431a      	orrs	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	f003 0302 	and.w	r3, r3, #2
 8007880:	431a      	orrs	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	431a      	orrs	r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	699b      	ldr	r3, [r3, #24]
 8007890:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007894:	431a      	orrs	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800789e:	431a      	orrs	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	ea42 0103 	orr.w	r1, r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	430a      	orrs	r2, r1
 80078ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	0c1a      	lsrs	r2, r3, #16
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f002 0204 	and.w	r2, r2, #4
 80078ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	69da      	ldr	r2, [r3, #28]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	603b      	str	r3, [r7, #0]
 8007900:	4613      	mov	r3, r2
 8007902:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007904:	f7fd fc5a 	bl	80051bc <HAL_GetTick>
 8007908:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800790a:	88fb      	ldrh	r3, [r7, #6]
 800790c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b01      	cmp	r3, #1
 8007918:	d001      	beq.n	800791e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
 800791c:	e12a      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <HAL_SPI_Transmit+0x36>
 8007924:	88fb      	ldrh	r3, [r7, #6]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e122      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007934:	2b01      	cmp	r3, #1
 8007936:	d101      	bne.n	800793c <HAL_SPI_Transmit+0x48>
 8007938:	2302      	movs	r3, #2
 800793a:	e11b      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2203      	movs	r2, #3
 8007948:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	88fa      	ldrh	r2, [r7, #6]
 800795c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	88fa      	ldrh	r2, [r7, #6]
 8007962:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800798a:	d10f      	bne.n	80079ac <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800799a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b6:	2b40      	cmp	r3, #64	@ 0x40
 80079b8:	d007      	beq.n	80079ca <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079d2:	d152      	bne.n	8007a7a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d002      	beq.n	80079e2 <HAL_SPI_Transmit+0xee>
 80079dc:	8b7b      	ldrh	r3, [r7, #26]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d145      	bne.n	8007a6e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e6:	881a      	ldrh	r2, [r3, #0]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079f2:	1c9a      	adds	r2, r3, #2
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	3b01      	subs	r3, #1
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007a06:	e032      	b.n	8007a6e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f003 0302 	and.w	r3, r3, #2
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d112      	bne.n	8007a3c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a1a:	881a      	ldrh	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a26:	1c9a      	adds	r2, r3, #2
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	3b01      	subs	r3, #1
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007a3a:	e018      	b.n	8007a6e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a3c:	f7fd fbbe 	bl	80051bc <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d803      	bhi.n	8007a54 <HAL_SPI_Transmit+0x160>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a52:	d102      	bne.n	8007a5a <HAL_SPI_Transmit+0x166>
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d109      	bne.n	8007a6e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e082      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a72:	b29b      	uxth	r3, r3
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d1c7      	bne.n	8007a08 <HAL_SPI_Transmit+0x114>
 8007a78:	e053      	b.n	8007b22 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <HAL_SPI_Transmit+0x194>
 8007a82:	8b7b      	ldrh	r3, [r7, #26]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d147      	bne.n	8007b18 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	330c      	adds	r3, #12
 8007a92:	7812      	ldrb	r2, [r2, #0]
 8007a94:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007aae:	e033      	b.n	8007b18 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f003 0302 	and.w	r3, r3, #2
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d113      	bne.n	8007ae6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	330c      	adds	r3, #12
 8007ac8:	7812      	ldrb	r2, [r2, #0]
 8007aca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad0:	1c5a      	adds	r2, r3, #1
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	3b01      	subs	r3, #1
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007ae4:	e018      	b.n	8007b18 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ae6:	f7fd fb69 	bl	80051bc <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	683a      	ldr	r2, [r7, #0]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d803      	bhi.n	8007afe <HAL_SPI_Transmit+0x20a>
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007afc:	d102      	bne.n	8007b04 <HAL_SPI_Transmit+0x210>
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d109      	bne.n	8007b18 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e02d      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1c6      	bne.n	8007ab0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b22:	69fa      	ldr	r2, [r7, #28]
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	68f8      	ldr	r0, [r7, #12]
 8007b28:	f000 fbc4 	bl	80082b4 <SPI_EndRxTxTransaction>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d002      	beq.n	8007b38 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2220      	movs	r2, #32
 8007b36:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10a      	bne.n	8007b56 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b40:	2300      	movs	r3, #0
 8007b42:	617b      	str	r3, [r7, #20]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	617b      	str	r3, [r7, #20]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2201      	movs	r2, #1
 8007b5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e000      	b.n	8007b74 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007b72:	2300      	movs	r3, #0
  }
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b088      	sub	sp, #32
 8007b80:	af02      	add	r7, sp, #8
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	603b      	str	r3, [r7, #0]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d001      	beq.n	8007b9c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e104      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba4:	d112      	bne.n	8007bcc <HAL_SPI_Receive+0x50>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10e      	bne.n	8007bcc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2204      	movs	r2, #4
 8007bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007bb6:	88fa      	ldrh	r2, [r7, #6]
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	68ba      	ldr	r2, [r7, #8]
 8007bc0:	68b9      	ldr	r1, [r7, #8]
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f000 f8f3 	bl	8007dae <HAL_SPI_TransmitReceive>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	e0ec      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bcc:	f7fd faf6 	bl	80051bc <HAL_GetTick>
 8007bd0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <HAL_SPI_Receive+0x62>
 8007bd8:	88fb      	ldrh	r3, [r7, #6]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d101      	bne.n	8007be2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e0e1      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_SPI_Receive+0x74>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e0da      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2204      	movs	r2, #4
 8007bfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	88fa      	ldrh	r2, [r7, #6]
 8007c10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	88fa      	ldrh	r2, [r7, #6]
 8007c16:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2200      	movs	r2, #0
 8007c22:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c3e:	d10f      	bne.n	8007c60 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c5e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c6a:	2b40      	cmp	r3, #64	@ 0x40
 8007c6c:	d007      	beq.n	8007c7e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c7c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d170      	bne.n	8007d68 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007c86:	e035      	b.n	8007cf4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d115      	bne.n	8007cc2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f103 020c 	add.w	r2, r3, #12
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca2:	7812      	ldrb	r2, [r2, #0]
 8007ca4:	b2d2      	uxtb	r2, r2
 8007ca6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cac:	1c5a      	adds	r2, r3, #1
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007cc0:	e018      	b.n	8007cf4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cc2:	f7fd fa7b 	bl	80051bc <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	683a      	ldr	r2, [r7, #0]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d803      	bhi.n	8007cda <HAL_SPI_Receive+0x15e>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd8:	d102      	bne.n	8007ce0 <HAL_SPI_Receive+0x164>
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d109      	bne.n	8007cf4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e058      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1c4      	bne.n	8007c88 <HAL_SPI_Receive+0x10c>
 8007cfe:	e038      	b.n	8007d72 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d113      	bne.n	8007d36 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68da      	ldr	r2, [r3, #12]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d18:	b292      	uxth	r2, r2
 8007d1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d20:	1c9a      	adds	r2, r3, #2
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007d34:	e018      	b.n	8007d68 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d36:	f7fd fa41 	bl	80051bc <HAL_GetTick>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	1ad3      	subs	r3, r2, r3
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d803      	bhi.n	8007d4e <HAL_SPI_Receive+0x1d2>
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4c:	d102      	bne.n	8007d54 <HAL_SPI_Receive+0x1d8>
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d109      	bne.n	8007d68 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007d64:	2303      	movs	r3, #3
 8007d66:	e01e      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1c6      	bne.n	8007d00 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 fa4a 	bl	8008210 <SPI_EndRxTransaction>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d002      	beq.n	8007d88 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2220      	movs	r2, #32
 8007d86:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e000      	b.n	8007da6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8007da4:	2300      	movs	r3, #0
  }
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b08a      	sub	sp, #40	@ 0x28
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	60f8      	str	r0, [r7, #12]
 8007db6:	60b9      	str	r1, [r7, #8]
 8007db8:	607a      	str	r2, [r7, #4]
 8007dba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007dc0:	f7fd f9fc 	bl	80051bc <HAL_GetTick>
 8007dc4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dcc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007dd4:	887b      	ldrh	r3, [r7, #2]
 8007dd6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007dd8:	7ffb      	ldrb	r3, [r7, #31]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d00c      	beq.n	8007df8 <HAL_SPI_TransmitReceive+0x4a>
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007de4:	d106      	bne.n	8007df4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d102      	bne.n	8007df4 <HAL_SPI_TransmitReceive+0x46>
 8007dee:	7ffb      	ldrb	r3, [r7, #31]
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d001      	beq.n	8007df8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007df4:	2302      	movs	r3, #2
 8007df6:	e17f      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d005      	beq.n	8007e0a <HAL_SPI_TransmitReceive+0x5c>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <HAL_SPI_TransmitReceive+0x5c>
 8007e04:	887b      	ldrh	r3, [r7, #2]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e174      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d101      	bne.n	8007e1c <HAL_SPI_TransmitReceive+0x6e>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	e16d      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	2b04      	cmp	r3, #4
 8007e2e:	d003      	beq.n	8007e38 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2205      	movs	r2, #5
 8007e34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	887a      	ldrh	r2, [r7, #2]
 8007e48:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	887a      	ldrh	r2, [r7, #2]
 8007e4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	887a      	ldrh	r2, [r7, #2]
 8007e5a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	887a      	ldrh	r2, [r7, #2]
 8007e60:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e78:	2b40      	cmp	r3, #64	@ 0x40
 8007e7a:	d007      	beq.n	8007e8c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e94:	d17e      	bne.n	8007f94 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <HAL_SPI_TransmitReceive+0xf6>
 8007e9e:	8afb      	ldrh	r3, [r7, #22]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d16c      	bne.n	8007f7e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea8:	881a      	ldrh	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb4:	1c9a      	adds	r2, r3, #2
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ec8:	e059      	b.n	8007f7e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	d11b      	bne.n	8007f10 <HAL_SPI_TransmitReceive+0x162>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d016      	beq.n	8007f10 <HAL_SPI_TransmitReceive+0x162>
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d113      	bne.n	8007f10 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eec:	881a      	ldrh	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef8:	1c9a      	adds	r2, r3, #2
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	3b01      	subs	r3, #1
 8007f06:	b29a      	uxth	r2, r3
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f003 0301 	and.w	r3, r3, #1
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d119      	bne.n	8007f52 <HAL_SPI_TransmitReceive+0x1a4>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d014      	beq.n	8007f52 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68da      	ldr	r2, [r3, #12]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f32:	b292      	uxth	r2, r2
 8007f34:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f3a:	1c9a      	adds	r2, r3, #2
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	3b01      	subs	r3, #1
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f52:	f7fd f933 	bl	80051bc <HAL_GetTick>
 8007f56:	4602      	mov	r2, r0
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d80d      	bhi.n	8007f7e <HAL_SPI_TransmitReceive+0x1d0>
 8007f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f68:	d009      	beq.n	8007f7e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e0bc      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1a0      	bne.n	8007eca <HAL_SPI_TransmitReceive+0x11c>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d19b      	bne.n	8007eca <HAL_SPI_TransmitReceive+0x11c>
 8007f92:	e082      	b.n	800809a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d002      	beq.n	8007fa2 <HAL_SPI_TransmitReceive+0x1f4>
 8007f9c:	8afb      	ldrh	r3, [r7, #22]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d171      	bne.n	8008086 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	330c      	adds	r3, #12
 8007fac:	7812      	ldrb	r2, [r2, #0]
 8007fae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb4:	1c5a      	adds	r2, r3, #1
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fc8:	e05d      	b.n	8008086 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b02      	cmp	r3, #2
 8007fd6:	d11c      	bne.n	8008012 <HAL_SPI_TransmitReceive+0x264>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d017      	beq.n	8008012 <HAL_SPI_TransmitReceive+0x264>
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d114      	bne.n	8008012 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	330c      	adds	r3, #12
 8007ff2:	7812      	ldrb	r2, [r2, #0]
 8007ff4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008004:	b29b      	uxth	r3, r3
 8008006:	3b01      	subs	r3, #1
 8008008:	b29a      	uxth	r2, r3
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800800e:	2300      	movs	r3, #0
 8008010:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b01      	cmp	r3, #1
 800801e:	d119      	bne.n	8008054 <HAL_SPI_TransmitReceive+0x2a6>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008024:	b29b      	uxth	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d014      	beq.n	8008054 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68da      	ldr	r2, [r3, #12]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008034:	b2d2      	uxtb	r2, r2
 8008036:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803c:	1c5a      	adds	r2, r3, #1
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008046:	b29b      	uxth	r3, r3
 8008048:	3b01      	subs	r3, #1
 800804a:	b29a      	uxth	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008050:	2301      	movs	r3, #1
 8008052:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008054:	f7fd f8b2 	bl	80051bc <HAL_GetTick>
 8008058:	4602      	mov	r2, r0
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008060:	429a      	cmp	r2, r3
 8008062:	d803      	bhi.n	800806c <HAL_SPI_TransmitReceive+0x2be>
 8008064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806a:	d102      	bne.n	8008072 <HAL_SPI_TransmitReceive+0x2c4>
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	2b00      	cmp	r3, #0
 8008070:	d109      	bne.n	8008086 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e038      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800808a:	b29b      	uxth	r3, r3
 800808c:	2b00      	cmp	r3, #0
 800808e:	d19c      	bne.n	8007fca <HAL_SPI_TransmitReceive+0x21c>
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008094:	b29b      	uxth	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d197      	bne.n	8007fca <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800809a:	6a3a      	ldr	r2, [r7, #32]
 800809c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f000 f908 	bl	80082b4 <SPI_EndRxTxTransaction>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d008      	beq.n	80080bc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2220      	movs	r2, #32
 80080ae:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	e01d      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10a      	bne.n	80080da <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080c4:	2300      	movs	r3, #0
 80080c6:	613b      	str	r3, [r7, #16]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	613b      	str	r3, [r7, #16]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	613b      	str	r3, [r7, #16]
 80080d8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d001      	beq.n	80080f6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	e000      	b.n	80080f8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80080f6:	2300      	movs	r3, #0
  }
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3728      	adds	r7, #40	@ 0x28
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	4613      	mov	r3, r2
 800810e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008110:	f7fd f854 	bl	80051bc <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008118:	1a9b      	subs	r3, r3, r2
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	4413      	add	r3, r2
 800811e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008120:	f7fd f84c 	bl	80051bc <HAL_GetTick>
 8008124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008126:	4b39      	ldr	r3, [pc, #228]	@ (800820c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	015b      	lsls	r3, r3, #5
 800812c:	0d1b      	lsrs	r3, r3, #20
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	fb02 f303 	mul.w	r3, r2, r3
 8008134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008136:	e054      	b.n	80081e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813e:	d050      	beq.n	80081e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008140:	f7fd f83c 	bl	80051bc <HAL_GetTick>
 8008144:	4602      	mov	r2, r0
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	69fa      	ldr	r2, [r7, #28]
 800814c:	429a      	cmp	r2, r3
 800814e:	d902      	bls.n	8008156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d13d      	bne.n	80081d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800816e:	d111      	bne.n	8008194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008178:	d004      	beq.n	8008184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008182:	d107      	bne.n	8008194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800819c:	d10f      	bne.n	80081be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80081ac:	601a      	str	r2, [r3, #0]
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80081bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e017      	b.n	8008202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d101      	bne.n	80081dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80081d8:	2300      	movs	r3, #0
 80081da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	3b01      	subs	r3, #1
 80081e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	689a      	ldr	r2, [r3, #8]
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	4013      	ands	r3, r2
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	bf0c      	ite	eq
 80081f2:	2301      	moveq	r3, #1
 80081f4:	2300      	movne	r3, #0
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	461a      	mov	r2, r3
 80081fa:	79fb      	ldrb	r3, [r7, #7]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d19b      	bne.n	8008138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3720      	adds	r7, #32
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	20000038 	.word	0x20000038

08008210 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af02      	add	r7, sp, #8
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008224:	d111      	bne.n	800824a <SPI_EndRxTransaction+0x3a>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800822e:	d004      	beq.n	800823a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008238:	d107      	bne.n	800824a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008248:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008252:	d117      	bne.n	8008284 <SPI_EndRxTransaction+0x74>
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800825c:	d112      	bne.n	8008284 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	2200      	movs	r2, #0
 8008266:	2101      	movs	r1, #1
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f7ff ff49 	bl	8008100 <SPI_WaitFlagStateUntilTimeout>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d01a      	beq.n	80082aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008278:	f043 0220 	orr.w	r2, r3, #32
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008280:	2303      	movs	r3, #3
 8008282:	e013      	b.n	80082ac <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	9300      	str	r3, [sp, #0]
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	2200      	movs	r2, #0
 800828c:	2180      	movs	r1, #128	@ 0x80
 800828e:	68f8      	ldr	r0, [r7, #12]
 8008290:	f7ff ff36 	bl	8008100 <SPI_WaitFlagStateUntilTimeout>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d007      	beq.n	80082aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800829e:	f043 0220 	orr.w	r2, r3, #32
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e000      	b.n	80082ac <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af02      	add	r7, sp, #8
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	9300      	str	r3, [sp, #0]
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	2201      	movs	r2, #1
 80082c8:	2102      	movs	r1, #2
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f7ff ff18 	bl	8008100 <SPI_WaitFlagStateUntilTimeout>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d007      	beq.n	80082e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082da:	f043 0220 	orr.w	r2, r3, #32
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80082e2:	2303      	movs	r3, #3
 80082e4:	e013      	b.n	800830e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2200      	movs	r2, #0
 80082ee:	2180      	movs	r1, #128	@ 0x80
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f7ff ff05 	bl	8008100 <SPI_WaitFlagStateUntilTimeout>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d007      	beq.n	800830c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008300:	f043 0220 	orr.w	r2, r3, #32
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e000      	b.n	800830e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b082      	sub	sp, #8
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d101      	bne.n	8008328 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	e041      	b.n	80083ac <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800832e:	b2db      	uxtb	r3, r3
 8008330:	2b00      	cmp	r3, #0
 8008332:	d106      	bne.n	8008342 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f7fc fd8d 	bl	8004e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2202      	movs	r2, #2
 8008346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	3304      	adds	r3, #4
 8008352:	4619      	mov	r1, r3
 8008354:	4610      	mov	r0, r2
 8008356:	f000 fa5b 	bl	8008810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2201      	movs	r2, #1
 8008366:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2201      	movs	r2, #1
 800836e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2201      	movs	r2, #1
 8008376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2201      	movs	r2, #1
 800839e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d001      	beq.n	80083cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e03a      	b.n	8008442 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2202      	movs	r2, #2
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68da      	ldr	r2, [r3, #12]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f042 0201 	orr.w	r2, r2, #1
 80083e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a18      	ldr	r2, [pc, #96]	@ (800844c <HAL_TIM_Base_Start_IT+0x98>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d00e      	beq.n	800840c <HAL_TIM_Base_Start_IT+0x58>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f6:	d009      	beq.n	800840c <HAL_TIM_Base_Start_IT+0x58>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a14      	ldr	r2, [pc, #80]	@ (8008450 <HAL_TIM_Base_Start_IT+0x9c>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d004      	beq.n	800840c <HAL_TIM_Base_Start_IT+0x58>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a13      	ldr	r2, [pc, #76]	@ (8008454 <HAL_TIM_Base_Start_IT+0xa0>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d111      	bne.n	8008430 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f003 0307 	and.w	r3, r3, #7
 8008416:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2b06      	cmp	r3, #6
 800841c:	d010      	beq.n	8008440 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681a      	ldr	r2, [r3, #0]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f042 0201 	orr.w	r2, r2, #1
 800842c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800842e:	e007      	b.n	8008440 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f042 0201 	orr.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	bc80      	pop	{r7}
 800844a:	4770      	bx	lr
 800844c:	40012c00 	.word	0x40012c00
 8008450:	40000400 	.word	0x40000400
 8008454:	40000800 	.word	0x40000800

08008458 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	f003 0302 	and.w	r3, r3, #2
 8008476:	2b00      	cmp	r3, #0
 8008478:	d020      	beq.n	80084bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f003 0302 	and.w	r3, r3, #2
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01b      	beq.n	80084bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f06f 0202 	mvn.w	r2, #2
 800848c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2201      	movs	r2, #1
 8008492:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	f003 0303 	and.w	r3, r3, #3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d003      	beq.n	80084aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f998 	bl	80087d8 <HAL_TIM_IC_CaptureCallback>
 80084a8:	e005      	b.n	80084b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f98b 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 f99a 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	f003 0304 	and.w	r3, r3, #4
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d020      	beq.n	8008508 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f003 0304 	and.w	r3, r3, #4
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d01b      	beq.n	8008508 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f06f 0204 	mvn.w	r2, #4
 80084d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2202      	movs	r2, #2
 80084de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	699b      	ldr	r3, [r3, #24]
 80084e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f972 	bl	80087d8 <HAL_TIM_IC_CaptureCallback>
 80084f4:	e005      	b.n	8008502 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f965 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 f974 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	f003 0308 	and.w	r3, r3, #8
 800850e:	2b00      	cmp	r3, #0
 8008510:	d020      	beq.n	8008554 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f003 0308 	and.w	r3, r3, #8
 8008518:	2b00      	cmp	r3, #0
 800851a:	d01b      	beq.n	8008554 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f06f 0208 	mvn.w	r2, #8
 8008524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2204      	movs	r2, #4
 800852a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	69db      	ldr	r3, [r3, #28]
 8008532:	f003 0303 	and.w	r3, r3, #3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d003      	beq.n	8008542 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 f94c 	bl	80087d8 <HAL_TIM_IC_CaptureCallback>
 8008540:	e005      	b.n	800854e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f93f 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f94e 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	f003 0310 	and.w	r3, r3, #16
 800855a:	2b00      	cmp	r3, #0
 800855c:	d020      	beq.n	80085a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f003 0310 	and.w	r3, r3, #16
 8008564:	2b00      	cmp	r3, #0
 8008566:	d01b      	beq.n	80085a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f06f 0210 	mvn.w	r2, #16
 8008570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2208      	movs	r2, #8
 8008576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f926 	bl	80087d8 <HAL_TIM_IC_CaptureCallback>
 800858c:	e005      	b.n	800859a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 f919 	bl	80087c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 f928 	bl	80087ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00c      	beq.n	80085c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d007      	beq.n	80085c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f06f 0201 	mvn.w	r2, #1
 80085bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f7f9 fe9e 	bl	8002300 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00c      	beq.n	80085e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d007      	beq.n	80085e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80085e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 fa7f 	bl	8008ae6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00c      	beq.n	800860c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d007      	beq.n	800860c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 f8f8 	bl	80087fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	d00c      	beq.n	8008630 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f003 0320 	and.w	r3, r3, #32
 800861c:	2b00      	cmp	r3, #0
 800861e:	d007      	beq.n	8008630 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f06f 0220 	mvn.w	r2, #32
 8008628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fa52 	bl	8008ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008630:	bf00      	nop
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800864c:	2b01      	cmp	r3, #1
 800864e:	d101      	bne.n	8008654 <HAL_TIM_ConfigClockSource+0x1c>
 8008650:	2302      	movs	r3, #2
 8008652:	e0b4      	b.n	80087be <HAL_TIM_ConfigClockSource+0x186>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2202      	movs	r2, #2
 8008660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800867a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800868c:	d03e      	beq.n	800870c <HAL_TIM_ConfigClockSource+0xd4>
 800868e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008692:	f200 8087 	bhi.w	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 8008696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800869a:	f000 8086 	beq.w	80087aa <HAL_TIM_ConfigClockSource+0x172>
 800869e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086a2:	d87f      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086a4:	2b70      	cmp	r3, #112	@ 0x70
 80086a6:	d01a      	beq.n	80086de <HAL_TIM_ConfigClockSource+0xa6>
 80086a8:	2b70      	cmp	r3, #112	@ 0x70
 80086aa:	d87b      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086ac:	2b60      	cmp	r3, #96	@ 0x60
 80086ae:	d050      	beq.n	8008752 <HAL_TIM_ConfigClockSource+0x11a>
 80086b0:	2b60      	cmp	r3, #96	@ 0x60
 80086b2:	d877      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086b4:	2b50      	cmp	r3, #80	@ 0x50
 80086b6:	d03c      	beq.n	8008732 <HAL_TIM_ConfigClockSource+0xfa>
 80086b8:	2b50      	cmp	r3, #80	@ 0x50
 80086ba:	d873      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086bc:	2b40      	cmp	r3, #64	@ 0x40
 80086be:	d058      	beq.n	8008772 <HAL_TIM_ConfigClockSource+0x13a>
 80086c0:	2b40      	cmp	r3, #64	@ 0x40
 80086c2:	d86f      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086c4:	2b30      	cmp	r3, #48	@ 0x30
 80086c6:	d064      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15a>
 80086c8:	2b30      	cmp	r3, #48	@ 0x30
 80086ca:	d86b      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	d060      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15a>
 80086d0:	2b20      	cmp	r3, #32
 80086d2:	d867      	bhi.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d05c      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15a>
 80086d8:	2b10      	cmp	r3, #16
 80086da:	d05a      	beq.n	8008792 <HAL_TIM_ConfigClockSource+0x15a>
 80086dc:	e062      	b.n	80087a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80086ee:	f000 f974 	bl	80089da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008700:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	609a      	str	r2, [r3, #8]
      break;
 800870a:	e04f      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800871c:	f000 f95d 	bl	80089da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689a      	ldr	r2, [r3, #8]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800872e:	609a      	str	r2, [r3, #8]
      break;
 8008730:	e03c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800873e:	461a      	mov	r2, r3
 8008740:	f000 f8d4 	bl	80088ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	2150      	movs	r1, #80	@ 0x50
 800874a:	4618      	mov	r0, r3
 800874c:	f000 f92b 	bl	80089a6 <TIM_ITRx_SetConfig>
      break;
 8008750:	e02c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800875e:	461a      	mov	r2, r3
 8008760:	f000 f8f2 	bl	8008948 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2160      	movs	r1, #96	@ 0x60
 800876a:	4618      	mov	r0, r3
 800876c:	f000 f91b 	bl	80089a6 <TIM_ITRx_SetConfig>
      break;
 8008770:	e01c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800877e:	461a      	mov	r2, r3
 8008780:	f000 f8b4 	bl	80088ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2140      	movs	r1, #64	@ 0x40
 800878a:	4618      	mov	r0, r3
 800878c:	f000 f90b 	bl	80089a6 <TIM_ITRx_SetConfig>
      break;
 8008790:	e00c      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4619      	mov	r1, r3
 800879c:	4610      	mov	r0, r2
 800879e:	f000 f902 	bl	80089a6 <TIM_ITRx_SetConfig>
      break;
 80087a2:	e003      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	73fb      	strb	r3, [r7, #15]
      break;
 80087a8:	e000      	b.n	80087ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80087aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b083      	sub	sp, #12
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087ce:	bf00      	nop
 80087d0:	370c      	adds	r7, #12
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bc80      	pop	{r7}
 80087d6:	4770      	bx	lr

080087d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087d8:	b480      	push	{r7}
 80087da:	b083      	sub	sp, #12
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087e0:	bf00      	nop
 80087e2:	370c      	adds	r7, #12
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bc80      	pop	{r7}
 80087e8:	4770      	bx	lr

080087ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80087ea:	b480      	push	{r7}
 80087ec:	b083      	sub	sp, #12
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80087f2:	bf00      	nop
 80087f4:	370c      	adds	r7, #12
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bc80      	pop	{r7}
 80087fa:	4770      	bx	lr

080087fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b083      	sub	sp, #12
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	bc80      	pop	{r7}
 800880c:	4770      	bx	lr
	...

08008810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008810:	b480      	push	{r7}
 8008812:	b085      	sub	sp, #20
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a2f      	ldr	r2, [pc, #188]	@ (80088e0 <TIM_Base_SetConfig+0xd0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d00b      	beq.n	8008840 <TIM_Base_SetConfig+0x30>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800882e:	d007      	beq.n	8008840 <TIM_Base_SetConfig+0x30>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a2c      	ldr	r2, [pc, #176]	@ (80088e4 <TIM_Base_SetConfig+0xd4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d003      	beq.n	8008840 <TIM_Base_SetConfig+0x30>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a2b      	ldr	r2, [pc, #172]	@ (80088e8 <TIM_Base_SetConfig+0xd8>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d108      	bne.n	8008852 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	4313      	orrs	r3, r2
 8008850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a22      	ldr	r2, [pc, #136]	@ (80088e0 <TIM_Base_SetConfig+0xd0>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d00b      	beq.n	8008872 <TIM_Base_SetConfig+0x62>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008860:	d007      	beq.n	8008872 <TIM_Base_SetConfig+0x62>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	4a1f      	ldr	r2, [pc, #124]	@ (80088e4 <TIM_Base_SetConfig+0xd4>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d003      	beq.n	8008872 <TIM_Base_SetConfig+0x62>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	4a1e      	ldr	r2, [pc, #120]	@ (80088e8 <TIM_Base_SetConfig+0xd8>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d108      	bne.n	8008884 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	4313      	orrs	r3, r2
 8008882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	4313      	orrs	r3, r2
 8008890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	68fa      	ldr	r2, [r7, #12]
 8008896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	689a      	ldr	r2, [r3, #8]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a0d      	ldr	r2, [pc, #52]	@ (80088e0 <TIM_Base_SetConfig+0xd0>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d103      	bne.n	80088b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	691a      	ldr	r2, [r3, #16]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	f003 0301 	and.w	r3, r3, #1
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d005      	beq.n	80088d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	f023 0201 	bic.w	r2, r3, #1
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	611a      	str	r2, [r3, #16]
  }
}
 80088d6:	bf00      	nop
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	bc80      	pop	{r7}
 80088de:	4770      	bx	lr
 80088e0:	40012c00 	.word	0x40012c00
 80088e4:	40000400 	.word	0x40000400
 80088e8:	40000800 	.word	0x40000800

080088ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b087      	sub	sp, #28
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a1b      	ldr	r3, [r3, #32]
 80088fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	f023 0201 	bic.w	r2, r3, #1
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	4313      	orrs	r3, r2
 8008920:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f023 030a 	bic.w	r3, r3, #10
 8008928:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	697a      	ldr	r2, [r7, #20]
 800893c:	621a      	str	r2, [r3, #32]
}
 800893e:	bf00      	nop
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	bc80      	pop	{r7}
 8008946:	4770      	bx	lr

08008948 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008948:	b480      	push	{r7}
 800894a:	b087      	sub	sp, #28
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6a1b      	ldr	r3, [r3, #32]
 8008958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6a1b      	ldr	r3, [r3, #32]
 800895e:	f023 0210 	bic.w	r2, r3, #16
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	031b      	lsls	r3, r3, #12
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	4313      	orrs	r3, r2
 800897c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008984:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	011b      	lsls	r3, r3, #4
 800898a:	697a      	ldr	r2, [r7, #20]
 800898c:	4313      	orrs	r3, r2
 800898e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	693a      	ldr	r2, [r7, #16]
 8008994:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	621a      	str	r2, [r3, #32]
}
 800899c:	bf00      	nop
 800899e:	371c      	adds	r7, #28
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bc80      	pop	{r7}
 80089a4:	4770      	bx	lr

080089a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b085      	sub	sp, #20
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
 80089ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4313      	orrs	r3, r2
 80089c4:	f043 0307 	orr.w	r3, r3, #7
 80089c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	609a      	str	r2, [r3, #8]
}
 80089d0:	bf00      	nop
 80089d2:	3714      	adds	r7, #20
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bc80      	pop	{r7}
 80089d8:	4770      	bx	lr

080089da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089da:	b480      	push	{r7}
 80089dc:	b087      	sub	sp, #28
 80089de:	af00      	add	r7, sp, #0
 80089e0:	60f8      	str	r0, [r7, #12]
 80089e2:	60b9      	str	r1, [r7, #8]
 80089e4:	607a      	str	r2, [r7, #4]
 80089e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	021a      	lsls	r2, r3, #8
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	431a      	orrs	r2, r3
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	4313      	orrs	r3, r2
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	609a      	str	r2, [r3, #8]
}
 8008a0e:	bf00      	nop
 8008a10:	371c      	adds	r7, #28
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr

08008a18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d101      	bne.n	8008a30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	e046      	b.n	8008abe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a16      	ldr	r2, [pc, #88]	@ (8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d00e      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a7c:	d009      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a12      	ldr	r2, [pc, #72]	@ (8008acc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d004      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a10      	ldr	r2, [pc, #64]	@ (8008ad0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d10c      	bne.n	8008aac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	68ba      	ldr	r2, [r7, #8]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3714      	adds	r7, #20
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bc80      	pop	{r7}
 8008ac6:	4770      	bx	lr
 8008ac8:	40012c00 	.word	0x40012c00
 8008acc:	40000400 	.word	0x40000400
 8008ad0:	40000800 	.word	0x40000800

08008ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bc80      	pop	{r7}
 8008ae4:	4770      	bx	lr

08008ae6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ae6:	b480      	push	{r7}
 8008ae8:	b083      	sub	sp, #12
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008aee:	bf00      	nop
 8008af0:	370c      	adds	r7, #12
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bc80      	pop	{r7}
 8008af6:	4770      	bx	lr

08008af8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d101      	bne.n	8008b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e042      	b.n	8008b90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d106      	bne.n	8008b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f7fc f9dc 	bl	8004edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2224      	movs	r2, #36	@ 0x24
 8008b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68da      	ldr	r2, [r3, #12]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 ff79 	bl	8009a34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	691a      	ldr	r2, [r3, #16]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	695a      	ldr	r2, [r3, #20]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68da      	ldr	r2, [r3, #12]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2220      	movs	r2, #32
 8008b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3708      	adds	r7, #8
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b08a      	sub	sp, #40	@ 0x28
 8008b9c:	af02      	add	r7, sp, #8
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	603b      	str	r3, [r7, #0]
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	2b20      	cmp	r3, #32
 8008bb6:	d175      	bne.n	8008ca4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <HAL_UART_Transmit+0x2c>
 8008bbe:	88fb      	ldrh	r3, [r7, #6]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d101      	bne.n	8008bc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e06e      	b.n	8008ca6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2221      	movs	r2, #33	@ 0x21
 8008bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bd6:	f7fc faf1 	bl	80051bc <HAL_GetTick>
 8008bda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	88fa      	ldrh	r2, [r7, #6]
 8008be0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	88fa      	ldrh	r2, [r7, #6]
 8008be6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bf0:	d108      	bne.n	8008c04 <HAL_UART_Transmit+0x6c>
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	691b      	ldr	r3, [r3, #16]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d104      	bne.n	8008c04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	61bb      	str	r3, [r7, #24]
 8008c02:	e003      	b.n	8008c0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c0c:	e02e      	b.n	8008c6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	9300      	str	r3, [sp, #0]
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	2200      	movs	r2, #0
 8008c16:	2180      	movs	r1, #128	@ 0x80
 8008c18:	68f8      	ldr	r0, [r7, #12]
 8008c1a:	f000 fc55 	bl	80094c8 <UART_WaitOnFlagUntilTimeout>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d005      	beq.n	8008c30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2220      	movs	r2, #32
 8008c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008c2c:	2303      	movs	r3, #3
 8008c2e:	e03a      	b.n	8008ca6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10b      	bne.n	8008c4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	881b      	ldrh	r3, [r3, #0]
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	3302      	adds	r3, #2
 8008c4a:	61bb      	str	r3, [r7, #24]
 8008c4c:	e007      	b.n	8008c5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	781a      	ldrb	r2, [r3, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	3b01      	subs	r3, #1
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1cb      	bne.n	8008c0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	9300      	str	r3, [sp, #0]
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	2140      	movs	r1, #64	@ 0x40
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f000 fc21 	bl	80094c8 <UART_WaitOnFlagUntilTimeout>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d005      	beq.n	8008c98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e006      	b.n	8008ca6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2220      	movs	r2, #32
 8008c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e000      	b.n	8008ca6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008ca4:	2302      	movs	r3, #2
  }
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3720      	adds	r7, #32
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b08c      	sub	sp, #48	@ 0x30
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	60f8      	str	r0, [r7, #12]
 8008cb6:	60b9      	str	r1, [r7, #8]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b20      	cmp	r3, #32
 8008cc6:	d146      	bne.n	8008d56 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008cce:	88fb      	ldrh	r3, [r7, #6]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d101      	bne.n	8008cd8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	e03f      	b.n	8008d58 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008ce4:	88fb      	ldrh	r3, [r7, #6]
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	68b9      	ldr	r1, [r7, #8]
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f000 fc46 	bl	800957c <UART_Start_Receive_DMA>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d125      	bne.n	8008d4a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cfe:	2300      	movs	r3, #0
 8008d00:	613b      	str	r3, [r7, #16]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	613b      	str	r3, [r7, #16]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	613b      	str	r3, [r7, #16]
 8008d12:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	330c      	adds	r3, #12
 8008d1a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	e853 3f00 	ldrex	r3, [r3]
 8008d22:	617b      	str	r3, [r7, #20]
   return(result);
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	f043 0310 	orr.w	r3, r3, #16
 8008d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	330c      	adds	r3, #12
 8008d32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d34:	627a      	str	r2, [r7, #36]	@ 0x24
 8008d36:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	6a39      	ldr	r1, [r7, #32]
 8008d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d42:	69fb      	ldr	r3, [r7, #28]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e5      	bne.n	8008d14 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008d48:	e002      	b.n	8008d50 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008d50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d54:	e000      	b.n	8008d58 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008d56:	2302      	movs	r3, #2
  }
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3730      	adds	r7, #48	@ 0x30
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b0ba      	sub	sp, #232	@ 0xe8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d96:	f003 030f 	and.w	r3, r3, #15
 8008d9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d10f      	bne.n	8008dc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008daa:	f003 0320 	and.w	r3, r3, #32
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d009      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x66>
 8008db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db6:	f003 0320 	and.w	r3, r3, #32
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fd7a 	bl	80098b8 <UART_Receive_IT>
      return;
 8008dc4:	e25b      	b.n	800927e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008dc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 80de 	beq.w	8008f8c <HAL_UART_IRQHandler+0x22c>
 8008dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d106      	bne.n	8008dea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008de0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 80d1 	beq.w	8008f8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00b      	beq.n	8008e0e <HAL_UART_IRQHandler+0xae>
 8008df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d005      	beq.n	8008e0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e06:	f043 0201 	orr.w	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e12:	f003 0304 	and.w	r3, r3, #4
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00b      	beq.n	8008e32 <HAL_UART_IRQHandler+0xd2>
 8008e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e1e:	f003 0301 	and.w	r3, r3, #1
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d005      	beq.n	8008e32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e2a:	f043 0202 	orr.w	r2, r3, #2
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00b      	beq.n	8008e56 <HAL_UART_IRQHandler+0xf6>
 8008e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e42:	f003 0301 	and.w	r3, r3, #1
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d005      	beq.n	8008e56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4e:	f043 0204 	orr.w	r2, r3, #4
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e5a:	f003 0308 	and.w	r3, r3, #8
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d011      	beq.n	8008e86 <HAL_UART_IRQHandler+0x126>
 8008e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e66:	f003 0320 	and.w	r3, r3, #32
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d105      	bne.n	8008e7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d005      	beq.n	8008e86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e7e:	f043 0208 	orr.w	r2, r3, #8
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f000 81f2 	beq.w	8009274 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e94:	f003 0320 	and.w	r3, r3, #32
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d008      	beq.n	8008eae <HAL_UART_IRQHandler+0x14e>
 8008e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ea0:	f003 0320 	and.w	r3, r3, #32
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 fd05 	bl	80098b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bf14      	ite	ne
 8008ebc:	2301      	movne	r3, #1
 8008ebe:	2300      	moveq	r3, #0
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eca:	f003 0308 	and.w	r3, r3, #8
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d103      	bne.n	8008eda <HAL_UART_IRQHandler+0x17a>
 8008ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d04f      	beq.n	8008f7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fc0f 	bl	80096fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d041      	beq.n	8008f72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3314      	adds	r3, #20
 8008ef4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008efc:	e853 3f00 	ldrex	r3, [r3]
 8008f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	3314      	adds	r3, #20
 8008f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008f2a:	e841 2300 	strex	r3, r2, [r1]
 8008f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1d9      	bne.n	8008eee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d013      	beq.n	8008f6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f46:	4a7e      	ldr	r2, [pc, #504]	@ (8009140 <HAL_UART_IRQHandler+0x3e0>)
 8008f48:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fd fa56 	bl	8006400 <HAL_DMA_Abort_IT>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d016      	beq.n	8008f88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008f64:	4610      	mov	r0, r2
 8008f66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f68:	e00e      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f9a5 	bl	80092ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f70:	e00a      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f9a1 	bl	80092ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f78:	e006      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f99d 	bl	80092ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008f86:	e175      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f88:	bf00      	nop
    return;
 8008f8a:	e173      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	f040 814f 	bne.w	8009234 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f9a:	f003 0310 	and.w	r3, r3, #16
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f000 8148 	beq.w	8009234 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fa8:	f003 0310 	and.w	r3, r3, #16
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 8141 	beq.w	8009234 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60bb      	str	r3, [r7, #8]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	60bb      	str	r3, [r7, #8]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	60bb      	str	r3, [r7, #8]
 8008fc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	f000 80b6 	beq.w	8009144 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fe4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8145 	beq.w	8009278 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	f080 813e 	bcs.w	8009278 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009002:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	2b20      	cmp	r3, #32
 800900c:	f000 8088 	beq.w	8009120 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	330c      	adds	r3, #12
 8009016:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800901a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800901e:	e853 3f00 	ldrex	r3, [r3]
 8009022:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009026:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800902a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800902e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	330c      	adds	r3, #12
 8009038:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800903c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009040:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009044:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009048:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009054:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009058:	2b00      	cmp	r3, #0
 800905a:	d1d9      	bne.n	8009010 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	3314      	adds	r3, #20
 8009062:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009064:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009066:	e853 3f00 	ldrex	r3, [r3]
 800906a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800906c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800906e:	f023 0301 	bic.w	r3, r3, #1
 8009072:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	3314      	adds	r3, #20
 800907c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009080:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009084:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009086:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009088:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800908c:	e841 2300 	strex	r3, r2, [r1]
 8009090:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009092:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009094:	2b00      	cmp	r3, #0
 8009096:	d1e1      	bne.n	800905c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	3314      	adds	r3, #20
 800909e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090a2:	e853 3f00 	ldrex	r3, [r3]
 80090a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80090a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3314      	adds	r3, #20
 80090b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80090bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80090be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80090c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80090c4:	e841 2300 	strex	r3, r2, [r1]
 80090c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80090ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e3      	bne.n	8009098 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2220      	movs	r2, #32
 80090d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	330c      	adds	r3, #12
 80090e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090e8:	e853 3f00 	ldrex	r3, [r3]
 80090ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090f0:	f023 0310 	bic.w	r3, r3, #16
 80090f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	330c      	adds	r3, #12
 80090fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009102:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009104:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009106:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009108:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800910a:	e841 2300 	strex	r3, r2, [r1]
 800910e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1e3      	bne.n	80090de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800911a:	4618      	mov	r0, r3
 800911c:	f7fd f934 	bl	8006388 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2202      	movs	r2, #2
 8009124:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800912e:	b29b      	uxth	r3, r3
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	b29b      	uxth	r3, r3
 8009134:	4619      	mov	r1, r3
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7f8 fec4 	bl	8001ec4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800913c:	e09c      	b.n	8009278 <HAL_UART_IRQHandler+0x518>
 800913e:	bf00      	nop
 8009140:	080097c3 	.word	0x080097c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800914c:	b29b      	uxth	r3, r3
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009158:	b29b      	uxth	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 808e 	beq.w	800927c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009160:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009164:	2b00      	cmp	r3, #0
 8009166:	f000 8089 	beq.w	800927c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	330c      	adds	r3, #12
 8009170:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009174:	e853 3f00 	ldrex	r3, [r3]
 8009178:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800917a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009180:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	330c      	adds	r3, #12
 800918a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800918e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009190:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009192:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009194:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009196:	e841 2300 	strex	r3, r2, [r1]
 800919a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800919c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1e3      	bne.n	800916a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3314      	adds	r3, #20
 80091a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ac:	e853 3f00 	ldrex	r3, [r3]
 80091b0:	623b      	str	r3, [r7, #32]
   return(result);
 80091b2:	6a3b      	ldr	r3, [r7, #32]
 80091b4:	f023 0301 	bic.w	r3, r3, #1
 80091b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3314      	adds	r3, #20
 80091c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80091c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80091c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091ce:	e841 2300 	strex	r3, r2, [r1]
 80091d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1e3      	bne.n	80091a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2220      	movs	r2, #32
 80091de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	330c      	adds	r3, #12
 80091ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	e853 3f00 	ldrex	r3, [r3]
 80091f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f023 0310 	bic.w	r3, r3, #16
 80091fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	330c      	adds	r3, #12
 8009208:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800920c:	61fa      	str	r2, [r7, #28]
 800920e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009210:	69b9      	ldr	r1, [r7, #24]
 8009212:	69fa      	ldr	r2, [r7, #28]
 8009214:	e841 2300 	strex	r3, r2, [r1]
 8009218:	617b      	str	r3, [r7, #20]
   return(result);
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1e3      	bne.n	80091e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2202      	movs	r2, #2
 8009224:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009226:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7f8 fe49 	bl	8001ec4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009232:	e023      	b.n	800927c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800923c:	2b00      	cmp	r3, #0
 800923e:	d009      	beq.n	8009254 <HAL_UART_IRQHandler+0x4f4>
 8009240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009248:	2b00      	cmp	r3, #0
 800924a:	d003      	beq.n	8009254 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 facc 	bl	80097ea <UART_Transmit_IT>
    return;
 8009252:	e014      	b.n	800927e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00e      	beq.n	800927e <HAL_UART_IRQHandler+0x51e>
 8009260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009268:	2b00      	cmp	r3, #0
 800926a:	d008      	beq.n	800927e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 fb0b 	bl	8009888 <UART_EndTransmit_IT>
    return;
 8009272:	e004      	b.n	800927e <HAL_UART_IRQHandler+0x51e>
    return;
 8009274:	bf00      	nop
 8009276:	e002      	b.n	800927e <HAL_UART_IRQHandler+0x51e>
      return;
 8009278:	bf00      	nop
 800927a:	e000      	b.n	800927e <HAL_UART_IRQHandler+0x51e>
      return;
 800927c:	bf00      	nop
  }
}
 800927e:	37e8      	adds	r7, #232	@ 0xe8
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	bc80      	pop	{r7}
 8009294:	4770      	bx	lr

08009296 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800929e:	bf00      	nop
 80092a0:	370c      	adds	r7, #12
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bc80      	pop	{r7}
 80092a6:	4770      	bx	lr

080092a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bc80      	pop	{r7}
 80092b8:	4770      	bx	lr

080092ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b083      	sub	sp, #12
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80092c2:	bf00      	nop
 80092c4:	370c      	adds	r7, #12
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bc80      	pop	{r7}
 80092ca:	4770      	bx	lr

080092cc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b09c      	sub	sp, #112	@ 0x70
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 0320 	and.w	r3, r3, #32
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d172      	bne.n	80093ce <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80092e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ea:	2200      	movs	r2, #0
 80092ec:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	330c      	adds	r3, #12
 80092f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092f8:	e853 3f00 	ldrex	r3, [r3]
 80092fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009304:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	330c      	adds	r3, #12
 800930c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800930e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009310:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009312:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009314:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009316:	e841 2300 	strex	r3, r2, [r1]
 800931a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800931c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1e5      	bne.n	80092ee <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009322:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	3314      	adds	r3, #20
 8009328:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932c:	e853 3f00 	ldrex	r3, [r3]
 8009330:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009334:	f023 0301 	bic.w	r3, r3, #1
 8009338:	667b      	str	r3, [r7, #100]	@ 0x64
 800933a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3314      	adds	r3, #20
 8009340:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009342:	647a      	str	r2, [r7, #68]	@ 0x44
 8009344:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009346:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009348:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800934a:	e841 2300 	strex	r3, r2, [r1]
 800934e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1e5      	bne.n	8009322 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	3314      	adds	r3, #20
 800935c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009360:	e853 3f00 	ldrex	r3, [r3]
 8009364:	623b      	str	r3, [r7, #32]
   return(result);
 8009366:	6a3b      	ldr	r3, [r7, #32]
 8009368:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800936c:	663b      	str	r3, [r7, #96]	@ 0x60
 800936e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3314      	adds	r3, #20
 8009374:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009376:	633a      	str	r2, [r7, #48]	@ 0x30
 8009378:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800937c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800937e:	e841 2300 	strex	r3, r2, [r1]
 8009382:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1e5      	bne.n	8009356 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800938a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800938c:	2220      	movs	r2, #32
 800938e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009396:	2b01      	cmp	r3, #1
 8009398:	d119      	bne.n	80093ce <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800939a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	330c      	adds	r3, #12
 80093a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	e853 3f00 	ldrex	r3, [r3]
 80093a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f023 0310 	bic.w	r3, r3, #16
 80093b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	330c      	adds	r3, #12
 80093b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80093ba:	61fa      	str	r2, [r7, #28]
 80093bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093be:	69b9      	ldr	r1, [r7, #24]
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	e841 2300 	strex	r3, r2, [r1]
 80093c6:	617b      	str	r3, [r7, #20]
   return(result);
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d1e5      	bne.n	800939a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093d0:	2200      	movs	r2, #0
 80093d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d106      	bne.n	80093ea <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093e0:	4619      	mov	r1, r3
 80093e2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093e4:	f7f8 fd6e 	bl	8001ec4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093e8:	e002      	b.n	80093f0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80093ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093ec:	f7ff ff53 	bl	8009296 <HAL_UART_RxCpltCallback>
}
 80093f0:	bf00      	nop
 80093f2:	3770      	adds	r7, #112	@ 0x70
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009404:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2201      	movs	r2, #1
 800940a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009410:	2b01      	cmp	r3, #1
 8009412:	d108      	bne.n	8009426 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009418:	085b      	lsrs	r3, r3, #1
 800941a:	b29b      	uxth	r3, r3
 800941c:	4619      	mov	r1, r3
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f7f8 fd50 	bl	8001ec4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009424:	e002      	b.n	800942c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7ff ff3e 	bl	80092a8 <HAL_UART_RxHalfCpltCallback>
}
 800942c:	bf00      	nop
 800942e:	3710      	adds	r7, #16
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800943c:	2300      	movs	r3, #0
 800943e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009444:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	695b      	ldr	r3, [r3, #20]
 800944c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009450:	2b00      	cmp	r3, #0
 8009452:	bf14      	ite	ne
 8009454:	2301      	movne	r3, #1
 8009456:	2300      	moveq	r3, #0
 8009458:	b2db      	uxtb	r3, r3
 800945a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b21      	cmp	r3, #33	@ 0x21
 8009466:	d108      	bne.n	800947a <UART_DMAError+0x46>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d005      	beq.n	800947a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	2200      	movs	r2, #0
 8009472:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009474:	68b8      	ldr	r0, [r7, #8]
 8009476:	f000 f91b 	bl	80096b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	695b      	ldr	r3, [r3, #20]
 8009480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009484:	2b00      	cmp	r3, #0
 8009486:	bf14      	ite	ne
 8009488:	2301      	movne	r3, #1
 800948a:	2300      	moveq	r3, #0
 800948c:	b2db      	uxtb	r3, r3
 800948e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009496:	b2db      	uxtb	r3, r3
 8009498:	2b22      	cmp	r3, #34	@ 0x22
 800949a:	d108      	bne.n	80094ae <UART_DMAError+0x7a>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d005      	beq.n	80094ae <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	2200      	movs	r2, #0
 80094a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80094a8:	68b8      	ldr	r0, [r7, #8]
 80094aa:	f000 f928 	bl	80096fe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094b2:	f043 0210 	orr.w	r2, r3, #16
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094ba:	68b8      	ldr	r0, [r7, #8]
 80094bc:	f7ff fefd 	bl	80092ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094c0:	bf00      	nop
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	603b      	str	r3, [r7, #0]
 80094d4:	4613      	mov	r3, r2
 80094d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094d8:	e03b      	b.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094e0:	d037      	beq.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094e2:	f7fb fe6b 	bl	80051bc <HAL_GetTick>
 80094e6:	4602      	mov	r2, r0
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	1ad3      	subs	r3, r2, r3
 80094ec:	6a3a      	ldr	r2, [r7, #32]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d302      	bcc.n	80094f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d101      	bne.n	80094fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80094f8:	2303      	movs	r3, #3
 80094fa:	e03a      	b.n	8009572 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	f003 0304 	and.w	r3, r3, #4
 8009506:	2b00      	cmp	r3, #0
 8009508:	d023      	beq.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	2b80      	cmp	r3, #128	@ 0x80
 800950e:	d020      	beq.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2b40      	cmp	r3, #64	@ 0x40
 8009514:	d01d      	beq.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0308 	and.w	r3, r3, #8
 8009520:	2b08      	cmp	r3, #8
 8009522:	d116      	bne.n	8009552 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009524:	2300      	movs	r3, #0
 8009526:	617b      	str	r3, [r7, #20]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	617b      	str	r3, [r7, #20]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	617b      	str	r3, [r7, #20]
 8009538:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f000 f8df 	bl	80096fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2208      	movs	r2, #8
 8009544:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e00f      	b.n	8009572 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	4013      	ands	r3, r2
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	429a      	cmp	r2, r3
 8009560:	bf0c      	ite	eq
 8009562:	2301      	moveq	r3, #1
 8009564:	2300      	movne	r3, #0
 8009566:	b2db      	uxtb	r3, r3
 8009568:	461a      	mov	r2, r3
 800956a:	79fb      	ldrb	r3, [r7, #7]
 800956c:	429a      	cmp	r2, r3
 800956e:	d0b4      	beq.n	80094da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3718      	adds	r7, #24
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
	...

0800957c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b098      	sub	sp, #96	@ 0x60
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	4613      	mov	r3, r2
 8009588:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800958a:	68ba      	ldr	r2, [r7, #8]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	88fa      	ldrh	r2, [r7, #6]
 8009594:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2200      	movs	r2, #0
 800959a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2222      	movs	r2, #34	@ 0x22
 80095a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095a8:	4a3e      	ldr	r2, [pc, #248]	@ (80096a4 <UART_Start_Receive_DMA+0x128>)
 80095aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b0:	4a3d      	ldr	r2, [pc, #244]	@ (80096a8 <UART_Start_Receive_DMA+0x12c>)
 80095b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b8:	4a3c      	ldr	r2, [pc, #240]	@ (80096ac <UART_Start_Receive_DMA+0x130>)
 80095ba:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095c0:	2200      	movs	r2, #0
 80095c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80095c4:	f107 0308 	add.w	r3, r7, #8
 80095c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	3304      	adds	r3, #4
 80095d4:	4619      	mov	r1, r3
 80095d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	88fb      	ldrh	r3, [r7, #6]
 80095dc:	f7fc fe74 	bl	80062c8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80095e0:	2300      	movs	r3, #0
 80095e2:	613b      	str	r3, [r7, #16]
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	613b      	str	r3, [r7, #16]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	613b      	str	r3, [r7, #16]
 80095f4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d019      	beq.n	8009632 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	330c      	adds	r3, #12
 8009604:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009608:	e853 3f00 	ldrex	r3, [r3]
 800960c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800960e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009614:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	330c      	adds	r3, #12
 800961c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800961e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009620:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009622:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009624:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009626:	e841 2300 	strex	r3, r2, [r1]
 800962a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800962c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1e5      	bne.n	80095fe <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	3314      	adds	r3, #20
 8009638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963c:	e853 3f00 	ldrex	r3, [r3]
 8009640:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	f043 0301 	orr.w	r3, r3, #1
 8009648:	657b      	str	r3, [r7, #84]	@ 0x54
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3314      	adds	r3, #20
 8009650:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009652:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009654:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009658:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e5      	bne.n	8009632 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	3314      	adds	r3, #20
 800966c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	e853 3f00 	ldrex	r3, [r3]
 8009674:	617b      	str	r3, [r7, #20]
   return(result);
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800967c:	653b      	str	r3, [r7, #80]	@ 0x50
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	3314      	adds	r3, #20
 8009684:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009686:	627a      	str	r2, [r7, #36]	@ 0x24
 8009688:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968a:	6a39      	ldr	r1, [r7, #32]
 800968c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800968e:	e841 2300 	strex	r3, r2, [r1]
 8009692:	61fb      	str	r3, [r7, #28]
   return(result);
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1e5      	bne.n	8009666 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3760      	adds	r7, #96	@ 0x60
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	080092cd 	.word	0x080092cd
 80096a8:	080093f9 	.word	0x080093f9
 80096ac:	08009435 	.word	0x08009435

080096b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b089      	sub	sp, #36	@ 0x24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	330c      	adds	r3, #12
 80096be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	e853 3f00 	ldrex	r3, [r3]
 80096c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80096ce:	61fb      	str	r3, [r7, #28]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	330c      	adds	r3, #12
 80096d6:	69fa      	ldr	r2, [r7, #28]
 80096d8:	61ba      	str	r2, [r7, #24]
 80096da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096dc:	6979      	ldr	r1, [r7, #20]
 80096de:	69ba      	ldr	r2, [r7, #24]
 80096e0:	e841 2300 	strex	r3, r2, [r1]
 80096e4:	613b      	str	r3, [r7, #16]
   return(result);
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d1e5      	bne.n	80096b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2220      	movs	r2, #32
 80096f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80096f4:	bf00      	nop
 80096f6:	3724      	adds	r7, #36	@ 0x24
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bc80      	pop	{r7}
 80096fc:	4770      	bx	lr

080096fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096fe:	b480      	push	{r7}
 8009700:	b095      	sub	sp, #84	@ 0x54
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	330c      	adds	r3, #12
 800970c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009710:	e853 3f00 	ldrex	r3, [r3]
 8009714:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800971c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	330c      	adds	r3, #12
 8009724:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009726:	643a      	str	r2, [r7, #64]	@ 0x40
 8009728:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800972c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800972e:	e841 2300 	strex	r3, r2, [r1]
 8009732:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1e5      	bne.n	8009706 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3314      	adds	r3, #20
 8009740:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	e853 3f00 	ldrex	r3, [r3]
 8009748:	61fb      	str	r3, [r7, #28]
   return(result);
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	f023 0301 	bic.w	r3, r3, #1
 8009750:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	3314      	adds	r3, #20
 8009758:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800975a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800975c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009760:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009762:	e841 2300 	strex	r3, r2, [r1]
 8009766:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1e5      	bne.n	800973a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009772:	2b01      	cmp	r3, #1
 8009774:	d119      	bne.n	80097aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	330c      	adds	r3, #12
 800977c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	e853 3f00 	ldrex	r3, [r3]
 8009784:	60bb      	str	r3, [r7, #8]
   return(result);
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	f023 0310 	bic.w	r3, r3, #16
 800978c:	647b      	str	r3, [r7, #68]	@ 0x44
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	330c      	adds	r3, #12
 8009794:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009796:	61ba      	str	r2, [r7, #24]
 8009798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979a:	6979      	ldr	r1, [r7, #20]
 800979c:	69ba      	ldr	r2, [r7, #24]
 800979e:	e841 2300 	strex	r3, r2, [r1]
 80097a2:	613b      	str	r3, [r7, #16]
   return(result);
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1e5      	bne.n	8009776 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2220      	movs	r2, #32
 80097ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80097b8:	bf00      	nop
 80097ba:	3754      	adds	r7, #84	@ 0x54
 80097bc:	46bd      	mov	sp, r7
 80097be:	bc80      	pop	{r7}
 80097c0:	4770      	bx	lr

080097c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b084      	sub	sp, #16
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f7ff fd6c 	bl	80092ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097e2:	bf00      	nop
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80097ea:	b480      	push	{r7}
 80097ec:	b085      	sub	sp, #20
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b21      	cmp	r3, #33	@ 0x21
 80097fc:	d13e      	bne.n	800987c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009806:	d114      	bne.n	8009832 <UART_Transmit_IT+0x48>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d110      	bne.n	8009832 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a1b      	ldr	r3, [r3, #32]
 8009814:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	881b      	ldrh	r3, [r3, #0]
 800981a:	461a      	mov	r2, r3
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009824:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a1b      	ldr	r3, [r3, #32]
 800982a:	1c9a      	adds	r2, r3, #2
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	621a      	str	r2, [r3, #32]
 8009830:	e008      	b.n	8009844 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6a1b      	ldr	r3, [r3, #32]
 8009836:	1c59      	adds	r1, r3, #1
 8009838:	687a      	ldr	r2, [r7, #4]
 800983a:	6211      	str	r1, [r2, #32]
 800983c:	781a      	ldrb	r2, [r3, #0]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009848:	b29b      	uxth	r3, r3
 800984a:	3b01      	subs	r3, #1
 800984c:	b29b      	uxth	r3, r3
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	4619      	mov	r1, r3
 8009852:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009854:	2b00      	cmp	r3, #0
 8009856:	d10f      	bne.n	8009878 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68da      	ldr	r2, [r3, #12]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009866:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68da      	ldr	r2, [r3, #12]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009876:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009878:	2300      	movs	r3, #0
 800987a:	e000      	b.n	800987e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800987c:	2302      	movs	r3, #2
  }
}
 800987e:	4618      	mov	r0, r3
 8009880:	3714      	adds	r7, #20
 8009882:	46bd      	mov	sp, r7
 8009884:	bc80      	pop	{r7}
 8009886:	4770      	bx	lr

08009888 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	68da      	ldr	r2, [r3, #12]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800989e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f7ff fceb 	bl	8009284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3708      	adds	r7, #8
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b08c      	sub	sp, #48	@ 0x30
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	2b22      	cmp	r3, #34	@ 0x22
 80098ca:	f040 80ae 	bne.w	8009a2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098d6:	d117      	bne.n	8009908 <UART_Receive_IT+0x50>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d113      	bne.n	8009908 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80098e0:	2300      	movs	r3, #0
 80098e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098f6:	b29a      	uxth	r2, r3
 80098f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009900:	1c9a      	adds	r2, r3, #2
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	629a      	str	r2, [r3, #40]	@ 0x28
 8009906:	e026      	b.n	8009956 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800990c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800990e:	2300      	movs	r3, #0
 8009910:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800991a:	d007      	beq.n	800992c <UART_Receive_IT+0x74>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d10a      	bne.n	800993a <UART_Receive_IT+0x82>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	691b      	ldr	r3, [r3, #16]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d106      	bne.n	800993a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	b2da      	uxtb	r2, r3
 8009934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009936:	701a      	strb	r2, [r3, #0]
 8009938:	e008      	b.n	800994c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	b2db      	uxtb	r3, r3
 8009942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009946:	b2da      	uxtb	r2, r3
 8009948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800994a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009950:	1c5a      	adds	r2, r3, #1
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800995a:	b29b      	uxth	r3, r3
 800995c:	3b01      	subs	r3, #1
 800995e:	b29b      	uxth	r3, r3
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	4619      	mov	r1, r3
 8009964:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009966:	2b00      	cmp	r3, #0
 8009968:	d15d      	bne.n	8009a26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68da      	ldr	r2, [r3, #12]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f022 0220 	bic.w	r2, r2, #32
 8009978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009988:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	695a      	ldr	r2, [r3, #20]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f022 0201 	bic.w	r2, r2, #1
 8009998:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2220      	movs	r2, #32
 800999e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d135      	bne.n	8009a1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	330c      	adds	r3, #12
 80099bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	e853 3f00 	ldrex	r3, [r3]
 80099c4:	613b      	str	r3, [r7, #16]
   return(result);
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	f023 0310 	bic.w	r3, r3, #16
 80099cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	330c      	adds	r3, #12
 80099d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099d6:	623a      	str	r2, [r7, #32]
 80099d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099da:	69f9      	ldr	r1, [r7, #28]
 80099dc:	6a3a      	ldr	r2, [r7, #32]
 80099de:	e841 2300 	strex	r3, r2, [r1]
 80099e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1e5      	bne.n	80099b6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0310 	and.w	r3, r3, #16
 80099f4:	2b10      	cmp	r3, #16
 80099f6:	d10a      	bne.n	8009a0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80099f8:	2300      	movs	r3, #0
 80099fa:	60fb      	str	r3, [r7, #12]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	60fb      	str	r3, [r7, #12]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	60fb      	str	r3, [r7, #12]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f7f8 fa55 	bl	8001ec4 <HAL_UARTEx_RxEventCallback>
 8009a1a:	e002      	b.n	8009a22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f7ff fc3a 	bl	8009296 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a22:	2300      	movs	r3, #0
 8009a24:	e002      	b.n	8009a2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009a26:	2300      	movs	r3, #0
 8009a28:	e000      	b.n	8009a2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009a2a:	2302      	movs	r3, #2
  }
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3730      	adds	r7, #48	@ 0x30
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	68da      	ldr	r2, [r3, #12]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	430a      	orrs	r2, r1
 8009a50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689a      	ldr	r2, [r3, #8]
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	431a      	orrs	r2, r3
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	695b      	ldr	r3, [r3, #20]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009a6e:	f023 030c 	bic.w	r3, r3, #12
 8009a72:	687a      	ldr	r2, [r7, #4]
 8009a74:	6812      	ldr	r2, [r2, #0]
 8009a76:	68b9      	ldr	r1, [r7, #8]
 8009a78:	430b      	orrs	r3, r1
 8009a7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	695b      	ldr	r3, [r3, #20]
 8009a82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	699a      	ldr	r2, [r3, #24]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	430a      	orrs	r2, r1
 8009a90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a2c      	ldr	r2, [pc, #176]	@ (8009b48 <UART_SetConfig+0x114>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d103      	bne.n	8009aa4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009a9c:	f7fd fe74 	bl	8007788 <HAL_RCC_GetPCLK2Freq>
 8009aa0:	60f8      	str	r0, [r7, #12]
 8009aa2:	e002      	b.n	8009aaa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009aa4:	f7fd fe5c 	bl	8007760 <HAL_RCC_GetPCLK1Freq>
 8009aa8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	4613      	mov	r3, r2
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	4413      	add	r3, r2
 8009ab2:	009a      	lsls	r2, r3, #2
 8009ab4:	441a      	add	r2, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ac0:	4a22      	ldr	r2, [pc, #136]	@ (8009b4c <UART_SetConfig+0x118>)
 8009ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ac6:	095b      	lsrs	r3, r3, #5
 8009ac8:	0119      	lsls	r1, r3, #4
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	4613      	mov	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4413      	add	r3, r2
 8009ad2:	009a      	lsls	r2, r3, #2
 8009ad4:	441a      	add	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8009b4c <UART_SetConfig+0x118>)
 8009ae2:	fba3 0302 	umull	r0, r3, r3, r2
 8009ae6:	095b      	lsrs	r3, r3, #5
 8009ae8:	2064      	movs	r0, #100	@ 0x64
 8009aea:	fb00 f303 	mul.w	r3, r0, r3
 8009aee:	1ad3      	subs	r3, r2, r3
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	3332      	adds	r3, #50	@ 0x32
 8009af4:	4a15      	ldr	r2, [pc, #84]	@ (8009b4c <UART_SetConfig+0x118>)
 8009af6:	fba2 2303 	umull	r2, r3, r2, r3
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b00:	4419      	add	r1, r3
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	4613      	mov	r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	4413      	add	r3, r2
 8009b0a:	009a      	lsls	r2, r3, #2
 8009b0c:	441a      	add	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b18:	4b0c      	ldr	r3, [pc, #48]	@ (8009b4c <UART_SetConfig+0x118>)
 8009b1a:	fba3 0302 	umull	r0, r3, r3, r2
 8009b1e:	095b      	lsrs	r3, r3, #5
 8009b20:	2064      	movs	r0, #100	@ 0x64
 8009b22:	fb00 f303 	mul.w	r3, r0, r3
 8009b26:	1ad3      	subs	r3, r2, r3
 8009b28:	011b      	lsls	r3, r3, #4
 8009b2a:	3332      	adds	r3, #50	@ 0x32
 8009b2c:	4a07      	ldr	r2, [pc, #28]	@ (8009b4c <UART_SetConfig+0x118>)
 8009b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b32:	095b      	lsrs	r3, r3, #5
 8009b34:	f003 020f 	and.w	r2, r3, #15
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	440a      	add	r2, r1
 8009b3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009b40:	bf00      	nop
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}
 8009b48:	40013800 	.word	0x40013800
 8009b4c:	51eb851f 	.word	0x51eb851f

08009b50 <memset>:
 8009b50:	4603      	mov	r3, r0
 8009b52:	4402      	add	r2, r0
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d100      	bne.n	8009b5a <memset+0xa>
 8009b58:	4770      	bx	lr
 8009b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b5e:	e7f9      	b.n	8009b54 <memset+0x4>

08009b60 <strcat>:
 8009b60:	4602      	mov	r2, r0
 8009b62:	b510      	push	{r4, lr}
 8009b64:	7814      	ldrb	r4, [r2, #0]
 8009b66:	4613      	mov	r3, r2
 8009b68:	3201      	adds	r2, #1
 8009b6a:	2c00      	cmp	r4, #0
 8009b6c:	d1fa      	bne.n	8009b64 <strcat+0x4>
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b74:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b78:	2a00      	cmp	r2, #0
 8009b7a:	d1f9      	bne.n	8009b70 <strcat+0x10>
 8009b7c:	bd10      	pop	{r4, pc}
	...

08009b80 <__libc_init_array>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	2600      	movs	r6, #0
 8009b84:	4d0c      	ldr	r5, [pc, #48]	@ (8009bb8 <__libc_init_array+0x38>)
 8009b86:	4c0d      	ldr	r4, [pc, #52]	@ (8009bbc <__libc_init_array+0x3c>)
 8009b88:	1b64      	subs	r4, r4, r5
 8009b8a:	10a4      	asrs	r4, r4, #2
 8009b8c:	42a6      	cmp	r6, r4
 8009b8e:	d109      	bne.n	8009ba4 <__libc_init_array+0x24>
 8009b90:	f000 f822 	bl	8009bd8 <_init>
 8009b94:	2600      	movs	r6, #0
 8009b96:	4d0a      	ldr	r5, [pc, #40]	@ (8009bc0 <__libc_init_array+0x40>)
 8009b98:	4c0a      	ldr	r4, [pc, #40]	@ (8009bc4 <__libc_init_array+0x44>)
 8009b9a:	1b64      	subs	r4, r4, r5
 8009b9c:	10a4      	asrs	r4, r4, #2
 8009b9e:	42a6      	cmp	r6, r4
 8009ba0:	d105      	bne.n	8009bae <__libc_init_array+0x2e>
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}
 8009ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ba8:	4798      	blx	r3
 8009baa:	3601      	adds	r6, #1
 8009bac:	e7ee      	b.n	8009b8c <__libc_init_array+0xc>
 8009bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bb2:	4798      	blx	r3
 8009bb4:	3601      	adds	r6, #1
 8009bb6:	e7f2      	b.n	8009b9e <__libc_init_array+0x1e>
 8009bb8:	08009cc0 	.word	0x08009cc0
 8009bbc:	08009cc0 	.word	0x08009cc0
 8009bc0:	08009cc0 	.word	0x08009cc0
 8009bc4:	08009cc4 	.word	0x08009cc4

08009bc8 <strcpy>:
 8009bc8:	4603      	mov	r3, r0
 8009bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bce:	f803 2b01 	strb.w	r2, [r3], #1
 8009bd2:	2a00      	cmp	r2, #0
 8009bd4:	d1f9      	bne.n	8009bca <strcpy+0x2>
 8009bd6:	4770      	bx	lr

08009bd8 <_init>:
 8009bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bda:	bf00      	nop
 8009bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bde:	bc08      	pop	{r3}
 8009be0:	469e      	mov	lr, r3
 8009be2:	4770      	bx	lr

08009be4 <_fini>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	bf00      	nop
 8009be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bea:	bc08      	pop	{r3}
 8009bec:	469e      	mov	lr, r3
 8009bee:	4770      	bx	lr
