# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_shiftreg.srcs/sources_1/imports/new/shiftreg.vhd"
vhdl xil_defaultlib  "../../../project_shiftreg.srcs/sim_1/new/shiftreg_tb.vhd"

# Do not sort compile order
nosort
