{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737577030963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737577030963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 12:17:10 2025 " "Processing started: Wed Jan 22 12:17:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737577030963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577030963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577030963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737577031374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737577031374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577039242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/bitmulti.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/bitmulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitmulti " "Found entity 1: bitmulti" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577039242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/desktop/180lab/lab2/lab2/hdl/bit2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/john/desktop/180lab/lab2/lab2/hdl/bit2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit2Hex " "Found entity 1: bit2Hex" {  } { { "../../hdl/bit2hex.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bit2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577039242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cO FullAdder.v(3) " "Verilog HDL Implicit Net warning at FullAdder.v(3): created implicit net for \"cO\"" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b0 bitMulti.v(12) " "Verilog HDL Implicit Net warning at bitMulti.v(12): created implicit net for \"a1b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b1 bitMulti.v(13) " "Verilog HDL Implicit Net warning at bitMulti.v(13): created implicit net for \"a0b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co0 bitMulti.v(15) " "Verilog HDL Implicit Net warning at bitMulti.v(15): created implicit net for \"Co0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b0 bitMulti.v(17) " "Verilog HDL Implicit Net warning at bitMulti.v(17): created implicit net for \"a2b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b1 bitMulti.v(18) " "Verilog HDL Implicit Net warning at bitMulti.v(18): created implicit net for \"a1b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b2 bitMulti.v(19) " "Verilog HDL Implicit Net warning at bitMulti.v(19): created implicit net for \"a0b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co1 bitMulti.v(21) " "Verilog HDL Implicit Net warning at bitMulti.v(21): created implicit net for \"Co1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 bitMulti.v(21) " "Verilog HDL Implicit Net warning at bitMulti.v(21): created implicit net for \"S0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co2 bitMulti.v(22) " "Verilog HDL Implicit Net warning at bitMulti.v(22): created implicit net for \"Co2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b0 bitMulti.v(24) " "Verilog HDL Implicit Net warning at bitMulti.v(24): created implicit net for \"a3b0\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b1 bitMulti.v(25) " "Verilog HDL Implicit Net warning at bitMulti.v(25): created implicit net for \"a2b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b2 bitMulti.v(26) " "Verilog HDL Implicit Net warning at bitMulti.v(26): created implicit net for \"a1b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0b3 bitMulti.v(27) " "Verilog HDL Implicit Net warning at bitMulti.v(27): created implicit net for \"a0b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co3 bitMulti.v(29) " "Verilog HDL Implicit Net warning at bitMulti.v(29): created implicit net for \"Co3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 bitMulti.v(29) " "Verilog HDL Implicit Net warning at bitMulti.v(29): created implicit net for \"s3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co4 bitMulti.v(30) " "Verilog HDL Implicit Net warning at bitMulti.v(30): created implicit net for \"Co4\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 bitMulti.v(30) " "Verilog HDL Implicit Net warning at bitMulti.v(30): created implicit net for \"s4\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co5 bitMulti.v(31) " "Verilog HDL Implicit Net warning at bitMulti.v(31): created implicit net for \"Co5\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b1 bitMulti.v(34) " "Verilog HDL Implicit Net warning at bitMulti.v(34): created implicit net for \"a3b1\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b2 bitMulti.v(35) " "Verilog HDL Implicit Net warning at bitMulti.v(35): created implicit net for \"a2b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1b3 bitMulti.v(36) " "Verilog HDL Implicit Net warning at bitMulti.v(36): created implicit net for \"a1b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co6 bitMulti.v(38) " "Verilog HDL Implicit Net warning at bitMulti.v(38): created implicit net for \"Co6\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 bitMulti.v(38) " "Verilog HDL Implicit Net warning at bitMulti.v(38): created implicit net for \"s6\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co7 bitMulti.v(39) " "Verilog HDL Implicit Net warning at bitMulti.v(39): created implicit net for \"Co7\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 bitMulti.v(39) " "Verilog HDL Implicit Net warning at bitMulti.v(39): created implicit net for \"s7\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co8 bitMulti.v(40) " "Verilog HDL Implicit Net warning at bitMulti.v(40): created implicit net for \"Co8\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b2 bitMulti.v(43) " "Verilog HDL Implicit Net warning at bitMulti.v(43): created implicit net for \"a3b2\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b3 bitMulti.v(44) " "Verilog HDL Implicit Net warning at bitMulti.v(44): created implicit net for \"a2b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co9 bitMulti.v(46) " "Verilog HDL Implicit Net warning at bitMulti.v(46): created implicit net for \"Co9\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 bitMulti.v(46) " "Verilog HDL Implicit Net warning at bitMulti.v(46): created implicit net for \"s9\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co10 bitMulti.v(47) " "Verilog HDL Implicit Net warning at bitMulti.v(47): created implicit net for \"Co10\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3b3 bitMulti.v(50) " "Verilog HDL Implicit Net warning at bitMulti.v(50): created implicit net for \"a3b3\"" {  } { { "../../hdl/bitMulti.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/bitMulti.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part3.v 1 1 " "Using design file part3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/synthesis/part3/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737577039302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737577039302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737577039302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:FAgen\[0\].u0 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:FAgen\[0\].u0\"" {  } { { "part3.v" "FAgen\[0\].u0" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/synthesis/part3/part3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577039334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cO FullAdder.v(3) " "Verilog HDL or VHDL warning at FullAdder.v(3): object \"cO\" assigned a value but never read" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737577039334 "|part3|FullAdder:FAgen[0].u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 FullAdder.v(1) " "Output port \"c0\" at FullAdder.v(1) has no driver" {  } { { "../../hdl/FullAdder.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/hdl/FullAdder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737577039334 "|part3|FullAdder:FAgen[0].u0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/John/Desktop/180LAB/Lab2/lab2/synthesis/part3/part3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737577039787 "|part3|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737577039787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737577039849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737577040490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737577040490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737577040724 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737577040724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737577040724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737577040724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737577040755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 12:17:20 2025 " "Processing ended: Wed Jan 22 12:17:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737577040755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737577040755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737577040755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737577040755 ""}
