
---------- Begin Simulation Statistics ----------
final_tick                                12129407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   139898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.94                       # Real time elapsed on the host
host_tick_rate                               36213534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012129                       # Number of seconds simulated
sim_ticks                                 12129407000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26416497                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25591515                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.808627                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.808627                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2451515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1697055                       # number of floating regfile writes
system.cpu.idleCycles                          132850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               199931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3709870                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.163473                       # Inst execution rate
system.cpu.iew.exec_refs                     13686197                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4302074                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1794374                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10169329                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                955                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2507                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4399479                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            56397316                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9384123                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            413138                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              52483280                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9944                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2267473                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 177715                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2281013                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            692                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       108408                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          91523                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  69449072                       # num instructions consuming a value
system.cpu.iew.wb_count                      52148519                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560020                       # average fanout of values written-back
system.cpu.iew.wb_producers                  38892902                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.149673                       # insts written-back per cycle
system.cpu.iew.wb_sent                       52285674                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 88050344                       # number of integer regfile reads
system.cpu.int_regfile_writes                42009634                       # number of integer regfile writes
system.cpu.ipc                               1.236664                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.236664                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            675934      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              36843417     69.65%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  105      0.00%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43382      0.08%     71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              479597      0.91%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1398      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9159      0.02%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                50274      0.10%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20728      0.04%     72.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949256      1.79%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6981      0.01%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           19020      0.04%     73.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9720      0.02%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9403884     17.78%     91.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3793615      7.17%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           59941      0.11%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         530002      1.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               52896419                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2374480                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4633182                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2225797                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2467024                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      831217                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015714                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  343393     41.31%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    197      0.02%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1030      0.12%     41.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114855     13.82%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361493     43.49%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8466      1.02%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               671      0.08%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1076      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               50677222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          126155448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     49922722                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          63470678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   56395874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  52896419                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1442                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9539720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             38611                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            239                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     16239972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24125965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.192510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231256                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8308085     34.44%     34.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3157168     13.09%     47.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3254976     13.49%     61.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3145017     13.04%     74.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1786167      7.40%     81.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1733200      7.18%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1729129      7.17%     95.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              488978      2.03%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              523245      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24125965                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.180503                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            849690                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           302400                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10169329                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4399479                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21494799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         24258815                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        67269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          888                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       135560                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            888                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 5452292                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3885303                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            176651                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2749724                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2747667                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.925192                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  673780                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           27688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              15747                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11941                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1457                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9533409                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            176271                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     22845139                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.051094                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.462255                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8173842     35.78%     35.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4396129     19.24%     55.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3705266     16.22%     71.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2209191      9.67%     80.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          435856      1.91%     82.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1221890      5.35%     88.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          400574      1.75%     89.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          252142      1.10%     91.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2050249      8.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     22845139                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2050249                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10345514                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10345514                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10345514                       # number of overall hits
system.cpu.dcache.overall_hits::total        10345514                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117114                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117114                       # number of overall misses
system.cpu.dcache.overall_misses::total        117114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5925143494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5925143494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5925143494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5925143494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10462628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10462628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10462628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10462628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011194                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011194                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011194                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011194                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50592.956384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50592.956384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50592.956384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50592.956384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26984                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.728443                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.677419                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49177                       # number of writebacks
system.cpu.dcache.writebacks::total             49177                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51408                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51408                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65706                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3604425494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3604425494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3604425494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3604425494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54856.869905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54856.869905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54856.869905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54856.869905                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6282769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6282769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3206920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3206920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6362203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6362203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40372.132840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40372.132840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    924380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    924380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32964.143071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32964.143071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2718223494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2718223494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72139.689331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72139.689331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2680044994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2680044994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009185                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71156.674650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71156.674650                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.535410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10411220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.451587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.535410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20990962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20990962                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3228544                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12589770                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   5916410                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2213526                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 177715                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2618631                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1371                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               59049930                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6646                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9382722                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4302086                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3012                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16765                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3489787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       37507536                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     5452292                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3437194                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20449166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  358056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1009                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6895                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3329237                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30984                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           24125965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.519172                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.378329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14262311     59.12%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   412399      1.71%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   902651      3.74%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   582895      2.42%     66.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   563001      2.33%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   670900      2.78%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1162218      4.82%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   325473      1.35%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5244117     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             24125965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.224755                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.546140                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3325641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3325641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3325641                       # number of overall hits
system.cpu.icache.overall_hits::total         3325641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3594                       # number of overall misses
system.cpu.icache.overall_misses::total          3594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210736000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210736000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210736000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210736000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3329235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3329235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3329235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3329235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58635.503617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58635.503617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58635.503617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58635.503617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2075                       # number of writebacks
system.cpu.icache.writebacks::total              2075                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1009                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1009                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1009                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161097500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161097500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62320.116054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62320.116054                       # average overall mshr miss latency
system.cpu.icache.replacements                   2075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3325641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3325641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210736000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210736000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3329235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3329235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58635.503617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58635.503617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1009                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62320.116054                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62320.116054                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.378636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3328226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1287.514894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.378636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6661055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6661055                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3330390                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1484                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3018840                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1535835                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31735                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 692                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 299057                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12129407000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 177715                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4149839                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4348051                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13363                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   7166493                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8270504                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               58061076                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13909                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2223298                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2800268                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3349300                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              28                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            76318156                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   158098417                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 98002655                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2601639                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12686558                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     766                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11162182                       # count of insts added to the skid buffer
system.cpu.rob.reads                         77173305                       # The number of ROB reads
system.cpu.rob.writes                       114066821                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20094                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20565                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 471                       # number of overall hits
system.l2.overall_hits::.cpu.data               20094                       # number of overall hits
system.l2.overall_hits::total                   20565                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45612                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47723                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2111                       # number of overall misses
system.l2.overall_misses::.cpu.data             45612                       # number of overall misses
system.l2.overall_misses::total                 47723                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3290793500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3442899500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3290793500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3442899500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            65706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68288                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           65706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68288                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.694183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698849                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.694183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698849                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72054.002842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72147.537929                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72143.400457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72054.002842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72147.537929                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72143.400457                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28931                       # number of writebacks
system.l2.writebacks::total                     28931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130521750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2824326250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2954848000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130521750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2824326250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2954848000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.694183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.698834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.694183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.698834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61920.684250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61917.941411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61920.684250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61917.941411                       # average overall mshr miss latency
system.l2.replacements                          39977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36469                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2610255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2610255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71574.638734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71574.638734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2237057750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2237057750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61341.351559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61341.351559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72054.002842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72054.002842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130521750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130521750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61858.649289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61858.649289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    680538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    680538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.326058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.326058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74432.680739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74432.680739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.326058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.326058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64231.488570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64231.488570                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7951.928201                       # Cycle average of tags in use
system.l2.tags.total_refs                      135534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.813718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.637722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       177.348132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7711.942347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1132457                       # Number of tag accesses
system.l2.tags.data_accesses                  1132457                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001690713750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125329                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28931                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47722                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28931                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.566258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.083726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.135817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1788     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.39%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.096325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.463928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1715     95.49%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.45%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.17%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.78%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3054208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    251.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12118181500                       # Total gap between requests
system.mem_ctrls.avgGap                     158091.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 11133273.044593194500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 240647543.610334783792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 152536393.576371878386                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45612                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28931                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60889500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1319169250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 284823158750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28857.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28921.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9844912.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2919168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3054208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45612                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47722                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     11133273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240668649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        251801922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     11133273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11133273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    152652475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       152652475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    152652475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     11133273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240668649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       404454397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47718                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28909                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               485346250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238590000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1380058750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10171.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28921.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40083                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26214                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   474.746176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   267.008981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.159639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3325     32.19%     32.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1508     14.60%     46.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          612      5.92%     52.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          483      4.68%     57.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          473      4.58%     61.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          328      3.18%     65.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          209      2.02%     67.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          275      2.66%     69.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3117     30.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3053952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              251.780817                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              152.536394                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40562340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21559395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178871280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77527440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2291451300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2728049280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6295015515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.987904                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7052758250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4671828750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33193860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17642955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161835240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73377540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1673771370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3248200800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6165016245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.270210                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8416298250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3308288750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10159                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36469                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134534                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134534                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134534                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4905792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4905792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4905792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47722                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47722    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47722                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50634000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59652500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             30626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2075                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       196606                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                203848                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       298048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7352512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7650560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39980                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           108268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 107356     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    912      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108268                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12129407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          119032000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3879496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          98559000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
