

================================================================
== Vitis HLS Report for 'decade_counter'
================================================================
* Date:           Mon Jun  3 00:37:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        slow_decade_counter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.498 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [decade_counter.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [decade_counter.cpp:3]   --->   Operation 3 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %slowena"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %slowena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %reset" [decade_counter.cpp:14]   --->   Operation 10 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_load = load i4 %count" [decade_counter.cpp:18]   --->   Operation 11 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %reset_read, void %if.else, void %if.then" [decade_counter.cpp:14]   --->   Operation 12 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%slowena_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %slowena" [decade_counter.cpp:16]   --->   Operation 13 'read' 'slowena_read' <Predicate = (!reset_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.50ns)   --->   "%br_ln16 = br i1 %slowena_read, void %if.end8, void %if.then2" [decade_counter.cpp:16]   --->   Operation 14 'br' 'br_ln16' <Predicate = (!reset_read)> <Delay = 0.50>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i4 %count_load, i4 9" [decade_counter.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = (!reset_read & slowena_read)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%add_ln21 = add i4 %count_load, i4 1" [decade_counter.cpp:21]   --->   Operation 16 'add' 'add_ln21' <Predicate = (!reset_read & slowena_read & !icmp_ln18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.18ns)   --->   "%select_ln18 = select i1 %icmp_ln18, i4 0, i4 %add_ln21" [decade_counter.cpp:18]   --->   Operation 17 'select' 'select_ln18' <Predicate = (!reset_read & slowena_read)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 %select_ln18, i4 %count" [decade_counter.cpp:19]   --->   Operation 18 'store' 'store_ln19' <Predicate = (!reset_read & slowena_read)> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%br_ln23 = br void %if.end8" [decade_counter.cpp:23]   --->   Operation 19 'br' 'br_ln23' <Predicate = (!reset_read & slowena_read)> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln15 = store i4 0, i4 %count" [decade_counter.cpp:15]   --->   Operation 20 'store' 'store_ln15' <Predicate = (reset_read)> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.50ns)   --->   "%br_ln16 = br void %if.end8" [decade_counter.cpp:16]   --->   Operation 21 'br' 'br_ln16' <Predicate = (reset_read)> <Delay = 0.50>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_loc_1 = phi i4 0, void %if.then, i4 %select_ln18, void %if.then2, i4 %count_load, void %if.else" [decade_counter.cpp:18]   --->   Operation 22 'phi' 'count_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %out_r, i4 %count_loc_1" [decade_counter.cpp:26]   --->   Operation 23 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [decade_counter.cpp:27]   --->   Operation 24 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.498ns
The critical path consists of the following:
	'load' operation 4 bit ('count_load', decade_counter.cpp:18) on static variable 'count' [14]  (0.000 ns)
	'add' operation 4 bit ('add_ln21', decade_counter.cpp:21) [21]  (0.809 ns)
	'select' operation 4 bit ('select_ln18', decade_counter.cpp:18) [22]  (0.187 ns)
	multiplexor before 'phi' operation 4 bit ('count_loc_1', decade_counter.cpp:18) with incoming values : ('count_load', decade_counter.cpp:18) ('select_ln18', decade_counter.cpp:18) [29]  (0.502 ns)
	'phi' operation 4 bit ('count_loc_1', decade_counter.cpp:18) with incoming values : ('count_load', decade_counter.cpp:18) ('select_ln18', decade_counter.cpp:18) [29]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
