// [armdata.js]
// ARM instruction-set data.
//
// [License]
// Public Domain.

(function($export, $as) {
"use strict";

$export[$as] = {
  architectures: [
    "A32",
    "T32",
    "A64"
  ],

  features: [
    "ARMv4T",
    "ARMv5",
    "ARMv5T",
    "ARMv5TE",
    "ARMv5TEJ",
    "ARMv6",
    "ARMv6K",
    "ARMv6T2"
  ],

  registers: {
    "r"   : { kind: "gp"  , any: "r"   , names: ["r8-31"] },
    "x"   : { kind: "gp"  , any: "x"   , names: ["x8-31"] },
    "s"   : { kind: "vfp" , any: "s"   , names: ["s8-31"] },
    "d"   : { kind: "vfp" , any: "d"   , names: ["d8-31"] },
    "q"   : { kind: "vfp" , any: "q"   , names: ["q8-31"] }
  },

  instructions: [
    // Data-Processing:
    ["and<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0000|0|Rn  |Rd|ArmImm12"           , ""],
    ["and<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0000|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["and<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0000|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["ands<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0000|1|Rn  |Rd|ArmImm12"           , ""],
    ["ands<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0000|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["ands<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0000|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["eor<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0001|0|Rn  |Rd|ArmImm12"           , ""],
    ["eor<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0001|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["eor<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0001|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["eors<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0001|1|Rn  |Rd|ArmImm12"           , ""],
    ["eors<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0001|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["eors<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0001|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["sub<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0010|0|Rn  |Rd|ArmImm12"           , ""],
    ["sub<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0010|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["sub<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0010|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["subs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0010|1|Rn  |Rd|ArmImm12"           , ""],
    ["subs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0010|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["subs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0010|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["rsb<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0011|0|Rn  |Rd|ArmImm12"           , ""],
    ["rsb<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0011|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["rsb<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0011|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["rsbs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0011|1|Rn  |Rd|ArmImm12"           , ""],
    ["rsbs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0011|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["rsbs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0011|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["add<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0100|0|Rn  |Rd|ArmImm12"           , ""],
    ["add<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0100|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["add<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0100|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["adds<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0100|1|Rn  |Rd|ArmImm12"           , ""],
    ["adds<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0100|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["adds<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0100|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["adc<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0101|0|Rn  |Rd|ArmImm12"           , ""],
    ["adc<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0101|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["adc<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0101|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["adcs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0101|1|Rn  |Rd|ArmImm12"           , ""],
    ["adcs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0101|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["adcs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0101|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["sbc<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0110|0|Rn  |Rd|ArmImm12"           , ""],
    ["sbc<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0110|0|Rn  |Rd|Shift|Stype|0|Rm"   , ""],
    ["sbc<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0110|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["sbcs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0110|1|Rn  |Rd|ArmImm12"           , ""],
    ["sbcs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0110|1|Rn  |Rd|Shift|Stype|0|Rm"   , ""],
    ["sbcs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0110|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["rsc<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0111|0|Rn  |Rd|ArmImm12"           , ""],
    ["rsc<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0111|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["rsc<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0111|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["rscs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|0111|1|Rn  |Rd|ArmImm12"           , ""],
    ["rscs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|0111|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["rscs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|0111|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["movw<Cond>"            , "Rd,#ArmImm12"                 , "A32", "Cond|001|1000|0|Imm4|Rd|ArmImm12"           , ""],
    ["tst<Cond>"             , "Rn,#ArmImm12"                 , "A32", "Cond|001|1000|1|Rn  |0000|ArmImm12"         , ""],
    ["tst<Cond>"             , "Rn,Rm,{Shift}"                , "A32", "Cond|000|1000|1|Rn  |0000|Shift|SType|0|Rm" , ""],
    ["tst<Cond>"             , "Rn,Rm,SType Rs"               , "A32", "Cond|000|1000|1|Rn  |0000|Rs|0|SType|1|Rm"  , ""],
    ["teq<Cond>"             , "Rn,#ArmImm12"                 , "A32", "Cond|001|1001|1|Rn  |0000|ArmImm12"         , ""],
    ["teq<Cond>"             , "Rn,Rm,{Shift}"                , "A32", "Cond|000|1001|1|Rn  |0000|Shift|SType|0|Rm" , ""],
    ["teq<Cond>"             , "Rn,Rm,SType Rs"               , "A32", "Cond|000|1001|1|Rn  |0000|Rs|0|SType|1|Rm"  , ""],
    ["cmp<Cond>"             , "Rn,#ArmImm12"                 , "A32", "Cond|001|1010|1|Rn  |0000|ArmImm12"         , ""],
    ["cmp<Cond>"             , "Rn,Rm,{Shift}"                , "A32", "Cond|000|1010|1|Rn  |0000|Shift|SType|0|Rm" , ""],
    ["cmp<Cond>"             , "Rn,Rm,SType Rs"               , "A32", "Cond|000|1010|1|Rn  |0000|Rs|0|SType|1|Rm"  , ""],
    ["cmn<Cond>"             , "Rn,#ArmImm12"                 , "A32", "Cond|001|1011|1|Rn  |0000|ArmImm12"         , ""],
    ["cmn<Cond>"             , "Rn,Rm,{Shift}"                , "A32", "Cond|000|1011|1|Rn  |0000|Shift|SType|0|Rm" , ""],
    ["cmn<Cond>"             , "Rn,Rm,SType Rs"               , "A32", "Cond|000|1011|1|Rn  |0000|Rs|0|SType|1|Rm"  , ""],
    ["orr<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1100|0|Rn  |Rd|ArmImm12"           , ""],
    ["orr<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1100|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["orr<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1100|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["orrs<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1100|1|Rn  |Rd|ArmImm12"           , ""],
    ["orrs<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1100|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["orrs<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1100|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["lsl<Cond>"             , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|0|0000|Rd|Imm5|000|Rm"        , ""],
    ["lsl<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm |0001|Rn"        , ""],
    ["lsls<Cond>"            , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|1|0000|Rd|Imm5|000|Rm"        , ""],
    ["lsls<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm |0001|Rn"        , ""],
    ["lsr<Cond>"             , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|0|0000|Rd|Imm5|010|Rm"        , ""],
    ["lsr<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm |0011|Rn"        , ""],
    ["lsrs<Cond>"            , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|1|0000|Rd|Imm5|010|Rm"        , ""],
    ["lsrs<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm |0011|Rn"        , ""],
    ["asr<Cond>"             , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|0|0000|Rd|Imm5|100|Rm"        , ""],
    ["asr<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm |0101|Rn"        , ""],
    ["asrs<Cond>"            , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|1|0000|Rd|Imm5|100|Rm"        , ""],
    ["asrs<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm |0101|Rn"        , ""],
    ["mov<Cond>"             , "Rd,#ArmImm12"                 , "A32", "Cond|001|1101|0|0000|Rd|ArmImm12"           , ""],
    ["mov<Cond>"             , "Rd,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|00000000|Rm"        , ""],
    ["movs<Cond>"            , "Rd,#ArmImm12"                 , "A32", "Cond|001|1101|1|0000|Rd|ArmImm12"           , ""],
    ["movs<Cond>"            , "Rd,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|00000000|Rm"        , ""],
    ["rrx<Cond>"             , "Rd,Rm"                        , "A32", "Cond|000|1101|0|0000|Rd|00000|110|Rm"       , ""],
    ["rrxs<Cond>"            , "Rd,Rm"                        , "A32", "Cond|000|1101|1|0000|Rd|00000|110|Rm"       , ""],
    ["ror<Cond>"             , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|0|0000|Rd|Imm5|110|Rm"        , ""],
    ["ror<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|0|0000|Rd|Rm |0111|Rn"        , ""],
    ["rors<Cond>"            , "Rd,Rm,#ArmImm12"              , "A32", "Cond|000|1101|1|0000|Rd|Imm5|110|Rm"        , ""],
    ["rors<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1101|1|0000|Rd|Rm |0111|Rn"        , ""],
    ["bic<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1110|0|Rn  |Rd|ArmImm12"           , ""],
    ["bic<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1110|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["bic<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1110|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["bics<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1110|1|Rn  |Rd|ArmImm12"           , ""],
    ["bics<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1110|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["bics<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1110|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["mvn<Cond>"             , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1111|0|Rn  |Rd|ArmImm12"           , ""],
    ["mvn<Cond>"             , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1111|0|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["mvn<Cond>"             , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1111|0|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["mvns<Cond>"            , "Rd,Rn,#ArmImm12"              , "A32", "Cond|001|1111|1|Rn  |Rd|ArmImm12"           , ""],
    ["mvns<Cond>"            , "Rd,Rn,Rm,{Shift}"             , "A32", "Cond|000|1111|1|Rn  |Rd|Shift|SType|0|Rm"   , ""],
    ["mvns<Cond>"            , "Rd,Rn,Rm,SType Rs"            , "A32", "Cond|000|1111|1|Rn  |Rd|Rs|0|SType|1|Rm"    , ""],
    ["clz<Cond>"             , "Rd,Rm"                        , "A32", "Cond|000|1011|0|1111|Rd|1111|0001|Rm"       , "ARMv6+"],

    // Multiply and Multiply-Accumulate:
    ["mul<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|000|0000|0|Rd  |0000|Rm|1001|Rn"       , ""],
    ["muls<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|0000|1|Rd  |0000|Rm|1001|Rn"       , ""],
    ["mla<Cond>"             , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|0001|0|Rd  |Ra  |Rm|1001|Rn"       , ""],
    ["mlas<Cond>"            , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|0001|1|Rd  |Ra  |Rm|1001|Rn"       , ""],
    ["umaal<Cond>"           , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0010|0|RdHi|RdLo|Rm|1001|Rn"       , "ARMv6+"],
    ["mls<Cond>"             , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|0011|0|Rd  |Ra  |Rm|1001|Rn"       , "ARMv7+ ARMv6T2"],
    ["umull<Cond>"           , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0100|0|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["umulls<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0100|1|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["umlal<Cond>"           , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0101|0|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["umlals<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0101|1|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["smull<Cond>"           , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0110|0|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["smulls<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0110|1|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["smlal<Cond>"           , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0111|0|RdHi|RdLo|Rm|1001|Rn"       , ""],
    ["smlals<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|0111|1|RdHi|RdLo|Rm|1001|Rn"       , ""],

    // Halfword Multiply and Multiply-Accumulate:
    ["smlabb<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1000|0|Rd  |Ra  |Rm|1000|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlabt<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1000|0|Rd  |Ra  |Rm|1100|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlatb<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1000|0|Rd  |Ra  |Rm|1010|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlatt<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1000|0|Rd  |Ra  |Rm|1110|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlawb<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1001|0|Rd  |Ra  |Rm|1000|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlawt<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|000|1001|0|Rd  |Ra  |Rm|1100|Rn"       , "ARMv6+ ARMv5TE"],
    ["smulwb<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1001|0|Rd  |SBZ |Rm|1010|Rn"       , "ARMv6+ ARMv5TE"],
    ["smulwt<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1001|0|Rd  |SBZ |Rm|1110|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlalbb<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1000|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlalbt<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1100|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlaltb<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1010|Rn"       , "ARMv6+ ARMv5TE"],
    ["smlaltt<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1110|Rn"       , "ARMv6+ ARMv5TE"],
    ["smulbb<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1011|0|Rd  |SBZ |Rm|1000|Rn"       , "ARMv6+ ARMv5TE"],
    ["smulbt<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1011|0|Rd  |SBZ |Rm|1100|Rn"       , "ARMv6+ ARMv5TE"],
    ["smultb<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1011|0|Rd  |SBZ |Rm|1010|Rn"       , "ARMv6+ ARMv5TE"],
    ["smultt<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|000|1011|0|Rd  |SBZ |Rm|1110|Rn"       , "ARMv6+ ARMv5TE"],

    // Saturating Addition and Subtraction:
    ["qadd<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1000|0|Rm|Rd|0000|0101|Rn"         , "ARMv6+ ARMv5TE"],
    ["qsub<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|000|1001|0|Rm|Rd|0000|0101|Rn"         , "ARMv6+ ARMv5TE"],
    ["qdadd<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|000|1010|0|Rm|Rd|0000|0101|Rn"         , "ARMv6+ ARMv5TE"],
    ["qdsub<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|000|1011|0|Rm|Rd|0000|0101|Rn"         , "ARMv6+ ARMv5TE"],

    // Media Instructions:
    ["sadd16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["sasx<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["ssax<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["ssub16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["sadd8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["ssub8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0000|1|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],
    ["qadd16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["qasx<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["qsax<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["qsub16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["qadd8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["qsub8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|0|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],
    ["shadd16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["shasx<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["shsax<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["shsub16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["shadd8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["shsub8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0001|1|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],

    ["uadd16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["uasx<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["usax<Cond>"            , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["usub16<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["uadd8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["usub8<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0010|1|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],
    ["uqadd16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["uqasx<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["uqsax<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["uqsub16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["uqadd8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["uqsub8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|0|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],
    ["uhadd16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0001|Rm"         , "ARMv6+"],
    ["uhasx<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0011|Rm"         , "ARMv6+"],
    ["uhsax<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0101|Rm"         , "ARMv6+"],
    ["uhsub16<Cond>"         , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|0111|Rm"         , "ARMv6+"],
    ["uhadd8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|1001|Rm"         , "ARMv6+"],
    ["uhsub8<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|0011|1|Rn|Rd|1111|1111|Rm"         , "ARMv6+"],

    ["pkhbt<Cond>"           , "Rd,Rn,Rm,{LSL #Shift}"        , "A32", "Cond|011|0100|0|Rn  |Rd|Shift|0|01|Rm"      , "ARMv6+"],
    ["pkhtb<Cond>"           , "Rd,Rn,Rm,{ASR #Shift}"        , "A32", "Cond|011|0100|0|Rn  |Rd|Shift|1|01|Rm"      , "ARMv6+"],
    ["ssat<Cond>"            , "Rd,#Imm5,Rn,{Shift}"          , "A32", "Cond|011|0101|  Imm5|Rd|Shift|SDir|01|Rn"   , "ARMv6+"],
    ["usat<Cond>"            , "Rd,#Imm5,Rn,{Shift}"          , "A32", "Cond|011|0111|  Imm5|Rd|Shift|SDir|01|Rn"   , "ARMv6+"],
    ["ssat16<Cond>"          , "Rd,#Imm4,Rn"                  , "A32", "Cond|011|0101|0|Imm4|Rd|1111|0011|Rn"       , "ARMv6+"],
    ["usat16<Cond>"          , "Rd,#Imm4,Rn"                  , "A32", "Cond|011|0111|0|Imm4|Rd|1111|0011|Rn"       , "ARMv6+"],
    ["sxtab16<Cond>"         , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0100|0|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["uxtab16<Cond>"         , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0110|0|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sxtb16<Cond>"          , "Rd,Rm,{Rotate}"               , "A32", "Cond|011|0100|0|1111|Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sxtab<Cond>"           , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0101|0|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["uxtab<Cond>"           , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0111|0|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sxtb<Cond>"            , "Rd,Rm,{Rotate}"               , "A32", "Cond|011|0101|0|1111|Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["uxtb<Cond>"            , "Rd,Rm,{Rotate}"               , "A32", "Cond|011|0111|0|1111|Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sxtah<Cond>"           , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0101|1|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["uxtah<Cond>"           , "Rd,Rn,Rm,{Rotate}"            , "A32", "Cond|011|0111|1|Rn  |Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sxth<Cond>"            , "Rd,Rm,{Rotate}"               , "A32", "Cond|011|0101|1|1111|Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["uxth<Cond>"            , "Rd,Rm,{Rotate}"               , "A32", "Cond|011|0111|1|1111|Rd|Rotate|00|0111|Rm"  , "ARMv6+"],
    ["sel<Cond>"             , "Rd,Rn,Rm"                     , "A32", "Cond|011|0100|0|Rn  |Rd|1111|1011|Rm"       , "ARMv6+"],
    ["rev<Cond>"             , "Rd,Rm"                        , "A32", "Cond|011|0101|1|1111|Rd|1111|0011|Rm"       , "ARMv6+"],
    ["rev16<Cond>"           , "Rd,Rm"                        , "A32", "Cond|011|0101|1|1111|Rd|1111|1011|Rm"       , "ARMv6+"],
    ["revsh<Cond>"           , "Rd,Rm"                        , "A32", "Cond|011|0111|1|1111|Rd|1111|1011|Rm"       , "ARMv6+"],
    ["rbit<Cond>"            , "Rd,Rm"                        , "A32", "Cond|011|0111|1|1111|Rd|1111|0011|Rm"       , "ARMv7+ ARMv6T2"],

    ["smlad<Cond>"           , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1000|0|Rd|Ra  |Rm|0001|Rn"         , "ARMv6+"],
    ["smladx<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1000|0|Rd|Ra  |Rm|0011|Rn"         , "ARMv6+"],
    ["smlsd<Cond>"           , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1000|0|Rd|Ra  |Rm|0101|Rn"         , "ARMv6+"],
    ["smlsdx<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1000|0|Rd|Ra  |Rm|0111|Rn"         , "ARMv6+"],
    ["smmla<Cond>"           , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1010|1|Rd|Ra  |Rm|0001|Rn"         , "ARMv6+"],
    ["smmlax<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1010|1|Rd|Ra  |Rm|0011|Rn"         , "ARMv6+"],
    ["smmls<Cond>"           , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1010|1|Rd|Ra  |Rm|1101|Rn"         , "ARMv6+"],
    ["smmlsx<Cond>"          , "Rd,Rn,Rm,Ra"                  , "A32", "Cond|011|1010|1|Rd|Ra  |Rm|1111|Rn"         , "ARMv6+"],
    ["smuad<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0001|Rn"         , "ARMv6+"],
    ["smuadx<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0011|Rn"         , "ARMv6+"],
    ["smusd<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0101|Rn"         , "ARMv6+"],
    ["smusdx<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|1000|0|Rd|1111|Rm|0111|Rn"         , "ARMv6+"],
    ["smmul<Cond>"           , "Rd,Rn,Rm"                     , "A32", "Cond|011|1010|1|Rd|1111|Rm|0001|Rn"         , "ARMv6+"],
    ["smmulx<Cond>"          , "Rd,Rn,Rm"                     , "A32", "Cond|011|1010|1|Rd|1111|Rm|0011|Rn"         , "ARMv6+"],
    ["smlald<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0001|Rn"       , "ARMv6+"],
    ["smlaldx<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0011|Rn"       , "ARMv6+"],
    ["smlsld<Cond>"          , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0101|Rn"       , "ARMv6+"],
    ["smlsldx<Cond>"         , "RdLo,RdHi,Rn,Rm"              , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0111|Rn"       , "ARMv6+"],

    // Load/Store Word and Unsigned Byte:
    ["str<Cond>"             , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|010|P|U|0|W|0|Rn|Rt|Imm12"             , ""],
    ["str<Cond>"             , "Rt,[Rn,+/-Rm,{Shift}]{!}"     , "A32", "Cond|011|P|U|0|W|0|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["strt<Cond>"            , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|010|0|U|0|1|0|Rn|Rt|Imm12"             , ""],
    ["strt<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]!"       , "A32", "Cond|011|0|U|0|1|0|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["ldr<Cond>"             , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|010|P|U|0|W|1|Rn|Rt|Imm12"             , ""],
    ["ldr<Cond>"             , "Rt,[Rn,+/-Rm,{Shift}]{!}"     , "A32", "Cond|011|P|U|0|W|1|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["ldrt<Cond>"            , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|010|0|U|0|1|1|Rn|Rt|Imm12"             , ""],
    ["ldrt<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]!"       , "A32", "Cond|011|0|U|0|1|1|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["strb<Cond>"            , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|010|P|U|1|W|0|Rn|Rt|Imm12"             , ""],
    ["strb<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]{!}"     , "A32", "Cond|011|P|U|1|W|0|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["strbt<Cond>"           , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|010|0|U|1|1|0|Rn|Rt|Imm12"             , ""],
    ["strbt<Cond>"           , "Rt,[Rn,+/-Rm,{Shift}]!"       , "A32", "Cond|011|0|U|1|1|0|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["ldrb<Cond>"            , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|010|P|U|1|W|1|Rn|Rt|Imm12"             , ""],
    ["ldrb<Cond>"            , "Rt,[Rn,+/-Rm,{Shift}]{!}"     , "A32", "Cond|011|P|U|1|W|1|Rn|Rt|Imm5|Type|0|Rm"    , ""],
    ["ldrbt<Cond>"           , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|010|0|U|1|1|1|Rn|Rt|Imm12"             , ""],
    ["ldrbt<Cond>"           , "Rt,[Rn,+/-Rm,{Shift}]!"       , "A32", "Cond|011|0|U|1|1|1|Rn|Rt|Imm5|Type|0|Rm"    , ""],

    // Extra Load/Store Instructions:
    ["strh<Cond>"            , "Rt,[Rn,+/-Rm]{!}"             , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000  |1011|Rm"    , ""],
    ["strh<Cond>"            , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmHi4|1011|ImmLo4", ""],
    ["strht<Cond>"           , "Rt,[Rn,+/-Rm]!"               , "A32", "Cond|000|0|U|0|1|0|Rn|Rt|0000  |1011|Rm"    , "ARMv7+ ARMv6T2"],
    ["strht<Cond>"           , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|000|0|U|1|1|0|Rn|Rt|ImmHi4|1011|ImmLo4", "ARMv7+ ARMv6T2"],
    ["ldrh<Cond>"            , "Rt,[Rn,+/-Rm]{!}"             , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000  |1011|Rm"    , ""],
    ["ldrh<Cond>"            , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmHi4|1011|ImmLo4", ""],
    ["ldrht<Cond>"           , "Rt,[Rn,+/-Rm]!"               , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000  |1011|Rm"    , "ARMv7+ ARMv6T2"],
    ["ldrht<Cond>"           , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmHi4|1011|ImmLo4", "ARMv7+ ARMv6T2"],
    ["ldrd<Cond>"            , "Rt,Rt2,[Rn,{+/-Rm}]{!}"       , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000  |1101|Rm"    , "ARMv6+ ARMv5TE"],
    ["ldrd<Cond>"            , "Rt,Rt2,[Rn,{#+/-Const}]{!}"   , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmHi4|1101|ImmLo4", "ARMv6+ ARMv5TE"],
    ["ldrsb<Cond>"           , "Rt,[Rn,{+/-Rm}]{!}"           , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000  |1101|Rm"    , ""],
    ["ldrsb<Cond>"           , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmHi4|1101|ImmLo4", ""],
    ["ldrsbt<Cond>"          , "Rt,[Rn,+/-Rm]!"               , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000  |1011|Rm"    , "ARMv7+ ARMv6T2"],
    ["ldrsbt<Cond>"          , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmHi4|1011|ImmLo4", "ARMv7+ ARMv6T2"],
    ["strd<Cond>"            , "Rt,Rt2,[Rn,{+/-Rm}]{!}"       , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000  |1111|Rm"    , ""],
    ["strd<Cond>"            , "Rt,Rt2,[Rn,{#+/-Const}]{!}"   , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmHi4|1111|ImmLo4", ""],
    ["ldrsh<Cond>"           , "Rt,[Rn,{+/-Rm}]{!}"           , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000  |1111|Rm"    , ""],
    ["ldrsh<Cond>"           , "Rt,[Rn,{#+/-Const}]{!}"       , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmHi4|1111|ImmLo4", ""],
    ["ldrsht<Cond>"          , "Rt,[Rn,+/-Rm]!"               , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000  |1111|Rm"    , "ARMv7+ ARMv6T2"],
    ["ldrsht<Cond>"          , "Rt,[Rn,{#+/-Const}]!"         , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmHi4|1111|ImmLo4", "ARMv7+ ARMv6T2"],

    // Synchronization Primitives:
    ["swp{B}<Cond>"          , "Rt,Rt2,[Rn]"                  , "A32", "Cond|000|1|0|B|0|0|Rn|Rt|0000|1001|Rt2"     , "DEPRECATED"],
    ["strex<Cond>"           , "Rd,Rt,[Rn]"                   , "A32", "Cond|000|1|1|0|0|0|Rn|Rd|1111|1001|Rt"      , "ARMv7+ ARMv6"],
    ["ldrex<Cond>"           , "Rt,[Rn]"                      , "A32", "Cond|000|1|1|0|0|1|Rn|Rt|1111|1001|1111"    , "ARMv7+ ARMv6"],
    ["strexd<Cond>"          , "Rd,Rt,Rt2,[Rn]"               , "A32", "Cond|000|1|1|0|1|0|Rn|Rd|1111|1001|Rt"      , "ARMv7+ ARMv6K"],
    ["ldrexd<Cond>"          , "Rt,Rt2,[Rn]"                  , "A32", "Cond|000|1|1|0|1|1|Rn|Rt|1111|1001|1111"    , "ARMv7+ ARMv6K"],
    ["strexb<Cond>"          , "Rd,Rt,[Rn]"                   , "A32", "Cond|000|1|1|1|0|0|Rn|Rd|1111|1001|Rt"      , "ARMv7+ ARMv6K"],
    ["ldrexb<Cond>"          , "Rt,[Rn]"                      , "A32", "Cond|000|1|1|1|0|1|Rn|Rt|1111|1001|1111"    , "ARMv7+ ARMv6K"],
    ["strexh<Cond>"          , "Rd,Rt,[Rn]"                   , "A32", "Cond|000|1|1|1|1|0|Rn|Rd|1111|1001|Rt"      , "ARMv7+ ARMv6K"],
    ["ldrexh<Cond>"          , "Rt,[Rn]"                      , "A32", "Cond|000|1|1|1|1|1|Rn|Rt|1111|1001|1111"    , "ARMv7+ ARMv6K"],

    // Hints:
    ["nop<Cond>"             , ""                             , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0000"   , "ARMv7+ ARMv6K     ARMv6T2"],
    ["yield<Cond>"           , ""                             , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0001"   , "ARMv7+ ARMv6K     ARMv6T2=NOP"],
    ["wfe<Cond>"             , ""                             , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0010"   , "ARMv7+ ARMv6K     ARMv6T2=NOP"],
    ["wfi<Cond>"             , ""                             , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0011"   , "ARMv7+ ARMv6K     ARMv6T2=NOP"],
    ["sev<Cond>"             , ""                             , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0100"   , "ARMv7+ ARMv6K     ARMv6T2=NOP"],
    ["dbg<Cond>"             , "#Opt"                         , "A32", "Cond|001|1001|0|0000|1111|0000|1111|Opt"    , "ARMv7+ ARMv6K=NOP ARMv6T2=NOP"],

    // Miscellaneous Instructions:
    ["msr<Cond>"             , "SpecReg,#Imm"                 , "A32", "Cond|001|1|0|R|1|0|Mask|1111|Imm12"         , ""],
    ["mrs<Cond>"             , "Rd,SpecReg"                   , "A32", "Cond|000|1|0|0|0|0|1111|Rd  |0000|0000|0000", ""],
    ["msr<Cond>"             , "SpecReg,Rn"                   , "A32", "Cond|000|1|0|R|1|0|Mask|1111|0000|0000|Rn"  , ""],
    ["bkpt<Cond>"            , "#Imm"                         , "A32", "Cond|000|1|0|0|1|0|Imm12|0111|Imm4"         , "ARMv6+ ARMv5T"],
    ["smc<Cond>"             , "#Imm"                         , "A32", "Cond|000|1|0|0|1|0|0000|0000|0000|0111|Imm4", "SECURITY"],

    // Branch, Branch with Link:
    ["b<Cond>"               , "Label"                        , "A32", "Cond|101|0|Imm24"                           , ""],
    ["bx<Cond>"              , "Rm"                           , "A32", "Cond|000|1|0|0|1|0|1111|1111|1111|0001|Rm"  , "ARMv5+ ARMv4T"],
    ["bxj<Cond>"             , "Rm"                           , "A32", "Cond|000|1|0|0|1|0|1111|1111|1111|0010|Rm"  , "ARMv6+ ARMv5TEJ"],
    ["bl<Cond>"              , "Label"                        , "A32", "Cond|101|1|Imm24"                           , ""],
    ["blx<Cond>"             , "Label"                        , "A32", "1111|101|H|Imm24"                           , ""],
    ["blx"                   , "Rm"                           , "A32", "Cond|000|1|0|0|1|0|1111|1111|1111|0011|Rm"  , "ARMv6+ ARMv5T"],

    // Block Data Transfer:
    ["stmda"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|000|W|0|Rn|RegList"                , ""],
    ["stmia"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|010|W|0|Rn|RegList"                , ""],
    ["stmdb"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|100|W|0|Rn|RegList"                , ""],
    ["stmib"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|110|W|0|Rn|RegList"                , ""],
    ["ldmda"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|000|W|1|Rn|RegList"                , ""],
    ["ldmia"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|010|W|1|Rn|RegList"                , ""],
    ["ldmdb"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|100|W|1|Rn|RegList"                , ""],
    ["ldmib"                 , "[Rn]{!}, RegList"             , "A32", "Cond|100|110|W|1|Rn|RegList"                , ""],

    ["stmda<Cond>"           , "[Rn], RegList"                , "A32", "Cond|100|001|0|0|Rn|RegList"                , ""],
    ["stmia<Cond>"           , "[Rn], RegList"                , "A32", "Cond|100|011|0|0|Rn|RegList"                , ""],
    ["stmdb<Cond>"           , "[Rn], RegList"                , "A32", "Cond|100|101|0|0|Rn|RegList"                , ""],
    ["stmib<Cond>"           , "[Rn], RegList"                , "A32", "Cond|100|111|0|0|Rn|RegList"                , ""],
    ["ldmda<Cond>"           , "[Rn]{!}, RegList"             , "A32", "Cond|100|001|W|1|Rn|RegList"                , ""],
    ["ldmia<Cond>"           , "[Rn]{!}, RegList"             , "A32", "Cond|100|011|W|1|Rn|RegList"                , ""],
    ["ldmdb<Cond>"           , "[Rn]{!}, RegList"             , "A32", "Cond|100|101|W|1|Rn|RegList"                , ""],
    ["ldmib<Cond>"           , "[Rn]{!}, RegList"             , "A32", "Cond|100|111|W|1|Rn|RegList"                , ""],

    // Unconditional Instructions:
    ["srsda"                 , "[SP]{!},#Mode"                , "A32", "1111|100|001|W|0|1101|0000|0101|000|Mode"   , "ARMv6+"],
    ["srsia"                 , "[SP]{!},#Mode"                , "A32", "1111|100|011|W|0|1101|0000|0101|000|Mode"   , "ARMv6+"],
    ["srsdb"                 , "[SP]{!},#Mode"                , "A32", "1111|100|101|W|0|1101|0000|0101|000|Mode"   , "ARMv6+"],
    ["srsib"                 , "[SP]{!},#Mode"                , "A32", "1111|100|111|W|0|1101|0000|0101|000|Mode"   , "ARMv6+"],

    ["rfeda"                 , "[Rn]{!}"                      , "A32", "1111|100|000|W|1|Rn  |0000|1010|0000|0000"  , "ARMv6+"],
    ["rfeia"                 , "[Rn]{!}"                      , "A32", "1111|100|010|W|1|Rn  |0000|1010|0000|0000"  , "ARMv6+"],
    ["rfedb"                 , "[Rn]{!}"                      , "A32", "1111|100|100|W|1|Rn  |0000|1010|0000|0000"  , "ARMv6+"],
    ["rfeib"                 , "[Rn]{!}"                      , "A32", "1111|100|110|W|1|Rn  |0000|1010|0000|0000"  , "ARMv6+"]
  ]
};

}).apply(this, typeof module === "object" && module && module.exports
  ? [module, "exports"] : [this.asmdb || (this.asmdb = {}), "armdata"]);
