[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Chandle/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 22
LIB: work
FILE: ${SURELOG_DIR}/tests/Chandle/dut.sv
n<> u<21> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<21> s<20> l<1:1>
  n<> u<20> t<Source_text> p<21> c<19> l<1:1> el<3:10>
    n<> u<19> t<Description> p<20> c<18> l<1:1> el<3:10>
      n<> u<18> t<Module_declaration> p<19> c<4> l<1:1> el<3:10>
        n<> u<4> t<Module_ansi_header> p<18> c<2> s<16> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<16> t<Non_port_module_item> p<18> c<15> s<17> l<2:4> el<2:14>
          n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:4> el<2:14>
            n<> u<14> t<Module_common_item> p<15> c<13> l<2:4> el<2:14>
              n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:4> el<2:14>
                n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:4> el<2:14>
                  n<> u<11> t<Data_declaration> p<12> c<10> l<2:4> el<2:14>
                    n<> u<10> t<Variable_declaration> p<11> c<6> l<2:4> el<2:14>
                      n<> u<6> t<Data_type> p<10> c<5> s<9> l<2:4> el<2:11>
                        n<> u<5> t<Chandle_type> p<6> l<2:4> el<2:11>
                      n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:12> el<2:13>
                        n<> u<8> t<Variable_decl_assignment> p<9> c<7> l<2:12> el<2:13>
                          n<c> u<7> t<StringConst> p<8> l<2:12> el<2:13>
        n<> u<17> t<ENDMODULE> p<18> l<3:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Chandle/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Chandle/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ChandleTypespec                                        1
ChandleVar                                             1
Design                                                 1
Module                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Chandle/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Chandle/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_ChandleVar: (work@dut.c), line:2:12, endln:2:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Chandle/dut.sv, line:1:1, endln:3:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiVisibility:1
  |vpiTypedef:
  \_ChandleTypespec: , line:2:4, endln:2:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Chandle/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_ChandleTypespec: , line:2:4, endln:2:11
  |vpiImportTypespec:
  \_ChandleVar: (work@dut.c), line:2:12, endln:2:13
  |vpiDefName:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
