######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = mby_ec_top
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
Heartbeat	1		in
cclk	1		in
cfg_am_reset_cnt	[17:0]		in
cfg_dn_cclk_cnt	[3:0][7:0]		in
cfg_en_grant	[3:0]		in
cfg_pcs_1_1_1_1	1		in
cfg_pcs_1_1_2	1		in
cfg_pcs_2_1_1	1		in
cfg_pcs_2_2	1		in
cfg_pcs_4	1		in
cfg_pcs_bypass_scrambling	[3:0]		in
cfg_serdes_speed	[3:0]		in
cfg_up_dclk_cnt	[3:0][7:0]		in
clk	1		in
grp_a0_rx_au_credits	[16:0]		out
grp_a0_rx_data_valid	[7:0]		out
grp_a0_rx_data_w_ecc	[0:7][71:0]		out
grp_a0_rx_ecc	[7:0]		out
grp_a0_rx_flow_control_tc	[2:0]		out
grp_a0_rx_lower_time_stamp	[10:0]		out
grp_a0_rx_metadata	[23:0]		out
grp_a0_rx_pfc_xoff	1		out
grp_a0_rx_port_num	[1:0]		out
grp_a0_rx_upper_time_stamp	[2:0]		out
grp_a0_serdes_rx_n_lx	[3:0]		in
grp_a0_serdes_rx_p_lx	[3:0]		in
grp_a0_tx_au_credits	[16:0]		in
grp_a0_tx_data_valid	[7:0]		in
grp_a0_tx_data_w_ecc	[0:7][71:0]		in
grp_a0_tx_ecc	[7:0]		in
grp_a0_tx_enable	1		out
grp_a0_tx_flow_control_tc	[2:0]		out
grp_a0_tx_metadata	[23:0]		in
grp_a0_tx_n_lx	[3:0]		out
grp_a0_tx_p_lx	[3:0]		out
grp_a0_tx_pfc_xoff	1		in
grp_a0_tx_port_num	[1:0]		out
grp_a1_rx_au_credits	[16:0]		out
grp_a1_rx_data_valid	[7:0]		out
grp_a1_rx_data_w_ecc	[0:7][71:0]		out
grp_a1_rx_ecc	[7:0]		out
grp_a1_rx_flow_control_tc	[2:0]		out
grp_a1_rx_lower_time_stamp	[10:0]		out
grp_a1_rx_metadata	[23:0]		out
grp_a1_rx_pfc_xoff	1		out
grp_a1_rx_port_num	[1:0]		out
grp_a1_rx_upper_time_stamp	[2:0]		out
grp_a1_serdes_rx_n_lx	[3:0]		in
grp_a1_serdes_rx_p_lx	[3:0]		in
grp_a1_tx_au_credits	[16:0]		in
grp_a1_tx_data_valid	[7:0]		in
grp_a1_tx_data_w_ecc	[0:7][71:0]		in
grp_a1_tx_ecc	[7:0]		in
grp_a1_tx_enable	1		out
grp_a1_tx_flow_control_tc	[2:0]		out
grp_a1_tx_metadata	[23:0]		in
grp_a1_tx_n_lx	[3:0]		out
grp_a1_tx_p_lx	[3:0]		out
grp_a1_tx_pfc_xoff	1		in
grp_a1_tx_port_num	[1:0]		out
grp_b0_rx_au_credits	[16:0]		out
grp_b0_rx_data_valid	[7:0]		out
grp_b0_rx_data_w_ecc	[0:7][71:0]		out
grp_b0_rx_ecc	[7:0]		out
grp_b0_rx_flow_control_tc	[2:0]		out
grp_b0_rx_lower_time_stamp	[10:0]		out
grp_b0_rx_metadata	[23:0]		out
grp_b0_rx_pfc_xoff	1		out
grp_b0_rx_port_num	[1:0]		out
grp_b0_rx_upper_time_stamp	[2:0]		out
grp_b0_serdes_rx_n_lx	[3:0]		in
grp_b0_serdes_rx_p_lx	[3:0]		in
grp_b0_tx_au_credits	[16:0]		in
grp_b0_tx_data_valid	[7:0]		in
grp_b0_tx_data_w_ecc	[0:7][71:0]		in
grp_b0_tx_ecc	[7:0]		in
grp_b0_tx_enable	1		out
grp_b0_tx_flow_control_tc	[2:0]		out
grp_b0_tx_metadata	[23:0]		in
grp_b0_tx_n_lx	[3:0]		out
grp_b0_tx_p_lx	[3:0]		out
grp_b0_tx_pfc_xoff	1		in
grp_b0_tx_port_num	[1:0]		out
grp_b1_rx_au_credits	[16:0]		out
grp_b1_rx_data_valid	[7:0]		out
grp_b1_rx_data_w_ecc	[0:7][71:0]		out
grp_b1_rx_ecc	[7:0]		out
grp_b1_rx_flow_control_tc	[2:0]		out
grp_b1_rx_lower_time_stamp	[10:0]		out
grp_b1_rx_metadata	[23:0]		out
grp_b1_rx_pfc_xoff	1		out
grp_b1_rx_port_num	[1:0]		out
grp_b1_rx_upper_time_stamp	[2:0]		out
grp_b1_serdes_rx_n_lx	[3:0]		in
grp_b1_serdes_rx_p_lx	[3:0]		in
grp_b1_tx_au_credits	[16:0]		in
grp_b1_tx_data_valid	[7:0]		in
grp_b1_tx_data_w_ecc	[0:7][71:0]		in
grp_b1_tx_ecc	[7:0]		in
grp_b1_tx_enable	1		out
grp_b1_tx_flow_control_tc	[2:0]		out
grp_b1_tx_metadata	[23:0]		in
grp_b1_tx_n_lx	[3:0]		out
grp_b1_tx_p_lx	[3:0]		out
grp_b1_tx_pfc_xoff	1		in
grp_b1_tx_port_num	[1:0]		out
grp_c0_rx_au_credits	[16:0]		out
grp_c0_rx_data_valid	[7:0]		out
grp_c0_rx_data_w_ecc	[0:7][71:0]		out
grp_c0_rx_ecc	[7:0]		out
grp_c0_rx_flow_control_tc	[2:0]		out
grp_c0_rx_lower_time_stamp	[10:0]		out
grp_c0_rx_metadata	[23:0]		out
grp_c0_rx_pfc_xoff	1		out
grp_c0_rx_port_num	[1:0]		out
grp_c0_rx_upper_time_stamp	[2:0]		out
grp_c0_serdes_rx_n_lx	[3:0]		in
grp_c0_serdes_rx_p_lx	[3:0]		in
grp_c0_tx_au_credits	[16:0]		in
grp_c0_tx_data_valid	[7:0]		in
grp_c0_tx_data_w_ecc	[0:7][71:0]		in
grp_c0_tx_ecc	[7:0]		in
grp_c0_tx_enable	1		out
grp_c0_tx_flow_control_tc	[2:0]		out
grp_c0_tx_metadata	[23:0]		in
grp_c0_tx_n_lx	[3:0]		out
grp_c0_tx_p_lx	[3:0]		out
grp_c0_tx_pfc_xoff	1		in
grp_c0_tx_port_num	[1:0]		out
grp_c1_rx_au_credits	[16:0]		out
grp_c1_rx_data_valid	[7:0]		out
grp_c1_rx_data_w_ecc	[0:7][71:0]		out
grp_c1_rx_ecc	[7:0]		out
grp_c1_rx_flow_control_tc	[2:0]		out
grp_c1_rx_lower_time_stamp	[10:0]		out
grp_c1_rx_metadata	[23:0]		out
grp_c1_rx_pfc_xoff	1		out
grp_c1_rx_port_num	[1:0]		out
grp_c1_rx_upper_time_stamp	[2:0]		out
grp_c1_serdes_rx_n_lx	[3:0]		in
grp_c1_serdes_rx_p_lx	[3:0]		in
grp_c1_tx_au_credits	[16:0]		in
grp_c1_tx_data_valid	[7:0]		in
grp_c1_tx_data_w_ecc	[0:7][71:0]		in
grp_c1_tx_ecc	[7:0]		in
grp_c1_tx_enable	1		out
grp_c1_tx_flow_control_tc	[2:0]		out
grp_c1_tx_metadata	[23:0]		in
grp_c1_tx_n_lx	[3:0]		out
grp_c1_tx_p_lx	[3:0]		out
grp_c1_tx_pfc_xoff	1		in
grp_c1_tx_port_num	[1:0]		out
grp_d0_rx_au_credits	[16:0]		out
grp_d0_rx_data_valid	[7:0]		out
grp_d0_rx_data_w_ecc	[0:7][71:0]		out
grp_d0_rx_ecc	[7:0]		out
grp_d0_rx_flow_control_tc	[2:0]		out
grp_d0_rx_lower_time_stamp	[10:0]		out
grp_d0_rx_metadata	[23:0]		out
grp_d0_rx_pfc_xoff	1		out
grp_d0_rx_port_num	[1:0]		out
grp_d0_rx_upper_time_stamp	[2:0]		out
grp_d0_serdes_rx_n_lx	[3:0]		in
grp_d0_serdes_rx_p_lx	[3:0]		in
grp_d0_tx_au_credits	[16:0]		in
grp_d0_tx_data_valid	[7:0]		in
grp_d0_tx_data_w_ecc	[0:7][71:0]		in
grp_d0_tx_ecc	[7:0]		in
grp_d0_tx_enable	1		out
grp_d0_tx_flow_control_tc	[2:0]		out
grp_d0_tx_metadata	[23:0]		in
grp_d0_tx_n_lx	[3:0]		out
grp_d0_tx_p_lx	[3:0]		out
grp_d0_tx_pfc_xoff	1		in
grp_d0_tx_port_num	[1:0]		out
grp_d1_rx_au_credits	[16:0]		out
grp_d1_rx_data_valid	[7:0]		out
grp_d1_rx_data_w_ecc	[0:7][71:0]		out
grp_d1_rx_ecc	[7:0]		out
grp_d1_rx_flow_control_tc	[2:0]		out
grp_d1_rx_lower_time_stamp	[10:0]		out
grp_d1_rx_metadata	[23:0]		out
grp_d1_rx_pfc_xoff	1		out
grp_d1_rx_port_num	[1:0]		out
grp_d1_rx_upper_time_stamp	[2:0]		out
grp_d1_serdes_rx_n_lx	[3:0]		in
grp_d1_serdes_rx_p_lx	[3:0]		in
grp_d1_tx_au_credits	[16:0]		in
grp_d1_tx_data_valid	[7:0]		in
grp_d1_tx_data_w_ecc	[0:7][71:0]		in
grp_d1_tx_ecc	[7:0]		in
grp_d1_tx_enable	1		out
grp_d1_tx_flow_control_tc	[2:0]		out
grp_d1_tx_metadata	[23:0]		in
grp_d1_tx_n_lx	[3:0]		out
grp_d1_tx_p_lx	[3:0]		out
grp_d1_tx_pfc_xoff	1		in
grp_d1_tx_port_num	[1:0]		out
hreset_n	1		in
i_mhaddr	[31:0]		in
mhbursreq_a	1		in
mhbursreq_b	1		in
mhbursreq_c	1		in
mhbursreq_d	1		in
mhburst_a	[2:0]		in
mhburst_b	[2:0]		in
mhburst_c	[2:0]		in
mhburst_d	[2:0]		in
mhprot_a	[3:0]		in
mhprot_b	[3:0]		in
mhprot_c	[3:0]		in
mhprot_d	[3:0]		in
mhrdata_a	[63:0]		out
mhrdata_b	[63:0]		out
mhrdata_c	[63:0]		out
mhrdata_d	[63:0]		out
mhready_a	1		out
mhready_b	1		out
mhready_c	1		out
mhready_d	1		out
mhresp_a	[1:0]		out
mhresp_b	[1:0]		out
mhresp_c	[1:0]		out
mhresp_d	[1:0]		out
mhsize_a	[2:0]		in
mhsize_b	[2:0]		in
mhsize_c	[2:0]		in
mhsize_d	[2:0]		in
mhtrans_a	[1:0]		in
mhtrans_b	[1:0]		in
mhtrans_c	[1:0]		in
mhtrans_d	[1:0]		in
mhwdata_a	[31:0]		in
mhwdata_b	[31:0]		in
mhwdata_c	[31:0]		in
mhwdata_d	[31:0]		in
mhwrite_a	1		in
mhwrite_b	1		in
mhwrite_c	1		in
mhwrite_d	1		in
o_cclk_or_dclk	[3:0]		out
powergood_rst_n	1		in
reset	[7:0]		in
rst_n	1		in
sreset_n	1		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
Heartbeat
cclk
cfg_am_reset_cnt
cfg_dn_cclk_cnt
cfg_en_grant
cfg_pcs_1_1_1_1
cfg_pcs_1_1_2
cfg_pcs_2_1_1
cfg_pcs_2_2
cfg_pcs_4
cfg_pcs_bypass_scrambling
cfg_serdes_speed
cfg_up_dclk_cnt
clk
grp_a0_rx_au_credits
grp_a0_rx_data_valid
grp_a0_rx_data_w_ecc
grp_a0_rx_ecc
grp_a0_rx_flow_control_tc
grp_a0_rx_lower_time_stamp
grp_a0_rx_metadata
grp_a0_rx_pfc_xoff
grp_a0_rx_port_num
grp_a0_rx_upper_time_stamp
grp_a0_serdes_rx_n_lx
grp_a0_serdes_rx_p_lx
grp_a0_tx_au_credits
grp_a0_tx_data_valid
grp_a0_tx_data_w_ecc
grp_a0_tx_ecc
grp_a0_tx_enable
grp_a0_tx_flow_control_tc
grp_a0_tx_metadata
grp_a0_tx_n_lx
grp_a0_tx_p_lx
grp_a0_tx_pfc_xoff
grp_a0_tx_port_num
grp_a1_rx_au_credits
grp_a1_rx_data_valid
grp_a1_rx_data_w_ecc
grp_a1_rx_ecc
grp_a1_rx_flow_control_tc
grp_a1_rx_lower_time_stamp
grp_a1_rx_metadata
grp_a1_rx_pfc_xoff
grp_a1_rx_port_num
grp_a1_rx_upper_time_stamp
grp_a1_serdes_rx_n_lx
grp_a1_serdes_rx_p_lx
grp_a1_tx_au_credits
grp_a1_tx_data_valid
grp_a1_tx_data_w_ecc
grp_a1_tx_ecc
grp_a1_tx_enable
grp_a1_tx_flow_control_tc
grp_a1_tx_metadata
grp_a1_tx_n_lx
grp_a1_tx_p_lx
grp_a1_tx_pfc_xoff
grp_a1_tx_port_num
grp_b0_rx_au_credits
grp_b0_rx_data_valid
grp_b0_rx_data_w_ecc
grp_b0_rx_ecc
grp_b0_rx_flow_control_tc
grp_b0_rx_lower_time_stamp
grp_b0_rx_metadata
grp_b0_rx_pfc_xoff
grp_b0_rx_port_num
grp_b0_rx_upper_time_stamp
grp_b0_serdes_rx_n_lx
grp_b0_serdes_rx_p_lx
grp_b0_tx_au_credits
grp_b0_tx_data_valid
grp_b0_tx_data_w_ecc
grp_b0_tx_ecc
grp_b0_tx_enable
grp_b0_tx_flow_control_tc
grp_b0_tx_metadata
grp_b0_tx_n_lx
grp_b0_tx_p_lx
grp_b0_tx_pfc_xoff
grp_b0_tx_port_num
grp_b1_rx_au_credits
grp_b1_rx_data_valid
grp_b1_rx_data_w_ecc
grp_b1_rx_ecc
grp_b1_rx_flow_control_tc
grp_b1_rx_lower_time_stamp
grp_b1_rx_metadata
grp_b1_rx_pfc_xoff
grp_b1_rx_port_num
grp_b1_rx_upper_time_stamp
grp_b1_serdes_rx_n_lx
grp_b1_serdes_rx_p_lx
grp_b1_tx_au_credits
grp_b1_tx_data_valid
grp_b1_tx_data_w_ecc
grp_b1_tx_ecc
grp_b1_tx_enable
grp_b1_tx_flow_control_tc
grp_b1_tx_metadata
grp_b1_tx_n_lx
grp_b1_tx_p_lx
grp_b1_tx_pfc_xoff
grp_b1_tx_port_num
grp_c0_rx_au_credits
grp_c0_rx_data_valid
grp_c0_rx_data_w_ecc
grp_c0_rx_ecc
grp_c0_rx_flow_control_tc
grp_c0_rx_lower_time_stamp
grp_c0_rx_metadata
grp_c0_rx_pfc_xoff
grp_c0_rx_port_num
grp_c0_rx_upper_time_stamp
grp_c0_serdes_rx_n_lx
grp_c0_serdes_rx_p_lx
grp_c0_tx_au_credits
grp_c0_tx_data_valid
grp_c0_tx_data_w_ecc
grp_c0_tx_ecc
grp_c0_tx_enable
grp_c0_tx_flow_control_tc
grp_c0_tx_metadata
grp_c0_tx_n_lx
grp_c0_tx_p_lx
grp_c0_tx_pfc_xoff
grp_c0_tx_port_num
grp_c1_rx_au_credits
grp_c1_rx_data_valid
grp_c1_rx_data_w_ecc
grp_c1_rx_ecc
grp_c1_rx_flow_control_tc
grp_c1_rx_lower_time_stamp
grp_c1_rx_metadata
grp_c1_rx_pfc_xoff
grp_c1_rx_port_num
grp_c1_rx_upper_time_stamp
grp_c1_serdes_rx_n_lx
grp_c1_serdes_rx_p_lx
grp_c1_tx_au_credits
grp_c1_tx_data_valid
grp_c1_tx_data_w_ecc
grp_c1_tx_ecc
grp_c1_tx_enable
grp_c1_tx_flow_control_tc
grp_c1_tx_metadata
grp_c1_tx_n_lx
grp_c1_tx_p_lx
grp_c1_tx_pfc_xoff
grp_c1_tx_port_num
grp_d0_rx_au_credits
grp_d0_rx_data_valid
grp_d0_rx_data_w_ecc
grp_d0_rx_ecc
grp_d0_rx_flow_control_tc
grp_d0_rx_lower_time_stamp
grp_d0_rx_metadata
grp_d0_rx_pfc_xoff
grp_d0_rx_port_num
grp_d0_rx_upper_time_stamp
grp_d0_serdes_rx_n_lx
grp_d0_serdes_rx_p_lx
grp_d0_tx_au_credits
grp_d0_tx_data_valid
grp_d0_tx_data_w_ecc
grp_d0_tx_ecc
grp_d0_tx_enable
grp_d0_tx_flow_control_tc
grp_d0_tx_metadata
grp_d0_tx_n_lx
grp_d0_tx_p_lx
grp_d0_tx_pfc_xoff
grp_d0_tx_port_num
grp_d1_rx_au_credits
grp_d1_rx_data_valid
grp_d1_rx_data_w_ecc
grp_d1_rx_ecc
grp_d1_rx_flow_control_tc
grp_d1_rx_lower_time_stamp
grp_d1_rx_metadata
grp_d1_rx_pfc_xoff
grp_d1_rx_port_num
grp_d1_rx_upper_time_stamp
grp_d1_serdes_rx_n_lx
grp_d1_serdes_rx_p_lx
grp_d1_tx_au_credits
grp_d1_tx_data_valid
grp_d1_tx_data_w_ecc
grp_d1_tx_ecc
grp_d1_tx_enable
grp_d1_tx_flow_control_tc
grp_d1_tx_metadata
grp_d1_tx_n_lx
grp_d1_tx_p_lx
grp_d1_tx_pfc_xoff
grp_d1_tx_port_num
hreset_n
i_mhaddr
mhbursreq_a
mhbursreq_b
mhbursreq_c
mhbursreq_d
mhburst_a
mhburst_b
mhburst_c
mhburst_d
mhprot_a
mhprot_b
mhprot_c
mhprot_d
mhrdata_a
mhrdata_b
mhrdata_c
mhrdata_d
mhready_a
mhready_b
mhready_c
mhready_d
mhresp_a
mhresp_b
mhresp_c
mhresp_d
mhsize_a
mhsize_b
mhsize_c
mhsize_d
mhtrans_a
mhtrans_b
mhtrans_c
mhtrans_d
mhwdata_a
mhwdata_b
mhwdata_c
mhwdata_d
mhwrite_a
mhwrite_b
mhwrite_c
mhwrite_d
o_cclk_or_dclk
powergood_rst_n
reset
rst_n
sreset_n

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 245                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
