# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do SLCDC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftReg5
# -- Compiling architecture logic of shiftReg5
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture logic of SerialReceiver
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorUpDown3
# -- Compiling architecture logic of ContadorUpDown3
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/Dispatcher/Dispatcher.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/Dispatcher/Dispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dispatcher
# -- Compiling architecture behavioral of Dispatcher
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/SLCDC/SLCDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:34 on Apr 18,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/SLCDC/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture logic of SLCDC
# End time: 08:49:34 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/ISEL/LIC/SLCDC/SLCDC_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:50:14 on Apr 18,2023
# vcom -reportprogress 300 -work work C:/ISEL/LIC/SLCDC/SLCDC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_tb
# -- Compiling architecture behavioral of SLCDC_tb
# End time: 08:50:14 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.slcdc_tb
# vsim work.slcdc_tb 
# Start time: 08:50:22 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slcdc_tb(behavioral)
# Loading work.slcdc(logic)
# Loading work.serialreceiver(logic)
# Loading work.contadorupdown3(logic)
# Loading work.ffd(logicfunction)
# Loading work.shiftreg5(logic)
# Loading work.serialcontrol(behavioral)
# Loading work.dispatcher(behavioral)
add wave -position insertpoint  \
sim:/slcdc_tb/Clk_tb \
sim:/slcdc_tb/Dout_tb \
sim:/slcdc_tb/E_tb \
sim:/slcdc_tb/MCLK_HALF_PERIOD \
sim:/slcdc_tb/MCLK_PERIOD \
sim:/slcdc_tb/SDX_tb \
sim:/slcdc_tb/not_SS_tb \
sim:/slcdc_tb/rst_tb
run
restart
run
add wave -position insertpoint  \
sim:/slcdc_tb/UUT/USerialReciver/USerialControl/CurrentState
restart
run
add wave -position insertpoint  \
sim:/slcdc_tb/UUT/USerialReciver/seq5out
add wave -position insertpoint  \
sim:/slcdc_tb/UUT/USerialReciver/seq5in
restart
run
# End time: 09:00:14 on Apr 18,2023, Elapsed time: 0:09:52
# Errors: 0, Warnings: 0
