// Seed: 359396066
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wor   id_4,
    output wire  id_5
);
  wire [-1 'b0 : -1] id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri id_4,
    input tri id_5
);
  wire id_7;
  assign id_3 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_2,
      id_4
  );
  assign id_1 = 1;
endmodule
