#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xbaf3c0 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0xbfd2f0_0 .net "PC", 31 0, v0xbfcc30_0; 1 drivers
v0xbfd3c0_0 .var "PCCon", 31 0;
v0xbfd490_0 .var "PCPlus4", 31 0;
v0xbfd510_0 .var "instr", 31 0;
v0xbfd5c0_0 .var "jump", 0 0;
S_0xbcecb0 .scope module, "j" "jump" 2 27, 2 1, S_0xbaf3c0;
 .timescale 0 0;
v0xbfcd80_0 .alias "PC", 31 0, v0xbfd2f0_0;
v0xbfce50_0 .net "PCCon", 31 0, v0xbfd3c0_0; 1 drivers
v0xbfcf00_0 .var "PCHigh", 3 0;
v0xbfcf80_0 .var "PCLow", 27 0;
v0xbfd030_0 .var "PCNew", 31 0;
v0xbfd0e0_0 .net "PCPlus4", 31 0, v0xbfd490_0; 1 drivers
v0xbfd1a0_0 .net "instr", 31 0, v0xbfd510_0; 1 drivers
v0xbfd220_0 .net "jump", 0 0, v0xbfd5c0_0; 1 drivers
E_0xbb9780 .event edge, v0xbfd0e0_0, v0xbfd1a0_0, v0xbfcf80_0, v0xbfcf00_0;
S_0xbba080 .scope module, "mux" "mux" 2 11, 3 1, S_0xbcecb0;
 .timescale 0 0;
v0xb74df0_0 .alias "in1", 31 0, v0xbfce50_0;
v0xbfcb90_0 .net "in2", 31 0, v0xbfd030_0; 1 drivers
v0xbfcc30_0 .var "out", 31 0;
v0xbfccd0_0 .alias "select", 0 0, v0xbfd220_0;
E_0xbc66d0 .event edge, v0xbfccd0_0, v0xb74df0_0, v0xbfcb90_0;
S_0xbad330 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
v0xbfd690_0 .net "in1", 4 0, C4<zzzzz>; 0 drivers
v0xbfd730_0 .net "in2", 4 0, C4<zzzzz>; 0 drivers
v0xbfd7d0_0 .var "out", 4 0;
v0xbfd870_0 .net "select", 0 0, C4<z>; 0 drivers
E_0xbfd000 .event edge, v0xbfd870_0, v0xbfd690_0, v0xbfd730_0;
S_0xbd0980 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0xc0fcf0_0 .var "clk", 0 0;
S_0xbfd920 .scope module, "cpu" "cpu" 4 6, 5 15, S_0xbd0980;
 .timescale 0 0;
L_0xc0c9f0 .functor AND 1, v0xc06840_0, L_0xc10480, C4<1>, C4<1>;
L_0xc107f0 .functor AND 1, v0xc06840_0, L_0xc10750, C4<1>, C4<1>;
v0xc0c2c0_0 .net "ALUControlD", 2 0, v0xc067c0_0; 1 drivers
v0xc0c390_0 .net "ALUControlE", 2 0, v0xc03040_0; 1 drivers
v0xc0c460_0 .net "ALUOutE", 31 0, v0xc01b70_0; 1 drivers
v0xc0c530_0 .net "ALUOutM", 31 0, v0xc00f20_0; 1 drivers
v0xc0c5b0_0 .net "ALUOutW", 31 0, v0xbff780_0; 1 drivers
v0xc0c680_0 .net "ALUSrcD", 0 0, v0xc06410_0; 1 drivers
v0xc0c750_0 .net "ALUSrcE", 0 0, v0xc03160_0; 1 drivers
v0xc0c820_0 .net "BranchD", 0 0, v0xc06840_0; 1 drivers
v0xc0c8f0_0 .net "EqualD1", 31 0, v0xc05200_0; 1 drivers
v0xc0c970_0 .net "EqualD2", 31 0, v0xc04e30_0; 1 drivers
v0xc0ca50_0 .net "FlushE", 0 0, v0xbfdd20_0; 1 drivers
v0xc0cad0_0 .net "ForwardAD", 0 0, v0xbfddc0_0; 1 drivers
v0xc0cc10_0 .net "ForwardAE", 1 0, v0xbfde60_0; 1 drivers
v0xc0cce0_0 .net "ForwardBD", 0 0, v0xbfdf10_0; 1 drivers
v0xc0ce30_0 .net "ForwardBE", 1 0, v0xbfdfb0_0; 1 drivers
v0xc0cf00_0 .net "Jump", 0 0, v0xc06910_0; 1 drivers
v0xc0cd60_0 .net "JumpLinkD", 0 0, v0xc06990_0; 1 drivers
v0xc0d060_0 .net "JumpLinkE", 0 0, v0xc03470_0; 1 drivers
v0xc0d180_0 .net "JumpLinkM", 0 0, v0xc010f0_0; 1 drivers
v0xc0d250_0 .net "JumpLinkW", 0 0, v0xbff970_0; 1 drivers
v0xc0d380_0 .net "JumpRegister", 0 0, v0xc06a40_0; 1 drivers
v0xc0d400_0 .net "MemRead", 0 0, v0xc06ac0_0; 1 drivers
v0xc0d2d0_0 .net "MemWriteD", 0 0, v0xc06c70_0; 1 drivers
v0xc0d590_0 .net "MemWriteE", 0 0, v0xc036f0_0; 1 drivers
v0xc0d6e0_0 .net "MemWriteM", 0 0, v0xc01340_0; 1 drivers
v0xc0d760_0 .net "MemtoRegD", 0 0, v0xc06b70_0; 1 drivers
v0xc0d660_0 .net "MemtoRegE", 0 0, v0xc035f0_0; 1 drivers
v0xc0d8c0_0 .net "MemtoRegM", 0 0, v0xc011f0_0; 1 drivers
v0xc0d7e0_0 .net "MemtoRegW", 0 0, v0xbffad0_0; 1 drivers
v0xc0da30_0 .net "PC", 31 0, v0xc0b650_0; 1 drivers
v0xc0d990_0 .net "PCBranchD", 31 0, v0xc04880_0; 1 drivers
v0xc0dc00_0 .net "PCCon", 31 0, v0xc0b280_0; 1 drivers
v0xc0dab0_0 .net "PCConnn", 31 0, v0xc0bbb0_0; 1 drivers
v0xc0db30_0 .net "PCF", 31 0, v0xc0ae80_0; 1 drivers
v0xc0ddf0_0 .net "PCPlus4D", 31 0, v0xc07540_0; 1 drivers
v0xc0df00_0 .net "PCPlus4E", 31 0, v0xc037f0_0; 1 drivers
v0xc0dc80_0 .net "PCPlus4F", 31 0, v0xc07900_0; 1 drivers
v0xc0dd00_0 .net "PCPlus4M", 31 0, v0xc01490_0; 1 drivers
v0xc0e110_0 .net "PCPlus4W", 31 0, v0xbffc00_0; 1 drivers
v0xc0e1e0_0 .net "RD1_D", 31 0, v0xc05850_0; 1 drivers
v0xc0e010_0 .net "RD1_E", 31 0, v0xc03870_0; 1 drivers
v0xc0e3b0_0 .net "RD2_D", 31 0, v0xc05900_0; 1 drivers
v0xc0e260_0 .net "RD2_E", 31 0, v0xc03a20_0; 1 drivers
v0xc0e330_0 .net "RdD", 4 0, L_0xc0fd70; 1 drivers
v0xc0e5a0_0 .net "RdE", 4 0, v0xc039a0_0; 1 drivers
v0xc0e670_0 .net "ReadDataM", 31 0, L_0xc111d0; 1 drivers
v0xc0e480_0 .net "ReadDataW", 31 0, v0xbffd30_0; 1 drivers
v0xc0e870_0 .net "RegDstD", 1 0, v0xc06d20_0; 1 drivers
v0xc0e6f0_0 .net "RegDstE", 1 0, v0xc03d90_0; 1 drivers
v0xc0e7c0_0 .net "RegWriteD", 0 0, v0xc06dd0_0; 1 drivers
v0xc0eae0_0 .net "RegWriteE", 0 0, v0xc03ed0_0; 1 drivers
v0xc0eb60_0 .net "RegWriteM", 0 0, v0xc015c0_0; 1 drivers
v0xc0e8f0_0 .net "RegWriteW", 0 0, v0xbffe60_0; 1 drivers
v0xc0e970_0 .net "ResultW", 31 0, v0xbff0d0_0; 1 drivers
v0xc0eda0_0 .net "ResultWCon", 31 0, v0xbff4e0_0; 1 drivers
v0xc0ee20_0 .net "RsD", 4 0, L_0xc10340; 1 drivers
v0xc0ec30_0 .net "RsE", 4 0, v0xc040a0_0; 1 drivers
v0xc0ed00_0 .net "RtD", 4 0, L_0xc103e0; 1 drivers
v0xc0f0d0_0 .net "RtE", 4 0, v0xc04200_0; 1 drivers
v0xc0f150_0 .net "SignImmD", 31 0, v0xc045e0_0; 1 drivers
v0xc0eef0_0 .net "SignImmE", 31 0, v0xc04370_0; 1 drivers
v0xc0efc0_0 .net "SrcAE", 31 0, v0xc029c0_0; 1 drivers
v0xc0f420_0 .net "SrcBE", 31 0, v0xc01ff0_0; 1 drivers
v0xc0f4f0_0 .net "StallD", 0 0, v0xbfe790_0; 1 drivers
v0xc0f220_0 .net "StallF", 0 0, v0xbfe650_0; 1 drivers
v0xc0f2f0_0 .net "Std_Out", 31 0, L_0xc11620; 1 drivers
v0xc0f790_0 .net "Std_Out_Address", 31 0, v0xc056a0_0; 1 drivers
v0xc0f860_0 .net "Syscall_Info", 31 0, v0xc06390_0; 1 drivers
v0xc0f5c0_0 .net "WriteDataE", 31 0, v0xc02490_0; 1 drivers
v0xc0f640_0 .net "WriteDataM", 31 0, v0xc016c0_0; 1 drivers
v0xc0f710_0 .net "WriteRegE", 4 0, v0xc02e20_0; 1 drivers
v0xc0fb20_0 .net "WriteRegM", 4 0, v0xc01870_0; 1 drivers
v0xc0f8e0_0 .net "WriteRegW", 4 0, v0xbfffc0_0; 1 drivers
v0xc0f960_0 .net *"_s12", 0 0, L_0xc10750; 1 drivers
v0xc0f9e0_0 .net *"_s6", 0 0, L_0xc10480; 1 drivers
v0xc0fa60_0 .net "clk", 0 0, v0xc0fcf0_0; 1 drivers
v0xc0fe10_0 .net "instrD", 31 0, v0xc074c0_0; 1 drivers
v0xc0ff20_0 .net "instrF", 31 0, v0xc0aba0_0; 1 drivers
v0xc0fba0_0 .net "syscall", 0 0, v0xc07160_0; 1 drivers
v0xc0fc70_0 .var "thirtyone", 4 0;
E_0xbfda10 .event edge, v0xbff8d0_0;
L_0xc0fd70 .part v0xc074c0_0, 11, 5;
L_0xc10340 .part v0xc074c0_0, 21, 5;
L_0xc103e0 .part v0xc074c0_0, 16, 5;
L_0xc10480 .cmp/eq 32, v0xc05200_0, v0xc04e30_0;
L_0xc106b0 .part v0xc0ae80_0, 2, 30;
L_0xc10750 .cmp/eq 32, v0xc05200_0, v0xc04e30_0;
L_0xc10ab0 .part v0xc074c0_0, 21, 5;
L_0xc10c60 .part v0xc074c0_0, 16, 5;
L_0xc10d00 .part v0xc074c0_0, 0, 16;
S_0xc0b800 .scope module, "j" "jump" 5 151, 2 1, S_0xbfd920;
 .timescale 0 0;
v0xc0bd40_0 .alias "PC", 31 0, v0xc0dab0_0;
v0xc0be10_0 .alias "PCCon", 31 0, v0xc0dc00_0;
v0xc0bee0_0 .var "PCHigh", 3 0;
v0xc0bf60_0 .var "PCLow", 27 0;
v0xc0bfe0_0 .var "PCNew", 31 0;
v0xc0c060_0 .alias "PCPlus4", 31 0, v0xc0ddf0_0;
v0xc0c120_0 .alias "instr", 31 0, v0xc0fe10_0;
v0xc0c1a0_0 .alias "jump", 0 0, v0xc0cf00_0;
E_0xc03340 .event edge, v0xc03920_0, v0xc04660_0, v0xc0bf60_0, v0xc0bee0_0;
S_0xc0b920 .scope module, "mux" "mux" 2 11, 3 1, S_0xc0b800;
 .timescale 0 0;
v0xc0ba60_0 .alias "in1", 31 0, v0xc0dc00_0;
v0xc0bb30_0 .net "in2", 31 0, v0xc0bfe0_0; 1 drivers
v0xc0bbb0_0 .var "out", 31 0;
v0xc0bc60_0 .alias "select", 0 0, v0xc0cf00_0;
E_0xc0ba10 .event edge, v0xc06910_0, v0xc0b280_0, v0xc0bb30_0;
S_0xc0b3b0 .scope module, "muxnew" "mux" 5 153, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xc0b510_0 .alias "in1", 31 0, v0xc0dab0_0;
v0xc0b5d0_0 .alias "in2", 31 0, v0xc0e1e0_0;
v0xc0b650_0 .var "out", 31 0;
v0xc0b700_0 .alias "select", 0 0, v0xc0d380_0;
E_0xc0b4a0 .event edge, v0xc055e0_0, v0xc0b510_0, v0xc03b10_0;
S_0xc0b010 .scope module, "mux_if" "mux_ini" 5 159, 3 25, S_0xbfd920;
 .timescale 0 0;
v0xc0b130_0 .alias "in1", 31 0, v0xc0dc80_0;
v0xc0b200_0 .alias "in2", 31 0, v0xc0d990_0;
v0xc0b280_0 .var "out", 31 0;
v0xc0b300_0 .net "select", 0 0, L_0xc0c9f0; 1 drivers
E_0xc0b100 .event edge, v0xc0b300_0, v0xc07610_0, v0xc04880_0;
S_0xc0ac50 .scope module, "if_reg" "if_reg" 5 164, 6 1, S_0xbfd920;
 .timescale 0 0;
v0xc0ad40_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc0ade0_0 .alias "pcadd", 31 0, v0xc0da30_0;
v0xc0ae80_0 .var "pcreg", 31 0;
v0xc0af30_0 .alias "stallf", 0 0, v0xc0f220_0;
S_0xc079b0 .scope module, "im" "inst_memory" 5 168, 7 1, S_0xbfd920;
 .timescale 0 0;
v0xc082f0_0 .alias "memout", 31 0, v0xc0ff20_0;
v0xc08370 .array "mymem", 1048832 1048576, 31 0;
v0xc0ab00_0 .net "read_addr", 29 0, L_0xc106b0; 1 drivers
v0xc0aba0_0 .var "regout", 31 0;
v0xc08370_0 .array/port v0xc08370, 0;
v0xc08370_1 .array/port v0xc08370, 1;
v0xc08370_2 .array/port v0xc08370, 2;
E_0xc07aa0/0 .event edge, v0xc0ab00_0, v0xc08370_0, v0xc08370_1, v0xc08370_2;
v0xc08370_3 .array/port v0xc08370, 3;
v0xc08370_4 .array/port v0xc08370, 4;
v0xc08370_5 .array/port v0xc08370, 5;
v0xc08370_6 .array/port v0xc08370, 6;
E_0xc07aa0/1 .event edge, v0xc08370_3, v0xc08370_4, v0xc08370_5, v0xc08370_6;
v0xc08370_7 .array/port v0xc08370, 7;
v0xc08370_8 .array/port v0xc08370, 8;
v0xc08370_9 .array/port v0xc08370, 9;
v0xc08370_10 .array/port v0xc08370, 10;
E_0xc07aa0/2 .event edge, v0xc08370_7, v0xc08370_8, v0xc08370_9, v0xc08370_10;
v0xc08370_11 .array/port v0xc08370, 11;
v0xc08370_12 .array/port v0xc08370, 12;
v0xc08370_13 .array/port v0xc08370, 13;
v0xc08370_14 .array/port v0xc08370, 14;
E_0xc07aa0/3 .event edge, v0xc08370_11, v0xc08370_12, v0xc08370_13, v0xc08370_14;
v0xc08370_15 .array/port v0xc08370, 15;
v0xc08370_16 .array/port v0xc08370, 16;
v0xc08370_17 .array/port v0xc08370, 17;
v0xc08370_18 .array/port v0xc08370, 18;
E_0xc07aa0/4 .event edge, v0xc08370_15, v0xc08370_16, v0xc08370_17, v0xc08370_18;
v0xc08370_19 .array/port v0xc08370, 19;
v0xc08370_20 .array/port v0xc08370, 20;
v0xc08370_21 .array/port v0xc08370, 21;
v0xc08370_22 .array/port v0xc08370, 22;
E_0xc07aa0/5 .event edge, v0xc08370_19, v0xc08370_20, v0xc08370_21, v0xc08370_22;
v0xc08370_23 .array/port v0xc08370, 23;
v0xc08370_24 .array/port v0xc08370, 24;
v0xc08370_25 .array/port v0xc08370, 25;
v0xc08370_26 .array/port v0xc08370, 26;
E_0xc07aa0/6 .event edge, v0xc08370_23, v0xc08370_24, v0xc08370_25, v0xc08370_26;
v0xc08370_27 .array/port v0xc08370, 27;
v0xc08370_28 .array/port v0xc08370, 28;
v0xc08370_29 .array/port v0xc08370, 29;
v0xc08370_30 .array/port v0xc08370, 30;
E_0xc07aa0/7 .event edge, v0xc08370_27, v0xc08370_28, v0xc08370_29, v0xc08370_30;
v0xc08370_31 .array/port v0xc08370, 31;
v0xc08370_32 .array/port v0xc08370, 32;
v0xc08370_33 .array/port v0xc08370, 33;
v0xc08370_34 .array/port v0xc08370, 34;
E_0xc07aa0/8 .event edge, v0xc08370_31, v0xc08370_32, v0xc08370_33, v0xc08370_34;
v0xc08370_35 .array/port v0xc08370, 35;
v0xc08370_36 .array/port v0xc08370, 36;
v0xc08370_37 .array/port v0xc08370, 37;
v0xc08370_38 .array/port v0xc08370, 38;
E_0xc07aa0/9 .event edge, v0xc08370_35, v0xc08370_36, v0xc08370_37, v0xc08370_38;
v0xc08370_39 .array/port v0xc08370, 39;
v0xc08370_40 .array/port v0xc08370, 40;
v0xc08370_41 .array/port v0xc08370, 41;
v0xc08370_42 .array/port v0xc08370, 42;
E_0xc07aa0/10 .event edge, v0xc08370_39, v0xc08370_40, v0xc08370_41, v0xc08370_42;
v0xc08370_43 .array/port v0xc08370, 43;
v0xc08370_44 .array/port v0xc08370, 44;
v0xc08370_45 .array/port v0xc08370, 45;
v0xc08370_46 .array/port v0xc08370, 46;
E_0xc07aa0/11 .event edge, v0xc08370_43, v0xc08370_44, v0xc08370_45, v0xc08370_46;
v0xc08370_47 .array/port v0xc08370, 47;
v0xc08370_48 .array/port v0xc08370, 48;
v0xc08370_49 .array/port v0xc08370, 49;
v0xc08370_50 .array/port v0xc08370, 50;
E_0xc07aa0/12 .event edge, v0xc08370_47, v0xc08370_48, v0xc08370_49, v0xc08370_50;
v0xc08370_51 .array/port v0xc08370, 51;
v0xc08370_52 .array/port v0xc08370, 52;
v0xc08370_53 .array/port v0xc08370, 53;
v0xc08370_54 .array/port v0xc08370, 54;
E_0xc07aa0/13 .event edge, v0xc08370_51, v0xc08370_52, v0xc08370_53, v0xc08370_54;
v0xc08370_55 .array/port v0xc08370, 55;
v0xc08370_56 .array/port v0xc08370, 56;
v0xc08370_57 .array/port v0xc08370, 57;
v0xc08370_58 .array/port v0xc08370, 58;
E_0xc07aa0/14 .event edge, v0xc08370_55, v0xc08370_56, v0xc08370_57, v0xc08370_58;
v0xc08370_59 .array/port v0xc08370, 59;
v0xc08370_60 .array/port v0xc08370, 60;
v0xc08370_61 .array/port v0xc08370, 61;
v0xc08370_62 .array/port v0xc08370, 62;
E_0xc07aa0/15 .event edge, v0xc08370_59, v0xc08370_60, v0xc08370_61, v0xc08370_62;
v0xc08370_63 .array/port v0xc08370, 63;
v0xc08370_64 .array/port v0xc08370, 64;
v0xc08370_65 .array/port v0xc08370, 65;
v0xc08370_66 .array/port v0xc08370, 66;
E_0xc07aa0/16 .event edge, v0xc08370_63, v0xc08370_64, v0xc08370_65, v0xc08370_66;
v0xc08370_67 .array/port v0xc08370, 67;
v0xc08370_68 .array/port v0xc08370, 68;
v0xc08370_69 .array/port v0xc08370, 69;
v0xc08370_70 .array/port v0xc08370, 70;
E_0xc07aa0/17 .event edge, v0xc08370_67, v0xc08370_68, v0xc08370_69, v0xc08370_70;
v0xc08370_71 .array/port v0xc08370, 71;
v0xc08370_72 .array/port v0xc08370, 72;
v0xc08370_73 .array/port v0xc08370, 73;
v0xc08370_74 .array/port v0xc08370, 74;
E_0xc07aa0/18 .event edge, v0xc08370_71, v0xc08370_72, v0xc08370_73, v0xc08370_74;
v0xc08370_75 .array/port v0xc08370, 75;
v0xc08370_76 .array/port v0xc08370, 76;
v0xc08370_77 .array/port v0xc08370, 77;
v0xc08370_78 .array/port v0xc08370, 78;
E_0xc07aa0/19 .event edge, v0xc08370_75, v0xc08370_76, v0xc08370_77, v0xc08370_78;
v0xc08370_79 .array/port v0xc08370, 79;
v0xc08370_80 .array/port v0xc08370, 80;
v0xc08370_81 .array/port v0xc08370, 81;
v0xc08370_82 .array/port v0xc08370, 82;
E_0xc07aa0/20 .event edge, v0xc08370_79, v0xc08370_80, v0xc08370_81, v0xc08370_82;
v0xc08370_83 .array/port v0xc08370, 83;
v0xc08370_84 .array/port v0xc08370, 84;
v0xc08370_85 .array/port v0xc08370, 85;
v0xc08370_86 .array/port v0xc08370, 86;
E_0xc07aa0/21 .event edge, v0xc08370_83, v0xc08370_84, v0xc08370_85, v0xc08370_86;
v0xc08370_87 .array/port v0xc08370, 87;
v0xc08370_88 .array/port v0xc08370, 88;
v0xc08370_89 .array/port v0xc08370, 89;
v0xc08370_90 .array/port v0xc08370, 90;
E_0xc07aa0/22 .event edge, v0xc08370_87, v0xc08370_88, v0xc08370_89, v0xc08370_90;
v0xc08370_91 .array/port v0xc08370, 91;
v0xc08370_92 .array/port v0xc08370, 92;
v0xc08370_93 .array/port v0xc08370, 93;
v0xc08370_94 .array/port v0xc08370, 94;
E_0xc07aa0/23 .event edge, v0xc08370_91, v0xc08370_92, v0xc08370_93, v0xc08370_94;
v0xc08370_95 .array/port v0xc08370, 95;
v0xc08370_96 .array/port v0xc08370, 96;
v0xc08370_97 .array/port v0xc08370, 97;
v0xc08370_98 .array/port v0xc08370, 98;
E_0xc07aa0/24 .event edge, v0xc08370_95, v0xc08370_96, v0xc08370_97, v0xc08370_98;
v0xc08370_99 .array/port v0xc08370, 99;
v0xc08370_100 .array/port v0xc08370, 100;
v0xc08370_101 .array/port v0xc08370, 101;
v0xc08370_102 .array/port v0xc08370, 102;
E_0xc07aa0/25 .event edge, v0xc08370_99, v0xc08370_100, v0xc08370_101, v0xc08370_102;
v0xc08370_103 .array/port v0xc08370, 103;
v0xc08370_104 .array/port v0xc08370, 104;
v0xc08370_105 .array/port v0xc08370, 105;
v0xc08370_106 .array/port v0xc08370, 106;
E_0xc07aa0/26 .event edge, v0xc08370_103, v0xc08370_104, v0xc08370_105, v0xc08370_106;
v0xc08370_107 .array/port v0xc08370, 107;
v0xc08370_108 .array/port v0xc08370, 108;
v0xc08370_109 .array/port v0xc08370, 109;
v0xc08370_110 .array/port v0xc08370, 110;
E_0xc07aa0/27 .event edge, v0xc08370_107, v0xc08370_108, v0xc08370_109, v0xc08370_110;
v0xc08370_111 .array/port v0xc08370, 111;
v0xc08370_112 .array/port v0xc08370, 112;
v0xc08370_113 .array/port v0xc08370, 113;
v0xc08370_114 .array/port v0xc08370, 114;
E_0xc07aa0/28 .event edge, v0xc08370_111, v0xc08370_112, v0xc08370_113, v0xc08370_114;
v0xc08370_115 .array/port v0xc08370, 115;
v0xc08370_116 .array/port v0xc08370, 116;
v0xc08370_117 .array/port v0xc08370, 117;
v0xc08370_118 .array/port v0xc08370, 118;
E_0xc07aa0/29 .event edge, v0xc08370_115, v0xc08370_116, v0xc08370_117, v0xc08370_118;
v0xc08370_119 .array/port v0xc08370, 119;
v0xc08370_120 .array/port v0xc08370, 120;
v0xc08370_121 .array/port v0xc08370, 121;
v0xc08370_122 .array/port v0xc08370, 122;
E_0xc07aa0/30 .event edge, v0xc08370_119, v0xc08370_120, v0xc08370_121, v0xc08370_122;
v0xc08370_123 .array/port v0xc08370, 123;
v0xc08370_124 .array/port v0xc08370, 124;
v0xc08370_125 .array/port v0xc08370, 125;
v0xc08370_126 .array/port v0xc08370, 126;
E_0xc07aa0/31 .event edge, v0xc08370_123, v0xc08370_124, v0xc08370_125, v0xc08370_126;
v0xc08370_127 .array/port v0xc08370, 127;
v0xc08370_128 .array/port v0xc08370, 128;
v0xc08370_129 .array/port v0xc08370, 129;
v0xc08370_130 .array/port v0xc08370, 130;
E_0xc07aa0/32 .event edge, v0xc08370_127, v0xc08370_128, v0xc08370_129, v0xc08370_130;
v0xc08370_131 .array/port v0xc08370, 131;
v0xc08370_132 .array/port v0xc08370, 132;
v0xc08370_133 .array/port v0xc08370, 133;
v0xc08370_134 .array/port v0xc08370, 134;
E_0xc07aa0/33 .event edge, v0xc08370_131, v0xc08370_132, v0xc08370_133, v0xc08370_134;
v0xc08370_135 .array/port v0xc08370, 135;
v0xc08370_136 .array/port v0xc08370, 136;
v0xc08370_137 .array/port v0xc08370, 137;
v0xc08370_138 .array/port v0xc08370, 138;
E_0xc07aa0/34 .event edge, v0xc08370_135, v0xc08370_136, v0xc08370_137, v0xc08370_138;
v0xc08370_139 .array/port v0xc08370, 139;
v0xc08370_140 .array/port v0xc08370, 140;
v0xc08370_141 .array/port v0xc08370, 141;
v0xc08370_142 .array/port v0xc08370, 142;
E_0xc07aa0/35 .event edge, v0xc08370_139, v0xc08370_140, v0xc08370_141, v0xc08370_142;
v0xc08370_143 .array/port v0xc08370, 143;
v0xc08370_144 .array/port v0xc08370, 144;
v0xc08370_145 .array/port v0xc08370, 145;
v0xc08370_146 .array/port v0xc08370, 146;
E_0xc07aa0/36 .event edge, v0xc08370_143, v0xc08370_144, v0xc08370_145, v0xc08370_146;
v0xc08370_147 .array/port v0xc08370, 147;
v0xc08370_148 .array/port v0xc08370, 148;
v0xc08370_149 .array/port v0xc08370, 149;
v0xc08370_150 .array/port v0xc08370, 150;
E_0xc07aa0/37 .event edge, v0xc08370_147, v0xc08370_148, v0xc08370_149, v0xc08370_150;
v0xc08370_151 .array/port v0xc08370, 151;
v0xc08370_152 .array/port v0xc08370, 152;
v0xc08370_153 .array/port v0xc08370, 153;
v0xc08370_154 .array/port v0xc08370, 154;
E_0xc07aa0/38 .event edge, v0xc08370_151, v0xc08370_152, v0xc08370_153, v0xc08370_154;
v0xc08370_155 .array/port v0xc08370, 155;
v0xc08370_156 .array/port v0xc08370, 156;
v0xc08370_157 .array/port v0xc08370, 157;
v0xc08370_158 .array/port v0xc08370, 158;
E_0xc07aa0/39 .event edge, v0xc08370_155, v0xc08370_156, v0xc08370_157, v0xc08370_158;
v0xc08370_159 .array/port v0xc08370, 159;
v0xc08370_160 .array/port v0xc08370, 160;
v0xc08370_161 .array/port v0xc08370, 161;
v0xc08370_162 .array/port v0xc08370, 162;
E_0xc07aa0/40 .event edge, v0xc08370_159, v0xc08370_160, v0xc08370_161, v0xc08370_162;
v0xc08370_163 .array/port v0xc08370, 163;
v0xc08370_164 .array/port v0xc08370, 164;
v0xc08370_165 .array/port v0xc08370, 165;
v0xc08370_166 .array/port v0xc08370, 166;
E_0xc07aa0/41 .event edge, v0xc08370_163, v0xc08370_164, v0xc08370_165, v0xc08370_166;
v0xc08370_167 .array/port v0xc08370, 167;
v0xc08370_168 .array/port v0xc08370, 168;
v0xc08370_169 .array/port v0xc08370, 169;
v0xc08370_170 .array/port v0xc08370, 170;
E_0xc07aa0/42 .event edge, v0xc08370_167, v0xc08370_168, v0xc08370_169, v0xc08370_170;
v0xc08370_171 .array/port v0xc08370, 171;
v0xc08370_172 .array/port v0xc08370, 172;
v0xc08370_173 .array/port v0xc08370, 173;
v0xc08370_174 .array/port v0xc08370, 174;
E_0xc07aa0/43 .event edge, v0xc08370_171, v0xc08370_172, v0xc08370_173, v0xc08370_174;
v0xc08370_175 .array/port v0xc08370, 175;
v0xc08370_176 .array/port v0xc08370, 176;
v0xc08370_177 .array/port v0xc08370, 177;
v0xc08370_178 .array/port v0xc08370, 178;
E_0xc07aa0/44 .event edge, v0xc08370_175, v0xc08370_176, v0xc08370_177, v0xc08370_178;
v0xc08370_179 .array/port v0xc08370, 179;
v0xc08370_180 .array/port v0xc08370, 180;
v0xc08370_181 .array/port v0xc08370, 181;
v0xc08370_182 .array/port v0xc08370, 182;
E_0xc07aa0/45 .event edge, v0xc08370_179, v0xc08370_180, v0xc08370_181, v0xc08370_182;
v0xc08370_183 .array/port v0xc08370, 183;
v0xc08370_184 .array/port v0xc08370, 184;
v0xc08370_185 .array/port v0xc08370, 185;
v0xc08370_186 .array/port v0xc08370, 186;
E_0xc07aa0/46 .event edge, v0xc08370_183, v0xc08370_184, v0xc08370_185, v0xc08370_186;
v0xc08370_187 .array/port v0xc08370, 187;
v0xc08370_188 .array/port v0xc08370, 188;
v0xc08370_189 .array/port v0xc08370, 189;
v0xc08370_190 .array/port v0xc08370, 190;
E_0xc07aa0/47 .event edge, v0xc08370_187, v0xc08370_188, v0xc08370_189, v0xc08370_190;
v0xc08370_191 .array/port v0xc08370, 191;
v0xc08370_192 .array/port v0xc08370, 192;
v0xc08370_193 .array/port v0xc08370, 193;
v0xc08370_194 .array/port v0xc08370, 194;
E_0xc07aa0/48 .event edge, v0xc08370_191, v0xc08370_192, v0xc08370_193, v0xc08370_194;
v0xc08370_195 .array/port v0xc08370, 195;
v0xc08370_196 .array/port v0xc08370, 196;
v0xc08370_197 .array/port v0xc08370, 197;
v0xc08370_198 .array/port v0xc08370, 198;
E_0xc07aa0/49 .event edge, v0xc08370_195, v0xc08370_196, v0xc08370_197, v0xc08370_198;
v0xc08370_199 .array/port v0xc08370, 199;
v0xc08370_200 .array/port v0xc08370, 200;
v0xc08370_201 .array/port v0xc08370, 201;
v0xc08370_202 .array/port v0xc08370, 202;
E_0xc07aa0/50 .event edge, v0xc08370_199, v0xc08370_200, v0xc08370_201, v0xc08370_202;
v0xc08370_203 .array/port v0xc08370, 203;
v0xc08370_204 .array/port v0xc08370, 204;
v0xc08370_205 .array/port v0xc08370, 205;
v0xc08370_206 .array/port v0xc08370, 206;
E_0xc07aa0/51 .event edge, v0xc08370_203, v0xc08370_204, v0xc08370_205, v0xc08370_206;
v0xc08370_207 .array/port v0xc08370, 207;
v0xc08370_208 .array/port v0xc08370, 208;
v0xc08370_209 .array/port v0xc08370, 209;
v0xc08370_210 .array/port v0xc08370, 210;
E_0xc07aa0/52 .event edge, v0xc08370_207, v0xc08370_208, v0xc08370_209, v0xc08370_210;
v0xc08370_211 .array/port v0xc08370, 211;
v0xc08370_212 .array/port v0xc08370, 212;
v0xc08370_213 .array/port v0xc08370, 213;
v0xc08370_214 .array/port v0xc08370, 214;
E_0xc07aa0/53 .event edge, v0xc08370_211, v0xc08370_212, v0xc08370_213, v0xc08370_214;
v0xc08370_215 .array/port v0xc08370, 215;
v0xc08370_216 .array/port v0xc08370, 216;
v0xc08370_217 .array/port v0xc08370, 217;
v0xc08370_218 .array/port v0xc08370, 218;
E_0xc07aa0/54 .event edge, v0xc08370_215, v0xc08370_216, v0xc08370_217, v0xc08370_218;
v0xc08370_219 .array/port v0xc08370, 219;
v0xc08370_220 .array/port v0xc08370, 220;
v0xc08370_221 .array/port v0xc08370, 221;
v0xc08370_222 .array/port v0xc08370, 222;
E_0xc07aa0/55 .event edge, v0xc08370_219, v0xc08370_220, v0xc08370_221, v0xc08370_222;
v0xc08370_223 .array/port v0xc08370, 223;
v0xc08370_224 .array/port v0xc08370, 224;
v0xc08370_225 .array/port v0xc08370, 225;
v0xc08370_226 .array/port v0xc08370, 226;
E_0xc07aa0/56 .event edge, v0xc08370_223, v0xc08370_224, v0xc08370_225, v0xc08370_226;
v0xc08370_227 .array/port v0xc08370, 227;
v0xc08370_228 .array/port v0xc08370, 228;
v0xc08370_229 .array/port v0xc08370, 229;
v0xc08370_230 .array/port v0xc08370, 230;
E_0xc07aa0/57 .event edge, v0xc08370_227, v0xc08370_228, v0xc08370_229, v0xc08370_230;
v0xc08370_231 .array/port v0xc08370, 231;
v0xc08370_232 .array/port v0xc08370, 232;
v0xc08370_233 .array/port v0xc08370, 233;
v0xc08370_234 .array/port v0xc08370, 234;
E_0xc07aa0/58 .event edge, v0xc08370_231, v0xc08370_232, v0xc08370_233, v0xc08370_234;
v0xc08370_235 .array/port v0xc08370, 235;
v0xc08370_236 .array/port v0xc08370, 236;
v0xc08370_237 .array/port v0xc08370, 237;
v0xc08370_238 .array/port v0xc08370, 238;
E_0xc07aa0/59 .event edge, v0xc08370_235, v0xc08370_236, v0xc08370_237, v0xc08370_238;
v0xc08370_239 .array/port v0xc08370, 239;
v0xc08370_240 .array/port v0xc08370, 240;
v0xc08370_241 .array/port v0xc08370, 241;
v0xc08370_242 .array/port v0xc08370, 242;
E_0xc07aa0/60 .event edge, v0xc08370_239, v0xc08370_240, v0xc08370_241, v0xc08370_242;
v0xc08370_243 .array/port v0xc08370, 243;
v0xc08370_244 .array/port v0xc08370, 244;
v0xc08370_245 .array/port v0xc08370, 245;
v0xc08370_246 .array/port v0xc08370, 246;
E_0xc07aa0/61 .event edge, v0xc08370_243, v0xc08370_244, v0xc08370_245, v0xc08370_246;
v0xc08370_247 .array/port v0xc08370, 247;
v0xc08370_248 .array/port v0xc08370, 248;
v0xc08370_249 .array/port v0xc08370, 249;
v0xc08370_250 .array/port v0xc08370, 250;
E_0xc07aa0/62 .event edge, v0xc08370_247, v0xc08370_248, v0xc08370_249, v0xc08370_250;
v0xc08370_251 .array/port v0xc08370, 251;
v0xc08370_252 .array/port v0xc08370, 252;
v0xc08370_253 .array/port v0xc08370, 253;
v0xc08370_254 .array/port v0xc08370, 254;
E_0xc07aa0/63 .event edge, v0xc08370_251, v0xc08370_252, v0xc08370_253, v0xc08370_254;
v0xc08370_255 .array/port v0xc08370, 255;
v0xc08370_256 .array/port v0xc08370, 256;
E_0xc07aa0/64 .event edge, v0xc08370_255, v0xc08370_256, v0xc0aba0_0;
E_0xc07aa0 .event/or E_0xc07aa0/0, E_0xc07aa0/1, E_0xc07aa0/2, E_0xc07aa0/3, E_0xc07aa0/4, E_0xc07aa0/5, E_0xc07aa0/6, E_0xc07aa0/7, E_0xc07aa0/8, E_0xc07aa0/9, E_0xc07aa0/10, E_0xc07aa0/11, E_0xc07aa0/12, E_0xc07aa0/13, E_0xc07aa0/14, E_0xc07aa0/15, E_0xc07aa0/16, E_0xc07aa0/17, E_0xc07aa0/18, E_0xc07aa0/19, E_0xc07aa0/20, E_0xc07aa0/21, E_0xc07aa0/22, E_0xc07aa0/23, E_0xc07aa0/24, E_0xc07aa0/25, E_0xc07aa0/26, E_0xc07aa0/27, E_0xc07aa0/28, E_0xc07aa0/29, E_0xc07aa0/30, E_0xc07aa0/31, E_0xc07aa0/32, E_0xc07aa0/33, E_0xc07aa0/34, E_0xc07aa0/35, E_0xc07aa0/36, E_0xc07aa0/37, E_0xc07aa0/38, E_0xc07aa0/39, E_0xc07aa0/40, E_0xc07aa0/41, E_0xc07aa0/42, E_0xc07aa0/43, E_0xc07aa0/44, E_0xc07aa0/45, E_0xc07aa0/46, E_0xc07aa0/47, E_0xc07aa0/48, E_0xc07aa0/49, E_0xc07aa0/50, E_0xc07aa0/51, E_0xc07aa0/52, E_0xc07aa0/53, E_0xc07aa0/54, E_0xc07aa0/55, E_0xc07aa0/56, E_0xc07aa0/57, E_0xc07aa0/58, E_0xc07aa0/59, E_0xc07aa0/60, E_0xc07aa0/61, E_0xc07aa0/62, E_0xc07aa0/63, E_0xc07aa0/64;
S_0xc07790 .scope module, "add4" "add4" 5 171, 8 1, S_0xbfd920;
 .timescale 0 0;
v0xc07880_0 .alias "inval", 31 0, v0xc0db30_0;
v0xc07900_0 .var "outval", 31 0;
E_0xc04980 .event edge, v0xc07880_0;
S_0xc072d0 .scope module, "id_reg" "id_reg" 5 176, 9 1, S_0xbfd920;
 .timescale 0 0;
v0xc073c0_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc07440_0 .net "clr", 0 0, L_0xc107f0; 1 drivers
v0xc074c0_0 .var "instr", 31 0;
v0xc07540_0 .var "pcp4", 31 0;
v0xc07610_0 .alias "pcp4f", 31 0, v0xc0dc80_0;
v0xc07690_0 .alias "rd", 31 0, v0xc0ff20_0;
v0xc07710_0 .alias "stalld", 0 0, v0xc0f4f0_0;
S_0xc06690 .scope module, "control" "control" 5 184, 10 3, S_0xbfd920;
 .timescale 0 0;
v0xc06410_0 .var "ALUSrc", 0 0;
v0xc067c0_0 .var "ALUop", 2 0;
v0xc06840_0 .var "Branch", 0 0;
v0xc06910_0 .var "Jump", 0 0;
v0xc06990_0 .var "JumpLink", 0 0;
v0xc06a40_0 .var "JumpReg", 0 0;
v0xc06ac0_0 .var "MemRead", 0 0;
v0xc06b70_0 .var "MemToReg", 0 0;
v0xc06c70_0 .var "MemWrite", 0 0;
v0xc06d20_0 .var "RegDst", 1 0;
v0xc06dd0_0 .var "RegWrite", 0 0;
v0xc06e80_0 .var "funct", 5 0;
v0xc06f00_0 .alias "instr", 31 0, v0xc0fe10_0;
v0xc06fb0_0 .var "opcode", 5 0;
v0xc070b0_0 .alias "str", 31 0, v0xc0f2f0_0;
v0xc07160_0 .var "syscall", 0 0;
v0xc07030_0 .alias "vreg", 31 0, v0xc0f860_0;
E_0xc000c0/0 .event edge, v0xc04660_0, v0xc06fb0_0, v0xc06e80_0, v0xc06310_0;
E_0xc000c0/1 .event edge, v0xc00a50_0;
E_0xc000c0 .event/or E_0xc000c0/0, E_0xc000c0/1;
S_0xc05360 .scope module, "registers" "registers" 5 200, 11 1, S_0xbfd920;
 .timescale 0 0;
v0xc055e0_0 .alias "JumpReg", 0 0, v0xc0d380_0;
v0xc056a0_0 .var "a0", 31 0;
v0xc05740_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc05850_0 .var "data1", 31 0;
v0xc05900_0 .var "data2", 31 0;
v0xc059a0_0 .alias "read_data_1", 31 0, v0xc0e1e0_0;
v0xc05a20_0 .alias "read_data_2", 31 0, v0xc0e3b0_0;
v0xc05af0_0 .net "read_reg_1", 4 0, L_0xc10ab0; 1 drivers
v0xc05be0_0 .net "read_reg_2", 4 0, L_0xc10c60; 1 drivers
v0xc05c80_0 .alias "reg_write", 0 0, v0xc0e8f0_0;
v0xc05d00 .array "register_file", 0 31, 31 0;
v0xc06290_0 .alias "std_out_address", 31 0, v0xc0f790_0;
v0xc06310_0 .alias "sys_call_reg", 31 0, v0xc0f860_0;
v0xc06390_0 .var "v0", 31 0;
v0xc064b0_0 .alias "write_data", 31 0, v0xc0e970_0;
v0xc06530_0 .alias "write_reg", 4 0, v0xc0f8e0_0;
E_0xc05450/0 .event edge, v0xbfea80_0, v0xc05af0_0, v0xbff0d0_0, v0xc05be0_0;
v0xc05d00_0 .array/port v0xc05d00, 0;
v0xc05d00_1 .array/port v0xc05d00, 1;
v0xc05d00_2 .array/port v0xc05d00, 2;
v0xc05d00_3 .array/port v0xc05d00, 3;
E_0xc05450/1 .event edge, v0xc05d00_0, v0xc05d00_1, v0xc05d00_2, v0xc05d00_3;
v0xc05d00_4 .array/port v0xc05d00, 4;
v0xc05d00_5 .array/port v0xc05d00, 5;
v0xc05d00_6 .array/port v0xc05d00, 6;
v0xc05d00_7 .array/port v0xc05d00, 7;
E_0xc05450/2 .event edge, v0xc05d00_4, v0xc05d00_5, v0xc05d00_6, v0xc05d00_7;
v0xc05d00_8 .array/port v0xc05d00, 8;
v0xc05d00_9 .array/port v0xc05d00, 9;
v0xc05d00_10 .array/port v0xc05d00, 10;
v0xc05d00_11 .array/port v0xc05d00, 11;
E_0xc05450/3 .event edge, v0xc05d00_8, v0xc05d00_9, v0xc05d00_10, v0xc05d00_11;
v0xc05d00_12 .array/port v0xc05d00, 12;
v0xc05d00_13 .array/port v0xc05d00, 13;
v0xc05d00_14 .array/port v0xc05d00, 14;
v0xc05d00_15 .array/port v0xc05d00, 15;
E_0xc05450/4 .event edge, v0xc05d00_12, v0xc05d00_13, v0xc05d00_14, v0xc05d00_15;
v0xc05d00_16 .array/port v0xc05d00, 16;
v0xc05d00_17 .array/port v0xc05d00, 17;
v0xc05d00_18 .array/port v0xc05d00, 18;
v0xc05d00_19 .array/port v0xc05d00, 19;
E_0xc05450/5 .event edge, v0xc05d00_16, v0xc05d00_17, v0xc05d00_18, v0xc05d00_19;
v0xc05d00_20 .array/port v0xc05d00, 20;
v0xc05d00_21 .array/port v0xc05d00, 21;
v0xc05d00_22 .array/port v0xc05d00, 22;
v0xc05d00_23 .array/port v0xc05d00, 23;
E_0xc05450/6 .event edge, v0xc05d00_20, v0xc05d00_21, v0xc05d00_22, v0xc05d00_23;
v0xc05d00_24 .array/port v0xc05d00, 24;
v0xc05d00_25 .array/port v0xc05d00, 25;
v0xc05d00_26 .array/port v0xc05d00, 26;
v0xc05d00_27 .array/port v0xc05d00, 27;
E_0xc05450/7 .event edge, v0xc05d00_24, v0xc05d00_25, v0xc05d00_26, v0xc05d00_27;
v0xc05d00_28 .array/port v0xc05d00, 28;
v0xc05d00_29 .array/port v0xc05d00, 29;
v0xc05d00_30 .array/port v0xc05d00, 30;
v0xc05d00_31 .array/port v0xc05d00, 31;
E_0xc05450/8 .event edge, v0xc05d00_28, v0xc05d00_29, v0xc05d00_30, v0xc05d00_31;
E_0xc05450 .event/or E_0xc05450/0, E_0xc05450/1, E_0xc05450/2, E_0xc05450/3, E_0xc05450/4, E_0xc05450/5, E_0xc05450/6, E_0xc05450/7, E_0xc05450/8;
E_0xc055b0 .event posedge, v0xc055e0_0;
S_0xc04f90 .scope module, "mux_id1" "mux" 5 211, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xc050b0_0 .alias "in1", 31 0, v0xc0e1e0_0;
v0xc05180_0 .alias "in2", 31 0, v0xc0c530_0;
v0xc05200_0 .var "out", 31 0;
v0xc05280_0 .alias "select", 0 0, v0xc0cad0_0;
E_0xc05080 .event edge, v0xbfddc0_0, v0xc03b10_0, v0xbff850_0;
S_0xc04b80 .scope module, "mux_id2" "mux" 5 215, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xc04ce0_0 .alias "in1", 31 0, v0xc0e3b0_0;
v0xc04db0_0 .alias "in2", 31 0, v0xc0c530_0;
v0xc04e30_0 .var "out", 31 0;
v0xc04eb0_0 .alias "select", 0 0, v0xc0cce0_0;
E_0xc04c70 .event edge, v0xbfdf10_0, v0xc03c60_0, v0xbff850_0;
S_0xc04760 .scope module, "multi" "idmultipurpose" 5 219, 8 13, S_0xbfd920;
 .timescale 0 0;
v0xc04880_0 .var "PCBranchD", 31 0;
v0xc04900_0 .alias "PCPlus4D", 31 0, v0xc0ddf0_0;
v0xc049b0_0 .net "inst_low_16", 15 0, L_0xc10d00; 1 drivers
v0xc04a30_0 .var "left_shift", 31 0;
v0xc04ae0_0 .var "temp", 31 0;
E_0xc04330 .event edge, v0xc049b0_0, v0xc04ae0_0, v0xc04a30_0, v0xc03920_0;
S_0xc044f0 .scope module, "smd" "SignImmD" 5 222, 8 6, S_0xbfd920;
 .timescale 0 0;
v0xc045e0_0 .var "SignImmD", 31 0;
v0xc04660_0 .alias "instr", 31 0, v0xc0fe10_0;
v0xc046e0_0 .net "temp", 15 0, L_0xc10da0; 1 drivers
E_0xc041d0 .event edge, v0xc04660_0, v0xc046e0_0;
L_0xc10da0 .part v0xc074c0_0, 0, 16;
S_0xc02f50 .scope module, "ex_reg" "ex_reg" 5 226, 12 1, S_0xbfd920;
 .timescale 0 0;
v0xc03040_0 .var "alucontrol", 2 0;
v0xc030e0_0 .alias "alucontrold", 2 0, v0xc0c2c0_0;
v0xc03160_0 .var "alusrc", 0 0;
v0xc03210_0 .alias "alusrcd", 0 0, v0xc0c680_0;
v0xc032c0_0 .alias "branchd", 0 0, v0xc0c820_0;
v0xc03370_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc033f0_0 .alias "flushe", 0 0, v0xc0ca50_0;
v0xc03470_0 .var "jumplink", 0 0;
v0xc03570_0 .alias "jumplinkd", 0 0, v0xc0cd60_0;
v0xc035f0_0 .var "memtoreg", 0 0;
v0xc03670_0 .alias "memtoregd", 0 0, v0xc0d760_0;
v0xc036f0_0 .var "memwrite", 0 0;
v0xc03770_0 .alias "memwrited", 0 0, v0xc0d2d0_0;
v0xc037f0_0 .var "pcplus4", 31 0;
v0xc03920_0 .alias "pcplus4d", 31 0, v0xc0ddf0_0;
v0xc039a0_0 .var "rd", 4 0;
v0xc03870_0 .var "rd1", 31 0;
v0xc03b10_0 .alias "rd1d", 31 0, v0xc0e1e0_0;
v0xc03a20_0 .var "rd2", 31 0;
v0xc03c60_0 .alias "rd2d", 31 0, v0xc0e3b0_0;
v0xc03b90_0 .alias "rdd", 4 0, v0xc0e330_0;
v0xc03d90_0 .var "regdst", 1 0;
v0xc03d10_0 .alias "regdstd", 1 0, v0xc0e870_0;
v0xc03ed0_0 .var "regwrite", 0 0;
v0xc04020_0 .alias "regwrited", 0 0, v0xc0e7c0_0;
v0xc040a0_0 .var "rs", 4 0;
v0xc03f50_0 .alias "rsd", 4 0, v0xc0ee20_0;
v0xc04200_0 .var "rt", 4 0;
v0xc04120_0 .alias "rtd", 4 0, v0xc0ed00_0;
v0xc04370_0 .var "signimm", 31 0;
v0xc04280_0 .alias "signimmd", 31 0, v0xc0f150_0;
S_0xc02b20 .scope module, "mux_ex1" "threemux5" 5 258, 3 45, S_0xbfd920;
 .timescale 0 0;
v0xc02c70_0 .alias "in1", 4 0, v0xc0f0d0_0;
v0xc02d20_0 .alias "in2", 4 0, v0xc0e5a0_0;
v0xc02da0_0 .net "in3", 4 0, v0xc0fc70_0; 1 drivers
v0xc02e20_0 .var "out", 4 0;
v0xc02ed0_0 .alias "select", 1 0, v0xc0e6f0_0;
E_0xc02c10 .event edge, v0xc02ed0_0, v0xbfe6f0_0, v0xc02d20_0, v0xc02da0_0;
S_0xc02610 .scope module, "mux_ex2" "threemux" 5 263, 3 59, S_0xbfd920;
 .timescale 0 0;
v0xc02760_0 .alias "in1", 31 0, v0xc0e010_0;
v0xc027e0_0 .alias "in2", 31 0, v0xc0e970_0;
v0xc028b0_0 .alias "in3", 31 0, v0xc0c530_0;
v0xc029c0_0 .var "out", 31 0;
v0xc02a70_0 .alias "select", 1 0, v0xc0cc10_0;
E_0xc02700 .event edge, v0xbfde60_0, v0xc02760_0, v0xbff0d0_0, v0xbff850_0;
S_0xc02150 .scope module, "mux_ex3" "threemux" 5 268, 3 59, S_0xbfd920;
 .timescale 0 0;
v0xc022a0_0 .alias "in1", 31 0, v0xc0e260_0;
v0xc02360_0 .alias "in2", 31 0, v0xc0e970_0;
v0xc02410_0 .alias "in3", 31 0, v0xc0c530_0;
v0xc02490_0 .var "out", 31 0;
v0xc02590_0 .alias "select", 1 0, v0xc0ce30_0;
E_0xc02240 .event edge, v0xbfdfb0_0, v0xc022a0_0, v0xbff0d0_0, v0xbff850_0;
S_0xc01d40 .scope module, "mux_ex4" "mux" 5 273, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xc01ea0_0 .alias "in1", 31 0, v0xc0f5c0_0;
v0xc01f70_0 .alias "in2", 31 0, v0xc0eef0_0;
v0xc01ff0_0 .var "out", 31 0;
v0xc020a0_0 .alias "select", 0 0, v0xc0c750_0;
E_0xc01e30 .event edge, v0xc020a0_0, v0xc017f0_0, v0xc01f70_0;
S_0xc019d0 .scope module, "alu" "ALU" 5 277, 13 1, S_0xbfd920;
 .timescale 0 0;
v0xc01af0_0 .alias "ALU_control", 2 0, v0xc0c390_0;
v0xc01b70_0 .var "ALU_result", 31 0;
v0xc01c20_0 .alias "read_data_1", 31 0, v0xc0efc0_0;
v0xc01cc0_0 .alias "read_data_2_or_immediate", 31 0, v0xc0f420_0;
E_0xc01ac0 .event edge, v0xc01af0_0, v0xc01c20_0, v0xc01cc0_0;
S_0xc00e30 .scope module, "mem_reg" "mem_reg" 5 284, 14 1, S_0xbfd920;
 .timescale 0 0;
v0xc00f20_0 .var "aluout", 31 0;
v0xc00fa0_0 .alias "aluoute", 31 0, v0xc0c460_0;
v0xc01020_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc010f0_0 .var "jumplink", 0 0;
v0xc01170_0 .alias "jumplinke", 0 0, v0xc0d060_0;
v0xc011f0_0 .var "memtoreg", 0 0;
v0xc012c0_0 .alias "memtorege", 0 0, v0xc0d660_0;
v0xc01340_0 .var "memwrite", 0 0;
v0xc01410_0 .alias "memwritee", 0 0, v0xc0d590_0;
v0xc01490_0 .var "pcplus4", 31 0;
v0xc01540_0 .alias "pcplus4e", 31 0, v0xc0df00_0;
v0xc015c0_0 .var "regwrite", 0 0;
v0xc01640_0 .alias "regwritee", 0 0, v0xc0eae0_0;
v0xc016c0_0 .var "writedata", 31 0;
v0xc017f0_0 .alias "writedatae", 31 0, v0xc0f5c0_0;
v0xc01870_0 .var "writereg", 4 0;
v0xc01740_0 .alias "writerege", 4 0, v0xc0f710_0;
S_0xc001a0 .scope module, "dm" "data_memory" 5 302, 15 1, S_0xbfd920;
 .timescale 0 0;
L_0xc11620 .functor BUFZ 32, L_0xc112c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xc00290_0 .net *"_s0", 31 0, L_0xc10e40; 1 drivers
v0xc00310_0 .net *"_s12", 31 0, L_0xc112c0; 1 drivers
v0xc00390_0 .net *"_s14", 32 0, L_0xc11360; 1 drivers
v0xc00410_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0xc004c0_0 .net/s *"_s18", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0xc00540_0 .net *"_s2", 32 0, L_0xc10ee0; 1 drivers
v0xc005c0_0 .net/s *"_s20", 32 0, L_0xc11490; 1 drivers
v0xc00640_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v0xc006e0_0 .net/s *"_s6", 32 0, C4<000000000000100000000000000000000>; 1 drivers
v0xc00780_0 .net/s *"_s8", 32 0, L_0xc11090; 1 drivers
v0xc00820_0 .alias "address", 31 0, v0xc0c530_0;
v0xc008a0_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xc00950_0 .alias "mem_read", 0 0, v0xc0d400_0;
v0xc009d0_0 .alias "mem_write", 0 0, v0xc0d6e0_0;
v0xc00ad0 .array "mymem", 1052672 1048576, 31 0;
v0xc00b50_0 .alias "read_data", 31 0, v0xc0e670_0;
v0xc00a50_0 .alias "std_out", 31 0, v0xc0f2f0_0;
v0xc00c90_0 .alias "std_out_address", 31 0, v0xc0f790_0;
v0xc00db0_0 .alias "write_data", 31 0, v0xc0f640_0;
L_0xc10e40 .array/port v0xc00ad0, L_0xc11090;
L_0xc10ee0 .concat [ 32 1 0 0], v0xc00f20_0, C4<0>;
L_0xc11090 .arith/sub 33, L_0xc10ee0, C4<000000000000100000000000000000000>;
L_0xc111d0 .functor MUXZ 32, L_0xc10e40, v0xc016c0_0, v0xc01340_0, C4<>;
L_0xc112c0 .array/port v0xc00ad0, L_0xc11490;
L_0xc11360 .concat [ 32 1 0 0], v0xc056a0_0, C4<0>;
L_0xc11490 .arith/sub 33, L_0xc11360, C4<000000000000100000000000000000000>;
S_0xbff640 .scope module, "wb" "wb_reg" 5 313, 16 1, S_0xbfd920;
 .timescale 0 0;
v0xbff780_0 .var "aluout", 31 0;
v0xbff850_0 .alias "aluoutm", 31 0, v0xc0c530_0;
v0xbff8d0_0 .alias "clk", 0 0, v0xc0fa60_0;
v0xbff970_0 .var "jumplink", 0 0;
v0xbffa50_0 .alias "jumplinkm", 0 0, v0xc0d180_0;
v0xbffad0_0 .var "memtoreg", 0 0;
v0xbffb50_0 .alias "memtoregm", 0 0, v0xc0d8c0_0;
v0xbffc00_0 .var "pcplus4", 31 0;
v0xbffcb0_0 .alias "pcplus4m", 31 0, v0xc0dd00_0;
v0xbffd30_0 .var "rd", 31 0;
v0xbffde0_0 .alias "rdm", 31 0, v0xc0e670_0;
v0xbffe60_0 .var "regwrite", 0 0;
v0xbfff10_0 .alias "regwritem", 0 0, v0xc0eb60_0;
v0xbfffc0_0 .var "writereg", 4 0;
v0xc000f0_0 .alias "writeregm", 4 0, v0xc0fb20_0;
E_0xbff730 .event posedge, v0xbff8d0_0;
S_0xbff220 .scope module, "mux_wb" "mux" 5 328, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xbff380_0 .alias "in1", 31 0, v0xc0c5b0_0;
v0xbff440_0 .alias "in2", 31 0, v0xc0e480_0;
v0xbff4e0_0 .var "out", 31 0;
v0xbff590_0 .alias "select", 0 0, v0xc0d7e0_0;
E_0xbff310 .event edge, v0xbff590_0, v0xbff380_0, v0xbff440_0;
S_0xbfee40 .scope module, "mux_wb2" "mux" 5 332, 3 1, S_0xbfd920;
 .timescale 0 0;
v0xbfef70_0 .alias "in1", 31 0, v0xc0eda0_0;
v0xbff030_0 .alias "in2", 31 0, v0xc0e110_0;
v0xbff0d0_0 .var "out", 31 0;
v0xbff170_0 .alias "select", 0 0, v0xc0d250_0;
E_0xbfdee0 .event edge, v0xbff170_0, v0xbfef70_0, v0xbff030_0;
S_0xbfda80 .scope module, "hazard" "hazard" 5 341, 17 4, S_0xbfd920;
 .timescale 0 0;
v0xbfdc60_0 .alias "BranchD", 0 0, v0xc0c820_0;
v0xbfdd20_0 .var "FlushE", 0 0;
v0xbfddc0_0 .var "ForwardAD", 0 0;
v0xbfde60_0 .var "ForwardAE", 1 0;
v0xbfdf10_0 .var "ForwardBD", 0 0;
v0xbfdfb0_0 .var "ForwardBE", 1 0;
v0xbfe050_0 .alias "MemtoRegE", 0 0, v0xc0d660_0;
v0xbfe0f0_0 .alias "MemtoRegM", 0 0, v0xc0d8c0_0;
v0xbfe1e0_0 .alias "RegWriteE", 0 0, v0xc0eae0_0;
v0xbfe280_0 .alias "RegWriteM", 0 0, v0xc0eb60_0;
v0xbfe380_0 .alias "RegWriteW", 0 0, v0xc0e8f0_0;
v0xbfe420_0 .alias "RsD", 4 0, v0xc0ee20_0;
v0xbfe530_0 .alias "RsE", 4 0, v0xc0ec30_0;
v0xbfe5d0_0 .alias "RtD", 4 0, v0xc0ed00_0;
v0xbfe6f0_0 .alias "RtE", 4 0, v0xc0f0d0_0;
v0xbfe790_0 .var "StallD", 0 0;
v0xbfe650_0 .var "StallF", 0 0;
v0xbfe8e0_0 .alias "WriteRegE", 4 0, v0xc0f710_0;
v0xbfea00_0 .alias "WriteRegM", 4 0, v0xc0fb20_0;
v0xbfea80_0 .alias "WriteRegW", 4 0, v0xc0f8e0_0;
v0xbfe960_0 .var "branchstall", 0 0;
v0xbfebb0_0 .var "branchstall_1", 0 0;
v0xbfeb00_0 .var "branchstall_2", 0 0;
v0xbfecf0_0 .var "lwstall", 0 0;
v0xbfec50_0 .alias "syscall", 0 0, v0xc0fba0_0;
E_0xbfdb70/0 .event edge, v0xbfe6f0_0, v0xbfe420_0, v0xbfe5d0_0, v0xbfe050_0;
E_0xbfdb70/1 .event edge, v0xbfdc60_0, v0xbfe1e0_0, v0xbfe8e0_0, v0xbfe0f0_0;
E_0xbfdb70/2 .event edge, v0xbfea00_0, v0xbfebb0_0, v0xbfeb00_0, v0xbfecf0_0;
E_0xbfdb70/3 .event edge, v0xbfe960_0, v0xbfec50_0, v0xbfe280_0, v0xbfe530_0;
E_0xbfdb70/4 .event edge, v0xbfea80_0, v0xbfe380_0;
E_0xbfdb70 .event/or E_0xbfdb70/0, E_0xbfdb70/1, E_0xbfdb70/2, E_0xbfdb70/3, E_0xbfdb70/4;
    .scope S_0xbba080;
T_0 ;
    %wait E_0xbc66d0;
    %load/v 8, v0xbfccd0_0, 1;
    %inv 8, 1;
    %jmp/0  T_0.0, 8;
    %load/v 9, v0xb74df0_0, 32;
    %jmp/1  T_0.2, 8;
T_0.0 ; End of true expr.
    %load/v 41, v0xbfcb90_0, 32;
    %jmp/0  T_0.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_0.2;
T_0.1 ;
    %mov 9, 41, 32; Return false value
T_0.2 ;
    %set/v v0xbfcc30_0, 9, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xbcecb0;
T_1 ;
    %wait E_0xbb9780;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v0xbfd0e0_0, 4;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 4;
T_1.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xbfcf00_0, 8, 4;
    %load/v 8, v0xbfd1a0_0, 26; Select 26 out of 32 bits
    %mov 34, 0, 2;
    %set/v v0xbfcf80_0, 8, 28;
    %load/v 8, v0xbfcf80_0, 28;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %set/v v0xbfcf80_0, 8, 28;
    %load/v 8, v0xbfcf80_0, 28;
    %load/v 36, v0xbfcf00_0, 4;
    %set/v v0xbfd030_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xbaf3c0;
T_2 ;
    %movi 8, 202375176, 32;
    %set/v v0xbfd510_0, 8, 32;
    %end;
    .thread T_2;
    .scope S_0xbaf3c0;
T_3 ;
    %movi 8, 4194412, 32;
    %set/v v0xbfd490_0, 8, 32;
    %end;
    .thread T_3;
    .scope S_0xbaf3c0;
T_4 ;
    %movi 8, 4194412, 32;
    %set/v v0xbfd3c0_0, 8, 32;
    %end;
    .thread T_4;
    .scope S_0xbaf3c0;
T_5 ;
    %set/v v0xbfd5c0_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0xbaf3c0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0xbad330;
T_7 ;
    %wait E_0xbfd000;
    %load/v 8, v0xbfd870_0, 1;
    %inv 8, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0xbfd690_0, 5;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 14, v0xbfd730_0, 5;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 14, 5; Return false value
T_7.2 ;
    %set/v v0xbfd7d0_0, 9, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xc0b920;
T_8 ;
    %wait E_0xc0ba10;
    %load/v 8, v0xc0bc60_0, 1;
    %inv 8, 1;
    %jmp/0  T_8.0, 8;
    %load/v 9, v0xc0ba60_0, 32;
    %jmp/1  T_8.2, 8;
T_8.0 ; End of true expr.
    %load/v 41, v0xc0bb30_0, 32;
    %jmp/0  T_8.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_8.2;
T_8.1 ;
    %mov 9, 41, 32; Return false value
T_8.2 ;
    %set/v v0xc0bbb0_0, 9, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xc0b800;
T_9 ;
    %wait E_0xc03340;
    %ix/load 1, 28, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0xc0c060_0, 4;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 4;
T_9.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xc0bee0_0, 8, 4;
    %load/v 8, v0xc0c120_0, 26; Select 26 out of 32 bits
    %mov 34, 0, 2;
    %set/v v0xc0bf60_0, 8, 28;
    %load/v 8, v0xc0bf60_0, 28;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 28;
    %set/v v0xc0bf60_0, 8, 28;
    %load/v 8, v0xc0bf60_0, 28;
    %load/v 36, v0xc0bee0_0, 4;
    %set/v v0xc0bfe0_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xc0b3b0;
T_10 ;
    %wait E_0xc0b4a0;
    %load/v 8, v0xc0b700_0, 1;
    %inv 8, 1;
    %jmp/0  T_10.0, 8;
    %load/v 9, v0xc0b510_0, 32;
    %jmp/1  T_10.2, 8;
T_10.0 ; End of true expr.
    %load/v 41, v0xc0b5d0_0, 32;
    %jmp/0  T_10.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_10.2;
T_10.1 ;
    %mov 9, 41, 32; Return false value
T_10.2 ;
    %set/v v0xc0b650_0, 9, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xc0b010;
T_11 ;
    %movi 8, 4194352, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc0b280_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0xc0b010;
T_12 ;
    %wait E_0xc0b100;
    %load/v 8, v0xc0b300_0, 1;
    %inv 8, 1;
    %jmp/0  T_12.0, 8;
    %load/v 9, v0xc0b130_0, 32;
    %jmp/1  T_12.2, 8;
T_12.0 ; End of true expr.
    %load/v 41, v0xc0b200_0, 32;
    %jmp/0  T_12.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_12.2;
T_12.1 ;
    %mov 9, 41, 32; Return false value
T_12.2 ;
    %set/v v0xc0b280_0, 9, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xc0ac50;
T_13 ;
    %movi 8, 4194352, 32;
    %set/v v0xc0ae80_0, 8, 32;
    %end;
    .thread T_13;
    .scope S_0xc0ac50;
T_14 ;
    %wait E_0xbff730;
    %load/v 8, v0xc0af30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %inv 4, 1;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0xc0ade0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc0ae80_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xc0ae80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc0ae80_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xc079b0;
T_15 ;
    %vpi_call 7 12 "$readmemh", "hello.v", v0xc08370;
    %end;
    .thread T_15;
    .scope S_0xc079b0;
T_16 ;
    %wait E_0xc07aa0;
    %load/v 40, v0xc0ab00_0, 30;
    %mov 70, 0, 1;
    %mov 71, 0, 1;
    %subi 40, 1048576, 32;
    %ix/get/s 3, 40, 32;
    %load/av 8, v0xc08370, 32;
    %set/v v0xc0aba0_0, 8, 32;
    %vpi_call 7 18 "$display", "Read Address: %x, regout = %x", v0xc0ab00_0, v0xc0aba0_0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xc07790;
T_17 ;
    %wait E_0xc04980;
    %load/v 8, v0xc07880_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0xc07900_0, 8, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xc072d0;
T_18 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc074c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc07540_0, 0, 0;
    %end;
    .thread T_18;
    .scope S_0xc072d0;
T_19 ;
    %wait E_0xbff730;
    %vpi_call 9 17 "$display", $time, " id posedgewrite ";
    %load/v 8, v0xc07710_0, 1;
    %inv 8, 1;
    %load/v 9, v0xc07440_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0xc07690_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc074c0_0, 0, 8;
    %load/v 8, v0xc07610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc07540_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xc07710_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0xc074c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc074c0_0, 0, 8;
    %load/v 8, v0xc07540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc07540_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %load/v 8, v0xc07440_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.4, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc074c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc07540_0, 0, 0;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xc06690;
T_20 ;
    %set/v v0xc06d20_0, 0, 2;
    %set/v v0xc06910_0, 0, 1;
    %set/v v0xc06840_0, 0, 1;
    %set/v v0xc06ac0_0, 0, 1;
    %set/v v0xc06b70_0, 0, 1;
    %set/v v0xc067c0_0, 0, 3;
    %set/v v0xc06dd0_0, 0, 1;
    %set/v v0xc06410_0, 0, 1;
    %set/v v0xc06c70_0, 0, 1;
    %set/v v0xc06990_0, 0, 1;
    %set/v v0xc06a40_0, 0, 1;
    %set/v v0xc07160_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xc06690;
T_21 ;
    %wait E_0xc000c0;
    %set/v v0xc06d20_0, 0, 2;
    %set/v v0xc06910_0, 0, 1;
    %set/v v0xc06840_0, 0, 1;
    %set/v v0xc06ac0_0, 0, 1;
    %set/v v0xc06b70_0, 0, 1;
    %set/v v0xc067c0_0, 0, 3;
    %set/v v0xc06dd0_0, 0, 1;
    %set/v v0xc06410_0, 0, 1;
    %set/v v0xc06c70_0, 0, 1;
    %set/v v0xc06990_0, 0, 1;
    %set/v v0xc06a40_0, 0, 1;
    %set/v v0xc07160_0, 0, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 8, v0xc06f00_0, 6;
    %jmp T_21.1;
T_21.0 ;
    %mov 8, 2, 6;
T_21.1 ;
; Save base=8 wid=6 in lookaside.
    %set/v v0xc06fb0_0, 8, 6;
    %load/v 8, v0xc06f00_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %set/v v0xc06e80_0, 8, 6;
    %vpi_call 10 56 "$display", $time, " control module: instruction being decoded: %x", v0xc06f00_0;
    %load/v 8, v0xc06fb0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_21.9, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_21.10, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_21.11, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_21.12, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_21.13, 6;
    %vpi_call 10 212 "$display", "%b: That's not a supported instruction!", v0xc06fb0_0;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.2 ;
    %vpi_call 10 59 "$display", "%b: ADDI", v0xc06fb0_0;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.3 ;
    %vpi_call 10 66 "$display", "%b: ORI", v0xc06fb0_0;
    %movi 8, 1, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %set/v v0xc06990_0, 0, 1;
    %jmp T_21.15;
T_21.4 ;
    %vpi_call 10 74 "$display", "%b: LW", v0xc06fb0_0;
    %set/v v0xc06ac0_0, 1, 1;
    %set/v v0xc06b70_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.5 ;
    %vpi_call 10 83 "$display", "%b: SW", v0xc06fb0_0;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06c70_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.6 ;
    %vpi_call 10 90 "$display", "%b: BEQ", v0xc06fb0_0;
    %set/v v0xc06840_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.7 ;
    %vpi_call 10 96 "$display", "%b: BNE", v0xc06fb0_0;
    %set/v v0xc06840_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.8 ;
    %vpi_call 10 102 "$display", "%b: J", v0xc06fb0_0;
    %set/v v0xc06910_0, 1, 1;
    %jmp T_21.15;
T_21.9 ;
    %vpi_call 10 106 "$display", "%b: JAL", v0xc06fb0_0;
    %set/v v0xc06910_0, 1, 1;
    %set/v v0xc06990_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0xc06d20_0, 8, 2;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.15;
T_21.10 ;
    %vpi_call 10 114 "$display", "%b: ADDIU", v0xc06fb0_0;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.11 ;
    %vpi_call 10 121 "$display", "%b: SLTIU", v0xc06fb0_0;
    %set/v v0xc067c0_0, 1, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.12 ;
    %vpi_call 10 128 "$display", "%b: LUI", v0xc06fb0_0;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %set/v v0xc06410_0, 1, 1;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.15;
T_21.13 ;
    %vpi_call 10 135 "$display", "Special instruction detected: %x", v0xc06f00_0;
    %vpi_call 10 136 "$display", "%b: SPECIAL", v0xc06fb0_0;
    %set/v v0xc06910_0, 0, 1;
    %load/v 8, v0xc06e80_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_21.16, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_21.17, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_21.18, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_21.19, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_21.20, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_21.21, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_21.22, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_21.23, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_21.24, 6;
    %vpi_call 10 206 "$display", "funct: %b: That's not a supported funct!", v0xc06e80_0;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.26;
T_21.16 ;
    %vpi_call 10 140 "$display", "funct: %b: ADD", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.17 ;
    %vpi_call 10 146 "$display", "%b: ADDU", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %movi 8, 2, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.18 ;
    %vpi_call 10 152 "$display", "funct: %b: SUB", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %movi 8, 6, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.19 ;
    %vpi_call 10 158 "$display", "funct: %b: AND", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %set/v v0xc067c0_0, 0, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.20 ;
    %vpi_call 10 164 "$display", "funct: %b: OR", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %movi 8, 1, 3;
    %set/v v0xc067c0_0, 8, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.21 ;
    %vpi_call 10 170 "$display", "funct: %b: SLT", v0xc06e80_0;
    %movi 8, 1, 2;
    %set/v v0xc06d20_0, 8, 2;
    %set/v v0xc067c0_0, 1, 3;
    %set/v v0xc06dd0_0, 1, 1;
    %jmp T_21.26;
T_21.22 ;
    %vpi_call 10 176 "$display", "funct: %b: JR", v0xc06e80_0;
    %set/v v0xc06a40_0, 1, 1;
    %jmp T_21.26;
T_21.23 ;
    %vpi_call 10 180 "$display", "funct: %b: NOP", v0xc06e80_0;
    %jmp T_21.26;
T_21.24 ;
    %vpi_call 10 183 "$display", "Syscall: vreg == %x", v0xc07030_0;
    %set/v v0xc07160_0, 1, 1;
    %vpi_call 10 186 "$display", "Syscall Wait", $time;
    %delay 40, 0;
    %vpi_call 10 188 "$display", "Syscall Start", $time;
    %set/v v0xc07160_0, 0, 1;
    %load/v 8, v0xc07030_0, 32;
    %cmpi/u 8, 4, 32;
    %jmp/1 T_21.27, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_21.28, 6;
    %vpi_call 10 200 "$display", "vreg = %x, Syscall, but not a supported one!", v0xc07030_0;
    %set/v v0xc06910_0, 0, 1;
    %jmp T_21.30;
T_21.27 ;
    %vpi_call 10 193 "$display", "syscall puts %s", v0xc070b0_0;
    %jmp T_21.30;
T_21.28 ;
    %vpi_call 10 196 "$display", "syscall exit";
    %vpi_call 10 197 "$finish";
    %jmp T_21.30;
T_21.30 ;
    %jmp T_21.26;
T_21.26 ;
    %jmp T_21.15;
T_21.15 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xc05360;
T_22 ;
    %wait E_0xc055b0;
    %ix/getv 3, v0xc05af0_0;
    %load/av 8, v0xc05d00, 32;
    %set/v v0xc05850_0, 8, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0xc05360;
T_23 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0xc05d00, 0, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0xc05d00, 0, 32;
    %set/v v0xc05850_0, 0, 32;
    %set/v v0xc05900_0, 0, 32;
    %set/v v0xc06390_0, 0, 32;
    %set/v v0xc056a0_0, 0, 32;
    %set/v v0xc05850_0, 0, 32;
    %set/v v0xc05900_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0xc05360;
T_24 ;
    %wait E_0xbff730;
    %load/v 8, v0xc05c80_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0xc064b0_0, 32;
    %ix/getv 3, v0xc06530_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xc05d00, 8, 32;
t_0 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xc05360;
T_25 ;
    %wait E_0xc05450;
    %load/v 8, v0xc06530_0, 5;
    %load/v 13, v0xc05af0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_25.0, 4;
    %load/v 8, v0xc064b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05850_0, 0, 8;
    %ix/getv 3, v0xc05be0_0;
    %load/av 8, v0xc05d00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05900_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0xc06530_0, 5;
    %load/v 13, v0xc05be0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_25.2, 4;
    %ix/getv 3, v0xc05af0_0;
    %load/av 8, v0xc05d00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05850_0, 0, 8;
    %load/v 8, v0xc064b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05900_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %ix/getv 3, v0xc05af0_0;
    %load/av 8, v0xc05d00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05850_0, 0, 8;
    %ix/getv 3, v0xc05be0_0;
    %load/av 8, v0xc05d00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc05900_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xc05d00, 32;
    %set/v v0xc06390_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xc05d00, 32;
    %set/v v0xc056a0_0, 8, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xc04f90;
T_26 ;
    %wait E_0xc05080;
    %load/v 8, v0xc05280_0, 1;
    %inv 8, 1;
    %jmp/0  T_26.0, 8;
    %load/v 9, v0xc050b0_0, 32;
    %jmp/1  T_26.2, 8;
T_26.0 ; End of true expr.
    %load/v 41, v0xc05180_0, 32;
    %jmp/0  T_26.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_26.2;
T_26.1 ;
    %mov 9, 41, 32; Return false value
T_26.2 ;
    %set/v v0xc05200_0, 9, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0xc04b80;
T_27 ;
    %wait E_0xc04c70;
    %load/v 8, v0xc04eb0_0, 1;
    %inv 8, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0xc04ce0_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0xc04db0_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %set/v v0xc04e30_0, 9, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xc04760;
T_28 ;
    %wait E_0xc04330;
    %load/v 8, v0xc049b0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.0, 4;
    %load/x1p 56, v0xc049b0_0, 1;
    %jmp T_28.1;
T_28.0 ;
    %mov 56, 2, 1;
T_28.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04ae0_0, 0, 8;
    %load/v 8, v0xc04ae0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04a30_0, 0, 8;
    %load/v 8, v0xc04a30_0, 32;
    %load/v 40, v0xc04900_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04880_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xc044f0;
T_29 ;
    %wait E_0xc041d0;
    %load/v 8, v0xc046e0_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_29.0, 4;
    %load/x1p 56, v0xc04660_0, 1;
    %jmp T_29.1;
T_29.0 ;
    %mov 56, 2, 1;
T_29.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc045e0_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xc02f50;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03a20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc035f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc036f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03160_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc03d90_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xc03040_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc040a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc04200_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc039a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc037f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03470_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0xc02f50;
T_31 ;
    %wait E_0xbff730;
    %load/v 8, v0xc033f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0xc04020_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03ed0_0, 0, 8;
    %load/v 8, v0xc03670_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc035f0_0, 0, 8;
    %load/v 8, v0xc03770_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc036f0_0, 0, 8;
    %load/v 8, v0xc03210_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03160_0, 0, 8;
    %load/v 8, v0xc03d10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc03d90_0, 0, 8;
    %load/v 8, v0xc030e0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xc03040_0, 0, 8;
    %load/v 8, v0xc03b10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03870_0, 0, 8;
    %load/v 8, v0xc03c60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03a20_0, 0, 8;
    %load/v 8, v0xc04280_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04370_0, 0, 8;
    %load/v 8, v0xc03f50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc040a0_0, 0, 8;
    %load/v 8, v0xc04120_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc04200_0, 0, 8;
    %load/v 8, v0xc03b90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc039a0_0, 0, 8;
    %load/v 8, v0xc03920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc037f0_0, 0, 8;
    %load/v 8, v0xc03570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03470_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc035f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc036f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03160_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc03d90_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0xc03040_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc03a20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc04370_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc040a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc04200_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc039a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc037f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc03470_0, 0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xc02b20;
T_32 ;
    %wait E_0xc02c10;
    %load/v 8, v0xc02ed0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_32.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_32.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_32.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux";
    %jmp T_32.4;
T_32.0 ;
    %load/v 8, v0xc02c70_0, 5;
    %set/v v0xc02e20_0, 8, 5;
    %jmp T_32.4;
T_32.1 ;
    %load/v 8, v0xc02d20_0, 5;
    %set/v v0xc02e20_0, 8, 5;
    %jmp T_32.4;
T_32.2 ;
    %load/v 8, v0xc02da0_0, 5;
    %set/v v0xc02e20_0, 8, 5;
    %jmp T_32.4;
T_32.4 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xc02610;
T_33 ;
    %wait E_0xc02700;
    %load/v 8, v0xc02a70_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_33.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_33.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_33.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux";
    %jmp T_33.4;
T_33.0 ;
    %load/v 8, v0xc02760_0, 32;
    %set/v v0xc029c0_0, 8, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/v 8, v0xc027e0_0, 32;
    %set/v v0xc029c0_0, 8, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/v 8, v0xc028b0_0, 32;
    %set/v v0xc029c0_0, 8, 32;
    %jmp T_33.4;
T_33.4 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xc02150;
T_34 ;
    %wait E_0xc02240;
    %load/v 8, v0xc02590_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_34.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_34.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux";
    %jmp T_34.4;
T_34.0 ;
    %load/v 8, v0xc022a0_0, 32;
    %set/v v0xc02490_0, 8, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/v 8, v0xc02360_0, 32;
    %set/v v0xc02490_0, 8, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/v 8, v0xc02410_0, 32;
    %set/v v0xc02490_0, 8, 32;
    %jmp T_34.4;
T_34.4 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0xc01d40;
T_35 ;
    %wait E_0xc01e30;
    %load/v 8, v0xc020a0_0, 1;
    %inv 8, 1;
    %jmp/0  T_35.0, 8;
    %load/v 9, v0xc01ea0_0, 32;
    %jmp/1  T_35.2, 8;
T_35.0 ; End of true expr.
    %load/v 41, v0xc01f70_0, 32;
    %jmp/0  T_35.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_35.2;
T_35.1 ;
    %mov 9, 41, 32; Return false value
T_35.2 ;
    %set/v v0xc01ff0_0, 9, 32;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xc019d0;
T_36 ;
    %wait E_0xc01ac0;
    %load/v 8, v0xc01af0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_36.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_36.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_36.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_36.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_36.4, 6;
    %vpi_call 13 22 "$display", "That's not a supported ALUop!";
    %jmp T_36.6;
T_36.0 ;
    %load/v 8, v0xc01c20_0, 32;
    %load/v 40, v0xc01cc0_0, 32;
    %and 8, 40, 32;
    %set/v v0xc01b70_0, 8, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/v 8, v0xc01c20_0, 32;
    %load/v 40, v0xc01cc0_0, 32;
    %or 8, 40, 32;
    %set/v v0xc01b70_0, 8, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/v 8, v0xc01c20_0, 32;
    %load/v 40, v0xc01cc0_0, 32;
    %add 8, 40, 32;
    %set/v v0xc01b70_0, 8, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/v 8, v0xc01c20_0, 32;
    %load/v 40, v0xc01cc0_0, 32;
    %sub 8, 40, 32;
    %set/v v0xc01b70_0, 8, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/v 8, v0xc01c20_0, 32;
    %load/v 40, v0xc01cc0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_36.7, 5;
    %load/v 8, v0xc01c20_0, 32;
    %set/v v0xc01b70_0, 8, 32;
    %jmp T_36.8;
T_36.7 ;
    %load/v 8, v0xc01cc0_0, 32;
    %set/v v0xc01b70_0, 8, 32;
T_36.8 ;
    %jmp T_36.6;
T_36.6 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xc00e30;
T_37 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc00f20_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc01870_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc015c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc011f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc01340_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc01870_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc01490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc010f0_0, 0, 0;
    %end;
    .thread T_37;
    .scope S_0xc00e30;
T_38 ;
    %wait E_0xbff730;
    %load/v 8, v0xc01640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc015c0_0, 0, 8;
    %load/v 8, v0xc012c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc011f0_0, 0, 8;
    %load/v 8, v0xc01410_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc01340_0, 0, 8;
    %load/v 8, v0xc00fa0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc00f20_0, 0, 8;
    %load/v 8, v0xc017f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc016c0_0, 0, 8;
    %load/v 8, v0xc01740_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xc01870_0, 0, 8;
    %load/v 8, v0xc01540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xc01490_0, 0, 8;
    %load/v 8, v0xc01170_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc010f0_0, 0, 8;
    %jmp T_38;
    .thread T_38;
    .scope S_0xc001a0;
T_39 ;
    %vpi_call 15 14 "$readmemh", "hello.v", v0xc00ad0;
    %end;
    .thread T_39;
    .scope S_0xc001a0;
T_40 ;
    %wait E_0xbff730;
    %load/v 8, v0xc009d0_0, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0xc00db0_0, 32;
    %load/v 40, v0xc00820_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc00ad0, 0, 8;
t_1 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xbff640;
T_41 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbff780_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbffd30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbffe60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbffad0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xbfffc0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbffc00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbff970_0, 0, 0;
    %end;
    .thread T_41;
    .scope S_0xbff640;
T_42 ;
    %wait E_0xbff730;
    %vpi_call 16 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0xbff850_0, v0xbff780_0;
    %load/v 8, v0xbfff10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbffe60_0, 0, 8;
    %load/v 8, v0xbffb50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbffad0_0, 0, 8;
    %load/v 8, v0xbff850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbff780_0, 0, 8;
    %load/v 8, v0xbffde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbffd30_0, 0, 8;
    %load/v 8, v0xc000f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xbfffc0_0, 0, 8;
    %load/v 8, v0xbffcb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xbffc00_0, 0, 8;
    %load/v 8, v0xbffa50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xbff970_0, 0, 8;
    %jmp T_42;
    .thread T_42;
    .scope S_0xbff220;
T_43 ;
    %wait E_0xbff310;
    %load/v 8, v0xbff590_0, 1;
    %inv 8, 1;
    %jmp/0  T_43.0, 8;
    %load/v 9, v0xbff380_0, 32;
    %jmp/1  T_43.2, 8;
T_43.0 ; End of true expr.
    %load/v 41, v0xbff440_0, 32;
    %jmp/0  T_43.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_43.2;
T_43.1 ;
    %mov 9, 41, 32; Return false value
T_43.2 ;
    %set/v v0xbff4e0_0, 9, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xbfee40;
T_44 ;
    %wait E_0xbfdee0;
    %load/v 8, v0xbff170_0, 1;
    %inv 8, 1;
    %jmp/0  T_44.0, 8;
    %load/v 9, v0xbfef70_0, 32;
    %jmp/1  T_44.2, 8;
T_44.0 ; End of true expr.
    %load/v 41, v0xbff030_0, 32;
    %jmp/0  T_44.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_44.2;
T_44.1 ;
    %mov 9, 41, 32; Return false value
T_44.2 ;
    %set/v v0xbff0d0_0, 9, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xbfda80;
T_45 ;
    %set/v v0xbfecf0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0xbfda80;
T_46 ;
    %set/v v0xbfe960_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0xbfda80;
T_47 ;
    %set/v v0xbfebb0_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0xbfda80;
T_48 ;
    %set/v v0xbfeb00_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0xbfda80;
T_49 ;
    %set/v v0xbfe650_0, 0, 1;
    %set/v v0xbfe790_0, 0, 1;
    %set/v v0xbfddc0_0, 0, 1;
    %set/v v0xbfdf10_0, 0, 1;
    %set/v v0xbfde60_0, 0, 2;
    %set/v v0xbfdfb0_0, 0, 2;
    %set/v v0xbfdd20_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0xbfda80;
T_50 ;
    %wait E_0xbfdb70;
    %load/v 8, v0xbfe6f0_0, 5;
    %load/v 13, v0xbfe420_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe6f0_0, 5;
    %load/v 14, v0xbfe5d0_0, 5;
    %cmp/u 9, 14, 5;
    %or 8, 4, 1;
    %load/v 9, v0xbfe050_0, 1;
    %and 8, 9, 1;
    %set/v v0xbfecf0_0, 8, 1;
    %load/v 8, v0xbfdc60_0, 1;
    %load/v 9, v0xbfe1e0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe8e0_0, 5;
    %load/v 14, v0xbfe420_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0xbfe8e0_0, 5;
    %load/v 15, v0xbfe5d0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0xbfebb0_0, 8, 1;
    %load/v 8, v0xbfdc60_0, 1;
    %load/v 9, v0xbfe0f0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfea00_0, 5;
    %load/v 14, v0xbfe420_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0xbfea00_0, 5;
    %load/v 15, v0xbfe5d0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0xbfeb00_0, 8, 1;
    %load/v 8, v0xbfebb0_0, 1;
    %load/v 9, v0xbfeb00_0, 1;
    %or 8, 9, 1;
    %set/v v0xbfe960_0, 8, 1;
    %load/v 8, v0xbfecf0_0, 1;
    %load/v 9, v0xbfe960_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0xbfec50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_50.0, 8;
    %set/v v0xbfe650_0, 1, 1;
    %set/v v0xbfe790_0, 1, 1;
    %set/v v0xbfdd20_0, 1, 1;
    %jmp T_50.1;
T_50.0 ;
    %set/v v0xbfe650_0, 0, 1;
    %set/v v0xbfe790_0, 0, 1;
    %set/v v0xbfdd20_0, 0, 1;
T_50.1 ;
    %load/v 8, v0xbfe420_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe420_0, 5;
    %load/v 14, v0xbfea00_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe280_0, 1;
    %and 8, 9, 1;
    %set/v v0xbfddc0_0, 8, 1;
    %load/v 8, v0xbfe5d0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe5d0_0, 5;
    %load/v 14, v0xbfea00_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe280_0, 1;
    %and 8, 9, 1;
    %set/v v0xbfdf10_0, 8, 1;
    %load/v 8, v0xbfe530_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe530_0, 5;
    %load/v 14, v0xbfea00_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe280_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.2, 8;
    %movi 8, 2, 2;
    %set/v v0xbfde60_0, 8, 2;
    %jmp T_50.3;
T_50.2 ;
    %load/v 8, v0xbfe530_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe530_0, 5;
    %load/v 14, v0xbfea80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe380_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.4, 8;
    %movi 8, 1, 2;
    %set/v v0xbfde60_0, 8, 2;
    %jmp T_50.5;
T_50.4 ;
    %set/v v0xbfde60_0, 0, 2;
T_50.5 ;
T_50.3 ;
    %load/v 8, v0xbfe6f0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe6f0_0, 5;
    %load/v 14, v0xbfea00_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe280_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.6, 8;
    %movi 8, 2, 2;
    %set/v v0xbfdfb0_0, 8, 2;
    %jmp T_50.7;
T_50.6 ;
    %load/v 8, v0xbfe6f0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xbfe6f0_0, 5;
    %load/v 14, v0xbfea80_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xbfe380_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_50.8, 8;
    %movi 8, 1, 2;
    %set/v v0xbfdfb0_0, 8, 2;
    %jmp T_50.9;
T_50.8 ;
    %set/v v0xbfdfb0_0, 0, 2;
T_50.9 ;
T_50.7 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xbfd920;
T_51 ;
    %set/v v0xc0fc70_0, 1, 5;
    %end;
    .thread T_51;
    .scope S_0xbfd920;
T_52 ;
    %end;
    .thread T_52;
    .scope S_0xbfd920;
T_53 ;
    %wait E_0xbfda10;
    %vpi_call 5 134 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0xc0db30_0, v0xc0ff20_0, v0xc0c5b0_0, v0xc0e480_0, v0xc0d7e0_0, v0xc0d250_0;
    %vpi_call 5 136 "$display", $time, "cpudisplay: instrD = %x", v0xc0fe10_0;
    %vpi_call 5 137 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0xc0efc0_0, v0xc0f420_0;
    %vpi_call 5 138 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0xc0e1e0_0, v0xc0e010_0;
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0xc0e3b0_0, v0xc0e260_0;
    %vpi_call 5 140 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0xc0fe10_0, 21, 5>, &PV<v0xc0fe10_0, 16, 5>;
    %vpi_call 5 141 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0xc0f150_0, v0xc0eef0_0, &PV<v0xc0fe10_0, 0, 16>;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xbd0980;
T_54 ;
    %set/v v0xc0fcf0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0xbd0980;
T_55 ;
    %load/v 8, v0xc0fcf0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xc0fcf0_0, 0, 8;
    %delay 5, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0xbd0980;
T_56 ;
    %delay 250, 0;
    %vpi_call 4 14 "$finish";
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./add4.v";
    "./id_reg.v";
    "./control.v";
    "./registers.v";
    "./ex_reg.v";
    "./ALU.v";
    "./mem_reg.v";
    "./data_memory.v";
    "./wb_reg.v";
    "./hazard_unit.v";
