parallel, there exist the multiple-peak NDR 
characteristics. Because each peak current could be 
effectively controlled by the corresponding Vgg 
voltage, we will design the new-generation low power 
multiple-valued logic circuit using this special 
characteristic. 
英文關鍵詞： negative differential resistance (NDR) devices, CMOS 
or BiCMOS process, high-frequency divider circuit, 
low-power multiple-valued logic circuit 
 
 2
以混沌現象為基礎的高頻除頻器電路與低功率多值邏輯電路之設計與應用 
Design and Application of High-Frequency Chaos-Based Frequency Divider and 
Low-Power Multiple-Valued Logic Circuit 
計畫編號：NSC99-2221-E-415-016 
執行期間：99 年 8 月 1 日 至 100 年 7 月 31 日 
主持人：甘廣宙  國立嘉義大學 電機系教授 
計畫參與人員：吳炳鋒、張煌輝研究生 
 
一、 中文摘要 
本計畫的目標在於利用金氧半場效電晶體
(MOSFET)與異質接面雙載子電晶體(HBT)的組
合來構建多種不同形式的Λ型與N型的負微分電
阻(NDR)元件，在此計畫中我們按其結構分別稱
之為【MOS-NDR】元件、【MOS-HBT-NDR】
元件、【HBT-MOS-NDR】、與【HBT-NDR】
元件。其電流-電壓特性曲線與傳統負微分電阻
元件-共振穿透二極體 (RTD)相比較，其電流-電
壓特性曲線具有較佳的調變性，且可由外加電壓
控制其峰值電流(peak current)，且最大的優點為
可與目前晶片設計製作中心 (CIC)所提供的
CMOS製程或BiCMOS製程相配合，將相關元件
與應用電路相整合於同一矽晶片上，達到積體電
路化(IC)與系統晶片化(SoC)的目標。 
我們研究的重要主題為以混沌現象為基礎
的高頻除頻器電路與低功率多值邏輯電路之設
計與應用，兩年內我們要研究與製作數種不同形
式的高頻除頻器電路架構，比較其優缺點。並利
用將負微分電阻電路積體串聯或並聯，設計多峰
值電流-電壓特性的效果，因為每一峰值電流可
由對應的 Vgg 電壓的大小來控制，我們將利用
此特殊特性來設計新一代低功率多值邏輯電路。 
英文摘要 
The purpose of this project is to construct 
various Λ-type and N-type negative differential 
resistance (NDR) devices using the combination 
of the metal-oxide-semiconductor field-effect- 
transistor (MOS) and hetero-junction bipolar 
transistor (HBT). We regard these devices as 
MOS-NDR, MOS-HBT-NDR, HBT-MOS-NDR, 
and HBT-NDR, respectively. Compared to the 
traditional NDR device such as resonant tunneling 
diode (RTD), we can easy modulate the combined 
current-voltage (I-V) characteristic and each peak 
current by the applied voltage. The great advantage 
of these circuits is that we can integrate with other 
devices and circuits using the CMOS and 
BiCMOS process provided by CIC to achieve the 
system-on-a-chip (SoC). 
The aim of this research is focused on the 
chaos-based high frequency divider circuit and 
low power multiple-valued logic circuit. We will 
investigate and fabricate severla different type of 
frequency dividers. When we connect NDR circuit 
in series or parallel, there exist the multiple-peak 
NDR characteristics. Because each peak current 
could be effectively controlled by the 
corresponding Vgg voltage, we will design the 
new-generation low power multiple-valued logic 
circuit using this special characteristic. 
 
二、 計畫的緣由與目的 
根據目前國外重要期刊所發表的文獻記
載，以 NDR 元件為基礎的應用研究有以下電
路：記憶器電路、邏輯電路、多穩態記憶器、多
值計數器、多值多工器、高頻振盪器、倍頻器、
除頻器、類比/數位轉換器、delta-sigma 調變器、
差動比較器、細胞式類神經網路、正反器、加法
器，壓控振盪器、單穩態/雙穩態邏輯電路…等
等應用電路上。早期高頻電路所用的元件材料多
為 GaAs、與 InP 等化合物製程，其製作上需要
較昂貴的成長儀器，例如 MOCVD 系統，或 MBE
系統，其製程與目前 IC 的主流製程 CMOS 與
BiCMOS 製程相比較，較為困難與複雜，元件成
本較高，也不易與其它元件與電路相整合。所以
只要 Si 與 SiGe 在速度上能直追 GaAs 等特殊製
程，GaAs 在成本上勢必無法與 Si 與 SiGe 的製
程競爭。 
我們此計畫為利用 NDR 電路來實現積體
電路的設計與應用。我們研發團隊已經成功利用
MOS 與 BJT(or HBT)的組合來構建多種型式且
易調變的 N 型(or Λ型)的負微分電阻元件，其電
流-電壓特性曲線與傳統負微分電阻元件(例如：
RTD)相比較，具有較佳電流-電壓特性曲線的調
變性，且峰值電流對谷值電流比值極高，且最大
的優點為可與目前晶片設計製作中心(CIC)所提
供的 CMOS 製程或 BiCMOS 製程相配合，且可
 4
Vin，並且給予電路直流準位(V0)，電壓振幅
(A)，和頻率( f )；Vin=V0+Asin(2πft)，來組成除
頻器電路，其中心頻率如下所示： 
 
                       (1) 
  
圖 3 我們將整個電路分為三個部份，分別為
除頻架構、Buffer 與虛擬負載。在除頻架構的部
份是在產生除頻的效果，而 Buffer 主要是將前一
級所產生的訊號加以放大，以有足夠的輸出功率
來推動下一級，另一個原因是為了阻絕量測時，
儀器或探針的負載效應影響到主電路。而虛擬負
載是考慮到在量測時，示波器探針本身有電容
CLoad的存在，因此才考慮加上此虛擬負載。除頻
器電路動作原理如下描述。 
當除頻器輸入外部訊號 Vin 時，根據輸入不
同訊號的直流準位(V0)、頻率( f )、振幅(A)或者
參數的調變，在輸出結果方面就會產生許多形式
的除頻效果。 
而除頻器電路主要動作原理關係是在電容
(C)的充電時間及輸入週期，當外部輸入的振盪
訊號電荷足夠驅動負微分電阻元件時，剛好可以
在一個週期內提供給電容(C)。但是當我們輸入
頻率慢慢增大時這時會使電感(L)的阻抗隨之升
高，而頻率越高相對的週期會變小，這時候會使
的提供電容(C)的電荷越來越少，當大部分的電
荷都供給了電容(C)就無法有足夠的電荷去驅動
負微分電阻的驅動，故就需要兩個週期、三個週
期以上才有可能讓負微分電阻驅動，也就使的輸
出結果頻率出現了除二、除三以上的波形。我們
所設計之除頻器輸入訊號(Vin)的直流準位(V0)
與振幅(A)設定為固定，利用調變輸入頻率( f )
的方式來產生各種除數。 
本研究所設計的以電流源為負載之多值記
憶器，其基本架構電路圖如圖 4 所示。此電路架
構主要可分為兩部份，分別為電路上面的負載電
路，此電路是由電流源電路並搭配一個控制
NOMS 元件，利用此 NMOS 元件的導通與截止
可以使得電流源流入下方的驅動電路，因而達到
我們所預期的穩態點輸出電壓；而另一部份則是
由 NDR 元件所並接而成的多峰值電路。圖 5 為
此電路架構的 load line 模擬圖，由電路架構圖可
以發現，我們必須使用四組電流源電路做為負載
電路，才能使得我們的 load line 模擬圖可以交到
輸出穩態點 A、B、C…N，而每一組電流源電路
都必須搭配一個 NMOS 控制元件來控制我們所
要擷取的多階層輸出，則在 NMOS 元件上就需
要較多的元件數量…而在 IC 量測方面就必須要
接上額外的腳位才能量測到單一電流源電路的
I-V 特性曲線圖，因此可能會造成 IC 晶片上面積
過大的問題。圖 6 則為此電路的輸入與輸出電壓
模擬圖。 
 
 
圖 4. 以四組電流源為負載之多值記憶器架構圖 
 
 
圖 5. 以四組電流源為負載之多值記憶器 load 
line 模擬圖 
 
 
圖 6. 以四組電流源為負載之多值記憶器輸出電
壓模擬圖 
基於控制源過多與 IC 晶片上面積過大的問
 6
 
 
圖 10. 精簡型之多值記憶器 load line 模擬分析
圖 
 
圖 11. 輸入電壓模擬圖 
 
 
圖 12. 輸出電壓模擬圖 
四、結果 
圖 13 為 NDR 的電流-電壓曲線，我們選擇
工作點電壓為 1V，並輸入振幅 0.315V，直流準
位 0.415V 開始量測。 
 
圖 13. 工作點電壓為 1V 的電流-電壓曲線 
圖 14 為除 2 效果，圖上面為輸入波形；下
面 為 輸 出 波 形 。 在 輸 入 頻 率 為
2.719KHz~5.623KHz 時，在此頻率範圍內都會有
除 2 的效果。 
 
圖 14. 除 2 效果 
 
圖 15 為除 10 效果，在輸入頻率為
42.026KHz~44.016KHz 時，在此頻率範圍內都會
有除 10 的效果。 
 
圖 15. 除 10 效果 
 
圖 16 為除 15 效果，在輸入頻率為
65.908KHz~67.351KHz 時，在此頻率範圍內都會
有除 15 的效果。 
 
圖 16. 除 15 效果 
 
圖 17 為除 20 效果，在輸入頻率為
88.59KHz~89.906KHz 時，在此頻率範圍內都會
有除 20 的效果。 
 8
Gan, “Structural, magnetic and transport 
properties of Ni-doped ZnO films”, Journal of 
Magnetism and Magnetic Materials, Vol. 323, 
Iss. 6, pp. 829-832, March, 2011. IF=1.204 
(ISSN:0304-8853) (SCI) 
6. Kwang-Jow Gan*, Cher-Shiung Tsai, 
Yu-Kuang Li, and Jeng-Jong Lu, “Logic Circuit 
Design Using Monostable-Bistable Transition 
Logic Element Based on Standard BiCMOS 
Process”, Microelectronics Journal, Vol. 42, 
No. 2, pp. 477-482, February, 2011. 
(ISSN:0026-2692) (SCI) 
7. Kwang-Jow Gan*, Cher-Shiung Tsai, 
Yan-Wun Chen, and Wen-Kuan Yeh, 
“Voltage-Controlled Multiple-Valued Logic 
Design Using Negative Differential Resistance 
Devices”, Solid-State Electronics, Vol. 54, Iss. 
12, pp. 1637-1640, December, 2010. 
(ISSN:0038-1101) (SCI)  
國際會議論文發表 
1. K. J. Gan*, C. H. Chang, J. J. Lu, C. L. Lin, Y. 
K. Su, B. J. Li, and W. K. Yeh, “Growth of 
Carbon Nanotube Using Microwave Plasma 
Chemical Vapor Deposition and Its Application 
to Thermal Dissipation of High-Brightness 
Light Emitting Diode”, The 2011 International 
Conference of Electrical and Electronics 
Engineering, London, U.K., July 6-8, 2011, pp. 
1439-1443. 
2. M. Y. Chen, K. J. Gan, C. L. Lin, C. R. Li, 
"Investigation of Thermal Dissipation of the 
High-Power Light Emitting Diode Using the 
Epoxy Combined with Nano-Scale Diamond 
Particles", International Conference on 
Materials for Advanced Technologies (ICMAT), 
Suntec, Singapor, Jun. 26-Jul. 1 2011. 
3. Y. H. Li, K. J. Gan and Y. H. Chen, "Method 
for Fast Dispersing Carbon Nanotube–epoxy 
Composites for LED Application", International 
Conference on Materials for Advanced 
Technologies (ICMAT), Suntec, Singapor, Jun. 
26-Jul. 1 2011. 
4. Kwang-Jow Gan*, Ping-Feng Wu, 
Wu-Yan Shie, Cher-Shiung Tsai, Dong-Shong 
Liang, Cheng-Hsiung Tsai, and Wen-Kuan Yeh, 
“Frequency Multiplier Design Using 
BiCMOS-Based Multiple-Peak NDR Circuit”, 
2010 IEEE International Conference on 
Electron Devices and Solid-State Circuits, 
Hong Kong, December 15-17, 2010. 
5. B.-J. Li, C.-H Chang, Y.-K. Su, K.-J. Gan, and 
J.-W. Hong, “Thermal Dissipation of High 
Brightness Light Emitting Diode by Using 
Multi-Walled Carbon Nanotube/SiC 
Composites”, 23rd International Microprocesses 
and Nanotechnology Conference, Fukuoka, 
Japan, Nov. 9-12, 2010. 
6. B.-J. Li, C.-H Chang, Y.-K. Su, K.-J. Gan, and 
J.-W. Hong," Application of Multi-Wall Carbon 
Nanotube/SiC Composite to Thermal 
Dissipation of High-Bright Light Emitting 
Diode", International Symposium on 
Next-Generation Electronics (ISNE), National 
Sun Yat-Sen University, Kaohsiung, Taiwan, 
Nov. 18-19, 2010. 
7. Kwang-Jow Gan, Kuan-Yu Chun, and 
Dong-Shong Liang, “Frequency Divider Design 
Using Λ-Type Negative Differential Resistance 
Circuit”, IEEE International Midwest 
Symposium on Circuits and Systems, Seattle, 
Washington, USA, Aug. 1-4, 2010, pp. 
969-972. 
專利 
1. 具有高峰值與谷值電流比之 MOS-HBT-NDR
記憶器電路。創作人：蔡澄雄、甘廣宙、陳
彥汶、陳耀煌、蔡澈雄。(新型專利，M405038
號)，2011/6/1-2020/9/28。 
2. 具有負微分電阻電路架構之 AND 及 NAND
邏輯閘。創作人：梁東雄、甘廣宙、蔡澈雄、
陳耀煌、郭士賓。(新型專利，M404543 號)，
2011/5/21-2020/3/17。 
3. 具有 Λ型 HBT-MOS-NDR 之除頻器電路。創
作人：蔡澄雄、甘廣宙、陳冠宇、陳耀煌、
蔡 澈 雄 。 ( 新 型 專 利 ， M403103 號 ) ，
2011/5/1-2020/9/27。 
4. 具有 N 型 HBT-MOS-NDR 之除頻器電路。創
作人：蔡澄雄、甘廣宙、陳冠宇、陳耀煌、
蔡 澈 雄 。 ( 新 型 專 利 ， M402562 號 ) ，
2011/4/21-2020/9/28。 
5. LED 植物培育燈箱。創作人：蔡澈雄、甘廣
宙、王士瑋、張培華、蔡澄雄。(新型專利，
M401303 號)，2011/4/11-2020/9/20。 
6. 具有定電流源之 MOS-HBT-NDR 記憶器電
路。創作人：蔡澄雄、甘廣宙、陳彥汶、陳
耀煌、蔡澈雄。(新型專利，M399411 號)，
2011/3/1-2020/9/27。 
7. 具有負微分電阻電路架構之 D 型觸發器，創
作人：梁東雄、甘廣宙、蔡澈雄、陳耀煌、
孫 偉 倫 。 ( 新 型 專 利 ， M390000 號 ) ，
2010/10/1-2020/3/17。 
下線 IC  
1. 以BiCMOS製程設計具有連續除頻效果之類
比 式 除 頻 。 前 瞻 性 晶 片 設 計 。
(02b/SiGe18-100B-02 /，甘廣宙教授/吳炳鋒同
學                    
2. 利用MOS-BJT-NDR電路設計具高除頻因子
之除頻器電路。前瞻性晶片設計。(編號：
56b/T18-100A-73/，甘廣宙教授/吳炳鋒同學)。 
3. 精簡型且可多重選擇之多值邏輯電路設計。
前 瞻 性 晶 片 設 計 。 ( 編 號 ：
 1
出席國際學術會議心得報告 
                                                             
計畫編號 NSC99-2221-E-415-016 
計畫名稱 以混沌現象為基礎的高頻除頻器電路與低功率多值邏輯電路之設計與應用
出國人員姓名 
服務機關及職稱 
甘廣宙、國立嘉義大學電機系、教授 
會議時間地點 2010/12/15-2010/12/17, Holiday Inn Golden Mile, Hong Kong.  
會議名稱 2010 IEEE International Conference on Electron Devices and Solid-State Circuits 
發表論文題目 Frequency Multiplier Design Using BiCMOS-Based Multiple-Peak NDR Circuit 
 
一、參加會議經過 
2010 IEEE International Conference on Electron Devices and Solid-State Circuits 是每年由
IEEE ED/SSC Hong Kong joint Chapter舉辦有關電子元件與固態電路的國際研討會，前一年在
廈門舉行，今年則在香港舉辦。 
   
(Holiday Inn Golden Mile, Hong Kong 照片)         (會場附近 Hong Kong 照片) 
研討會主題涵蓋下列項目：Nanoelectronics, Analog Circuits, Memory Device and 
Technology Biomedical Circuits, Thin Gate Dielectrics Data Conversion Circuits, Photonic Devices 
Digital and Memory Circuits, RF & Microwave Devices Power Management Circuits, Power 
Devices RF & Microwave Circuits, Sensors, imagers and MEMS Wireless and Wireline 
Communication Circuits, Organic Devices Device Reliability, and Energy Efficient Devices 
Emerging Devices。 
Plenary Speakers有兩位 Prof. M. Shur, Rensselaer與 Prof. J. J. Liou, University of Central 
Florida, (Juin J. Liou received the B.S. (honors), M.S., and Ph.D. degrees in electrical 
engineering from the University of Florida, Gainesville, in 1982, 1983, and 1987, respectively. In 
1987, he joined the Department of Electrical and Computer Engineering at the University of 
Central Florida, Orlando, Florida where he is now a Professor. His current research interests 
are Micro/nanoelectronics computer-aided design, RF device modeling and simulation, and 
Frequency Multiplier Design Using BiCMOS 
-Based Multiple-Peak NDR Circuit  
 
 
Kwang-Jow Gan*, Ping-Feng Wu, and Wu-Yan Shie    
Department of Electrical Engineering 
National Chiayi University 
Chiayi City, Taiwan (R. O. C.) 
gankj@ms52.hinet.net 
Cher-Shiung Tsai, Dong-Shong Liang, Cheng-Hsiung 
Tsai+, and Wen-Kuan Yeh++ 
Department of Electronic Engineering, 
+Department of Business Administration 
Kun Shan University 
++Department of Electrical Engineering 
National University of Kaohsiung
 
 
Abstract—We demonstrate a novel frequency multiplier using the 
negative differential resistance (NDR) circuit based on the 
standard 0.35 μm BiCMOS technique. This NDR circuit is made 
of standard Si-based metal-oxide-semiconductor field-effect-
transistor (MOS) and SiGe-based heterojunction bipolar 
transistor (HBT). We can obtain the three-peak NDR current-
voltage (I-V) characteristics by connecting three MOS-HBT-NDR 
circuits in parallel. These I-V characteristics show high peak-to-
valley current ratios with 7.5, 16.8, and 12.1 for three peaks, 
respectively. Using the folded I-V characteristics, we design a 
frequency multiplier which can multiply the input saw-tooth 
signal by a factor of four. The fabrication of this NDR-based 
frequency multiplier is easier and more convenient compared to 
the traditional resonant tunneling structure which is 
implemented by the complicated molecular-beam-epitaxy (MBE) 
system. 
Keywords-frequency multiplier, negative differential resistance 
circuit, BiCMOS technique 
I.  INTRODUCTION  
The negative differential resistance (NDR) devices are 
very strong nonlinear elements which can be integrated with 
other devices to create novel analog and digital applications. 
The multiple-peak NDR circuits had been successfully applied 
to multiple-valued logic and frequency multiplier circuits [1]-
[2]. The NDR device generally used in applications is the 
resonant tunneling diode (RTD), which is made of compound 
semiconductor. The fabrication of such devices is based on the 
molecular-beam-epitaxy (MBE). These processes are not 
compatible with mainstream ULSI technology such as CMOS 
or BiCMOS process. The recent developments of Si/SiGe-
based resonant interband tunneling diodes (RITD) have shown 
great potential for integrating with CMOS technology [2]-[3]. 
But they still require the low-temperature MBE system to 
accomplish the whole circuit. 
Some scholars have demonstrated the novel NDR circuits 
made of Si-based metal-oxide-semiconductor field-effect-
transistor (MOS) devices and SiGe-based heterojunction 
bipolar transistor (HBT), which are named as MOS-NDR and 
MOS-HBT-NDR circuits, respectively [4]-[5]. The major 
advantage of such NDR circuits is that they can be completely 
fabricated by standard CMOS or BiCMOS process. In this 
article, we demonstrate a three-peak NDR circuit by 
connecting three MOS-HBT-NDR circuits in parallel. Then, 
we design a frequency multiplier using this three-peak NDR 
circuit. A frequency multiplier is generally used to generate an 
output signal having a frequency that is a multiple of an input 
signal's frequency. In digital electronics, frequency multipliers 
are often used along with frequency dividers and phase-locked 
loops to generate the desired frequency from an external 
reference frequency. 
Our result shows the output waveform with the frequency 
four times than the input 25 MHz saw-tooth signal. The circuit 
fabrication is based on standard 0.35 μm SiGe BiCMOS 
process provided by the Taiwan Semiconductor Manufacturing 
Company (TSMC) foundry. 
II. CIRCUIT DESIGN 
For most of the multiple-valued NDR applications, they 
often integrate several RTDs in vertically cascaded connection 
to create the multiple-peak current-voltage (I-V) 
characteristics. However, we design a novel three-peak I-V 
characteristic by connecting three MOS-HBT-NDR circuits in 
parallel, as shown in Fig. 1. The MOS-HBT-NDR circuit is 
made of standard Si-based MOS and SiGe-based HBT devices. 
By suitably designing the MOS width/length (W/L) 
parameters, we can obtain the I-V curve with NDR 
characteristic. The key point to show the N-type or Λ-type 
curve is dependent on the existence of the third NMOS. 
Compared to the MOS-NDR circuit [4], we utilize a HBT 
device to replace the third MOS device in the MOS-NDR 
circuit. The HBT is used the type of ln02 cell based on the 
standard 0.35 μm SiGe process provided by the TSMC 
foundry. The operating principle of the Λ-type MOS-HBT-
NDR circuit has been discussed in ref. [5]. Those I-V 
characteristics of the NDR1 and NDR2 are Λ-type, and the I-
V characteristic of the NDR3 is N-type. Devices MNS1, and 
MNS2 along with MNS3 are used to shift the turn-on voltages 
978-1-4244-9998-4/10/$26.00 ©2010 IEEE
2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)
Therefore, we design a frequency multiplier by standard 
BiCMOS process using the three-peak NDR characteristics. 
 
0 10 20 30 40 50
Time (nS)
V
ol
ta
ge
 (V
)
0.1V
0
3.3V
input signal
output signal
 
RL 
3-peak NDR circuit 
Fig. 3 The output of the frequency multiplier shows a saw-
tooth waveform with a period four times that of the input signal. 
 
The configuration of a frequency multiplier is shown in the 
inset of Fig. 3. The three-peak NDR circuit is connected with a 
load resistor RL. The output voltage is measured across RL. The 
combination exhibits four stable operating points by suitably 
designing the RL value. The measured results that we can 
amplify the input signal with 25 MHz frequency by a factor of 
four. We can use an amplifier to insure adequate signal level at 
the desired frequency. By using this circuit, frequency 
multiplication can be accomplished with a very simple circuit. 
Furthermore, the operation frequency can be increased by 
using more advanced BiCMOS technique. 
IV. CLUSIONS 
A three-peak NDR circuit is designed and fabricated by 
the standard 0.35 μm SiGe-based BiCMOS technique. 
Compared to the traditional multiple-peak RTD or RITD 
circuit, our multiple-peak MOS-HBT-NDR circuit shows 
higher PVCR characteristics and the peaks can be easily 
adjusted to almost the same values. The PVCR values can be 
as high as 7.5, 16.8, and 12.1 for three peaks, respectively. We 
apply the three-peak MOS-HBT-NDR circuit to design a 
frequency multiplier which can multiply the input saw-tooth 
signal with 25 MHz frequency by a factor of four. 
Compared to the traditional RTD-based frequency 
multiplier circuit, our novel design provides the following 
advantages: (i) using BiCMOS process to fabricate the logic 
circuit without the need of MBE system, (ii) more flexible and 
simpler method in designing the NDR-based application by 
commercial CAD tool, (iii) much easier to combine and 
integrate with other Si or SiGe-based devices on the same chip. 
Based on the above advantages, this MOS-HBT-NDR circuit 
can provide some useful ideas in considering the applications. 
In order to achieve higher speed and frequency characteristics, 
we can use further scaled-down and advanced BiCMOS 
process in the future. 
ACKNOWLEDGMENT 
The authors would like to thank the Chip Implementation 
Center (CIC) of Taiwan for their great effort and assistance in 
arranging the fabrication of this chip. This work was supported 
by the National Science Council of Republic of China under 
the contract no. NSC99-2221-E-415-016. 
REFERENCES 
 
[1] S. Sen, F. Capasso, A.Y. Cho, D. Sivco, Resonant tunneling device 
with multiple negative differential resistance: digital and signal 
processing applications with reduced circuit complexity, IEEE 
Transaction on Electron Devices 34 (10) (1987) 2185. 
[2] N. Jin, R.M. Heyns, S.Y. Chung, P. R. Berger, R. Yu, P. E. Thompson, 
S. L. Rommel, Tri-state logic using vertically integrated Si-SiGe 
resonant interband tunneling diodes with double NDR, IEEE Electron 
Device Letter, 25 (9) (2004) 646. 
[3] S. Y. Chung, S. Y. Park, J. W. Daulton, R. Yu, P. R. Berger, P. E. 
Thompson,  Integration of Si/SiGe HBT and Si-based RITD 
demonstrating controllable negative differential resistance for wireless 
applications, Solid State Electronics 50 (6) (2006) 973. 
[4] C. Y. Wu, K. N. Lai, Integrated Λ-type differential negative resistance 
MOSFET device, IEEE Journal of Solid-State Circuits 14 (6) (1979) 
1094. 
[5] K. J. Gan, D. S. Liang, C. S. Tsai, W. L. Sun, Fabrication and 
application of MOS-HBT-NDR circuit using standard SiGe process, 
Electronics Letters 43 (9) (2007) 516. 
[6] K. J. Chen and M. Yamamoto, “Frequency multipliers using InP-based 
resonant-tunneling high electron mobility transistors,” IEEE Electron 
Device Letter 17 (5) (1996) 235. 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：甘廣宙 計畫編號：99-2221-E-415-016- 
計畫名稱：以混沌現象為基礎的高頻除頻器電路與低功率多值邏輯電路之設計與應用 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 1 100%  
研討會論文 14 14 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 7 7 100% 件  
件數 1 1 100% 件  
技術移轉 
權利金 250 250 100% 千元  
碩士生 2 2 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 7 7 100%  
研究報告/技術報告 0 0 100%  
研討會論文 7 7 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 3 3 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
