

================================================================
== Vivado HLS Report for 'transform_data'
================================================================
* Date:           Thu Jun  3 20:16:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.037|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129605|  129605|  129605|  129605|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129603|  129603|         5|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        0|      -|     191|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     191|     349|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_159_p2              |     *    |      2|  0|  50|          25|          24|
    |r_V_fu_182_p2                     |     *    |      2|  0|  41|          24|          24|
    |add_ln25_fu_142_p2                |     +    |      0|  0|  24|          17|           1|
    |p_Val2_s_fu_241_p2                |     +    |      0|  0|  24|          17|          17|
    |and_ln412_fu_231_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_136_p2               |   icmp   |      0|  0|  20|          17|          12|
    |r_1_fu_192_p2                     |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    or    |      0|  0|   2|           1|           1|
    |r_fu_219_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 188|         124|          88|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |I_2_V_V_blk_n                     |   9|          2|    1|          2|
    |I_COPY_V_V_blk_n                  |   9|          2|    1|          2|
    |I_V_V_blk_n                       |   9|          2|    1|          2|
    |ONES_V_V_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |indvar_flatten_reg_125            |   9|          2|   17|         34|
    |inputImage_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |inputImage_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |inputImage_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 129|         28|   29|         60|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_V_1_reg_271            |  24|   0|   24|          0|
    |icmp_ln25_reg_252        |   1|   0|    1|          0|
    |indvar_flatten_reg_125   |  17|   0|   17|          0|
    |r_1_reg_283              |   1|   0|    1|          0|
    |r_V_reg_276              |  48|   0|   48|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_23_reg_261           |   8|   0|    8|          0|
    |tmp_reg_266              |  18|   0|   18|          0|
    |icmp_ln25_reg_252        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 191|  32|  128|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |       transform_data       | return value |
|start_full_n                        |  in |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_done                             | out |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |       transform_data       | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |       transform_data       | return value |
|start_out                           | out |    1| ap_ctrl_hs |       transform_data       | return value |
|start_write                         | out |    1| ap_ctrl_hs |       transform_data       | return value |
|inputImage_data_stream_0_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_1_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_2_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|I_V_V_din                           | out |   32|   ap_fifo  |            I_V_V           |    pointer   |
|I_V_V_full_n                        |  in |    1|   ap_fifo  |            I_V_V           |    pointer   |
|I_V_V_write                         | out |    1|   ap_fifo  |            I_V_V           |    pointer   |
|I_COPY_V_V_din                      | out |   32|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_COPY_V_V_full_n                   |  in |    1|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_COPY_V_V_write                    | out |    1|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_2_V_V_din                         | out |   32|   ap_fifo  |           I_2_V_V          |    pointer   |
|I_2_V_V_full_n                      |  in |    1|   ap_fifo  |           I_2_V_V          |    pointer   |
|I_2_V_V_write                       | out |    1|   ap_fifo  |           I_2_V_V          |    pointer   |
|ONES_V_V_din                        | out |   32|   ap_fifo  |          ONES_V_V          |    pointer   |
|ONES_V_V_full_n                     |  in |    1|   ap_fifo  |          ONES_V_V          |    pointer   |
|ONES_V_V_write                      | out |    1|   ap_fifo  |          ONES_V_V          |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputImage_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @I_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ONES_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br label %.preheader.i" [fishery-nets/code/src/image-smoothing.cpp:25]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln25, %hls_label_0_begin ]" [fishery-nets/code/src/image-smoothing.cpp:25]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.09ns)   --->   "%icmp_ln25 = icmp eq i17 %indvar_flatten, -1472" [fishery-nets/code/src/image-smoothing.cpp:25]   --->   Operation 17 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%add_ln25 = add i17 %indvar_flatten, 1" [fishery-nets/code/src/image-smoothing.cpp:25]   --->   Operation 18 'add' 'add_ln25' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %transform_data.exit, label %hls_label_0_begin" [fishery-nets/code/src/image-smoothing.cpp:25]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_13_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 20 'specregionbegin' 'tmp_13_i' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 21 'specprotocol' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.83ns)   --->   "%empty = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_0_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 22 'read' 'empty' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (1.83ns)   --->   "%empty_31 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_1_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 23 'read' 'empty_31' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (1.83ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inputImage_data_stream_2_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 24 'read' 'tmp_23' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_13_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/image-smoothing.cpp:29]   --->   Operation 25 'specregionend' 'empty_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%i_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_23, i16 0)" [fishery-nets/code/src/image-smoothing.cpp:30]   --->   Operation 26 'bitconcatenate' 'i_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i24 %i_V to i50" [fishery-nets/code/src/image-smoothing.cpp:31]   --->   Operation 27 'zext' 'zext_ln1148' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.14ns)   --->   "%mul_ln1148 = mul i50 16843010, %zext_ln1148" [fishery-nets/code/src/image-smoothing.cpp:31]   --->   Operation 28 'mul' 'mul_ln1148' <Predicate = (!icmp_ln25)> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i18 @_ssdm_op_PartSelect.i18.i50.i32.i32(i50 %mul_ln1148, i32 32, i32 49)" [fishery-nets/code/src/image-smoothing.cpp:31]   --->   Operation 29 'partselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%i_V_1 = sext i18 %tmp to i24" [fishery-nets/code/src/image-smoothing.cpp:31]   --->   Operation 30 'sext' 'i_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i24 %i_V_1 to i48" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 31 'zext' 'zext_ln1116' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (2.96ns)   --->   "%r_V = mul i48 %zext_ln1116, %zext_ln1116" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 32 'mul' 'r_V' <Predicate = (!icmp_ln25)> <Delay = 2.96> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i48 %r_V to i15" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 33 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.07ns)   --->   "%r_1 = icmp ne i15 %trunc_ln718, 0" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 34 'icmp' 'r_1' <Predicate = (!icmp_ln25)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)"   --->   Operation 35 'speclooptripcount' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [fishery-nets/code/src/image-smoothing.cpp:27]   --->   Operation 36 'specregionbegin' 'tmp_12_i' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [fishery-nets/code/src/image-smoothing.cpp:28]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_202 = zext i24 %i_V_1 to i32" [fishery-nets/code/src/image-smoothing.cpp:31]   --->   Operation 38 'zext' 'tmp_V_202' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i48.i32.i32(i48 %r_V, i32 16, i32 32)" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V, i32 16)" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 40 'bitselect' 'tmp_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%r = or i1 %r_1, %tmp_21" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 41 'or' 'r' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V, i32 15)" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 42 'bitselect' 'tmp_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%and_ln412 = and i1 %r, %tmp_22" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 43 'and' 'and_ln412' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln412 = zext i1 %and_ln412 to i17" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 44 'zext' 'zext_ln412' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_Val2_s = add i17 %zext_ln412, %trunc_ln" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 45 'add' 'p_Val2_s' <Predicate = (!icmp_ln25)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_204 = zext i17 %p_Val2_s to i32" [fishery-nets/code/src/image-smoothing.cpp:32]   --->   Operation 46 'zext' 'tmp_V_204' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_V_V, i32 %tmp_V_202)" [fishery-nets/code/src/image-smoothing.cpp:33]   --->   Operation 47 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_COPY_V_V, i32 %tmp_V_202)" [fishery-nets/code/src/image-smoothing.cpp:34]   --->   Operation 48 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 49 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @I_2_V_V, i32 %tmp_V_204)" [fishery-nets/code/src/image-smoothing.cpp:35]   --->   Operation 49 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @ONES_V_V, i32 65536)" [fishery-nets/code/src/image-smoothing.cpp:36]   --->   Operation 50 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_12_i)" [fishery-nets/code/src/image-smoothing.cpp:37]   --->   Operation 51 'specregionend' 'empty_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fishery-nets/code/src/image-smoothing.cpp:26]   --->   Operation 52 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputImage_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputImage_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputImage_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ I_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_COPY_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ I_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ONES_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln25               (br               ) [ 01111110]
indvar_flatten        (phi              ) [ 00100000]
icmp_ln25             (icmp             ) [ 00111110]
add_ln25              (add              ) [ 01111110]
br_ln25               (br               ) [ 00000000]
tmp_13_i              (specregionbegin  ) [ 00000000]
specprotocol_ln676    (specprotocol     ) [ 00000000]
empty                 (read             ) [ 00000000]
empty_31              (read             ) [ 00000000]
tmp_23                (read             ) [ 00101000]
empty_32              (specregionend    ) [ 00000000]
i_V                   (bitconcatenate   ) [ 00000000]
zext_ln1148           (zext             ) [ 00000000]
mul_ln1148            (mul              ) [ 00000000]
tmp                   (partselect       ) [ 00100100]
i_V_1                 (sext             ) [ 00100010]
zext_ln1116           (zext             ) [ 00000000]
r_V                   (mul              ) [ 00100010]
trunc_ln718           (trunc            ) [ 00000000]
r_1                   (icmp             ) [ 00100010]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
tmp_12_i              (specregionbegin  ) [ 00000000]
specpipeline_ln28     (specpipeline     ) [ 00000000]
tmp_V_202             (zext             ) [ 00000000]
trunc_ln              (partselect       ) [ 00000000]
tmp_21                (bitselect        ) [ 00000000]
r                     (or               ) [ 00000000]
tmp_22                (bitselect        ) [ 00000000]
and_ln412             (and              ) [ 00000000]
zext_ln412            (zext             ) [ 00000000]
p_Val2_s              (add              ) [ 00000000]
tmp_V_204             (zext             ) [ 00000000]
write_ln33            (write            ) [ 00000000]
write_ln34            (write            ) [ 00000000]
write_ln35            (write            ) [ 00000000]
write_ln36            (write            ) [ 00000000]
empty_33              (specregionend    ) [ 00000000]
br_ln26               (br               ) [ 01111110]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputImage_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputImage_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputImage_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputImage_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="I_COPY_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_COPY_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ONES_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ONES_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="empty_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_31_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_23_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln33_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="24" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln34_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="24" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln35_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="17" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln36_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="18" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/6 "/>
</bind>
</comp>

<comp id="125" class="1005" name="indvar_flatten_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="1"/>
<pin id="127" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="17" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln25_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln1148_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="mul_ln1148_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="26" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="0"/>
<pin id="162" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="50" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="18" slack="1"/>
<pin id="177" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_V_1/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1116_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="24" slack="0"/>
<pin id="185" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln718_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="48" slack="0"/>
<pin id="190" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="r_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="15" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_202_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_202/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="0" index="1" bw="48" slack="1"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_21_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="48" slack="1"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_22_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="48" slack="1"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln412_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln412_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="17" slack="0"/>
<pin id="244" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_V_204_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_204/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln25_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add_ln25_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="0"/>
<pin id="258" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_23_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="1"/>
<pin id="268" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_V_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="1"/>
<pin id="273" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="r_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="48" slack="1"/>
<pin id="278" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="r_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="74" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="74" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="129" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="129" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="203" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="255"><net_src comp="136" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="142" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="264"><net_src comp="90" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="269"><net_src comp="165" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="274"><net_src comp="175" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="279"><net_src comp="182" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="286"><net_src comp="192" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputImage_data_stream_0_V | {}
	Port: inputImage_data_stream_1_V | {}
	Port: inputImage_data_stream_2_V | {}
	Port: I_V_V | {6 }
	Port: I_COPY_V_V | {6 }
	Port: I_2_V_V | {6 }
	Port: ONES_V_V | {6 }
 - Input state : 
	Port: transform_data : inputImage_data_stream_0_V | {3 }
	Port: transform_data : inputImage_data_stream_1_V | {3 }
	Port: transform_data : inputImage_data_stream_2_V | {3 }
	Port: transform_data : I_V_V | {}
	Port: transform_data : I_COPY_V_V | {}
	Port: transform_data : I_2_V_V | {}
	Port: transform_data : ONES_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
	State 3
		empty_32 : 1
	State 4
		zext_ln1148 : 1
		mul_ln1148 : 2
		tmp : 3
	State 5
		zext_ln1116 : 1
		r_V : 2
		trunc_ln718 : 3
		r_1 : 4
	State 6
		r : 1
		and_ln412 : 1
		zext_ln412 : 1
		p_Val2_s : 2
		tmp_V_204 : 3
		write_ln33 : 1
		write_ln34 : 1
		write_ln35 : 4
		empty_33 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln1148_fu_159    |    2    |    0    |    50   |
|          |        r_V_fu_182       |    2    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln25_fu_142     |    0    |    0    |    24   |
|          |     p_Val2_s_fu_241     |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln25_fu_136    |    0    |    0    |    20   |
|          |        r_1_fu_192       |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    or    |         r_fu_219        |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln412_fu_231    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     empty_read_fu_78    |    0    |    0    |    0    |
|   read   |   empty_31_read_fu_84   |    0    |    0    |    0    |
|          |    tmp_23_read_fu_90    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  write_ln33_write_fu_96 |    0    |    0    |    0    |
|   write  | write_ln34_write_fu_103 |    0    |    0    |    0    |
|          | write_ln35_write_fu_110 |    0    |    0    |    0    |
|          | write_ln36_write_fu_117 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|        i_V_fu_148       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln1148_fu_155   |    0    |    0    |    0    |
|          |    zext_ln1116_fu_178   |    0    |    0    |    0    |
|   zext   |     tmp_V_202_fu_198    |    0    |    0    |    0    |
|          |    zext_ln412_fu_237    |    0    |    0    |    0    |
|          |     tmp_V_204_fu_247    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_165       |    0    |    0    |    0    |
|          |     trunc_ln_fu_203     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |       i_V_1_fu_175      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln718_fu_188   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_21_fu_212      |    0    |    0    |    0    |
|          |      tmp_22_fu_224      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   176   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln25_reg_256   |   17   |
|     i_V_1_reg_271    |   24   |
|   icmp_ln25_reg_252  |    1   |
|indvar_flatten_reg_125|   17   |
|      r_1_reg_283     |    1   |
|      r_V_reg_276     |   48   |
|    tmp_23_reg_261    |    8   |
|      tmp_reg_266     |   18   |
+----------------------+--------+
|         Total        |   134  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   134  |   176  |
+-----------+--------+--------+--------+
