
*** Running vivado
    with args -log kcu10gbaser_tpu_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kcu10gbaser_tpu_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kcu10gbaser_tpu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top kcu10gbaser_tpu_top -part xcku040-ffva1156-2-e -flatten_hierarchy none
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'rs_decoder' is locked:
* IP 'rs_decoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_decoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
INFO: [IP_Flow 19-2162] IP 'rs_encoder' is locked:
* IP 'rs_encoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_encoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74505 
WARNING: [Synth 8-6901] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:87]
WARNING: [Synth 8-6901] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:94]
WARNING: [Synth 8-6901] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
WARNING: [Synth 8-6901] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tdata0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:187]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tkeep0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:188]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tvalid0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:189]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tlast0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:190]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tuser0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:191]
WARNING: [Synth 8-2611] redeclaration of ansi port bb_rx_axis_tready0 is not allowed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:223]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:224]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:225]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:226]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:227]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:228]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:230]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in tgm_slave_attachment with formal parameter declaration list [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:236]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2307.555 ; gain = 202.684 ; free physical = 52504 ; free virtual = 59145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kcu10gbaser_tpu_top' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv:21]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tpu_clock_mm' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/tpu_clock_mm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tpu_clock_mm' (1#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/tpu_clock_mm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kcu105_10gbaser' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bb_data_loopback_fifo' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/bb_data_loopback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bb_data_loopback_fifo' (2#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/bb_data_loopback_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v:21]
	Parameter SHIFT_REG_LEN bound to: 4 - type: integer 
	Parameter ACTIVE_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen_mon_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:25]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter S_AXI_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter S_AXI_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:85]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:86]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:87]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:88]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:89]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:90]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:91]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:93]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:94]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:95]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:96]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:97]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:98]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_interface' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:31]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:34]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:35]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:39]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:40]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:41]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:42]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:45]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:46]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:47]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:48]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:49]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:50]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:51]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bb_interface_fifo' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bb_interface_fifo' (4#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_interface' (5#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_lb' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axi_stream_lb.v:67]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter ETH_HEADER_CNT bound to: 4'b0010 
	Parameter IDLE bound to: 1'b0 
	Parameter IN_PKT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axi_stream_lb.v:167]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (6#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_lb' (7#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axi_stream_lb.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv:43]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen' (8#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv:43]
INFO: [Synth 8-6157] synthesizing module 'eth_performance_monitor' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v:29]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reg_tx_tdata_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v:107]
WARNING: [Synth 8-6014] Unused sequential element reg_rx_tdata_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v:113]
INFO: [Synth 8-6155] done synthesizing module 'eth_performance_monitor' (9#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/eth_performance_monitor.v:29]
INFO: [Synth 8-6157] synthesizing module 'user_registers_slave' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/user_registers_slave.v:25]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter C_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tgm_axi_lite_ipif' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_axi_lite_ipif.v:143]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 65535 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0100010010100000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-6157] synthesizing module 'tgm_slave_attachment' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:138]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0100010010100000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 65535 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 32 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter C_ADDR_DECODE_BITS bound to: 16 - type: integer 
	Parameter ZEROS bound to: 16'b0000000000000000 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 6'b011111 
INFO: [Synth 8-6157] synthesizing module 'counter_f' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_counter_f.v:107]
	Parameter C_NUM_BITS bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'counter_f' (10#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_counter_f.v:107]
INFO: [Synth 8-6157] synthesizing module 'tgm_address_decoder' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_address_decoder.v:118]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 16 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0100010010100000000000000000000001000100101000001111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'tgm_address_decoder' (11#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_address_decoder.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:362]
INFO: [Synth 8-6155] done synthesizing module 'tgm_slave_attachment' (12#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_slave_attachment.v:138]
INFO: [Synth 8-6155] done synthesizing module 'tgm_axi_lite_ipif' (13#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/tgm_axi_lite_ipif.v:143]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/registers.v:46]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_reg_00 bound to: 16'b0000000000000000 
	Parameter ADDR_reg_04 bound to: 16'b0000000000000100 
	Parameter ADDR_reg_08 bound to: 16'b0000000000001000 
	Parameter ADDR_reg_0C bound to: 16'b0000000000001100 
	Parameter ADDR_reg_10 bound to: 16'b0000000000010000 
	Parameter ADDR_reg_14 bound to: 16'b0000000000010100 
	Parameter ADDR_reg_18 bound to: 16'b0000000000011000 
	Parameter ADDR_reg_1C bound to: 16'b0000000000011100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/registers.v:107]
INFO: [Synth 8-6155] done synthesizing module 'registers' (14#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/registers.v:46]
INFO: [Synth 8-6155] done synthesizing module 'user_registers_slave' (15#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/user_registers_slave.v:25]
INFO: [Synth 8-6157] synthesizing module 'sync_registers' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sync_registers.v:25]
INFO: [Synth 8-6157] synthesizing module 'synchronizer_simple' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer_simple' (16#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
INFO: [Synth 8-6157] synthesizing module 'synchronizer_simple__parameterized0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer_simple__parameterized0' (16#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
INFO: [Synth 8-6157] synthesizing module 'synchronizer_simple__parameterized1' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer_simple__parameterized1' (16#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
INFO: [Synth 8-6157] synthesizing module 'synchronizer_simple__parameterized2' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer_simple__parameterized2' (16#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/synchronizer_simple.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sync_registers' (17#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sync_registers.v:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen_mon_0' (18#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:25]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen_mon_1' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:25]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b010001000100010000000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter S_AXI_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter S_AXI_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:87]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:89]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:90]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:92]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:95]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:96]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:97]
WARNING: [Synth 8-7023] instance 'axi_stream_interface' of module 'axi_stream_interface' has 27 connections declared, but only 26 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:186]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen__parameterized0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv:43]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b010001000100010000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen__parameterized0' (18#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen_mon_1' (19#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_wrapper' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mac_phy' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ch0_imp_15CV18U' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:425]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' (20#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_mac_ch0' of module 'mac_phy_ten_gig_eth_mac_ch0_0' has 52 connections declared, but only 50 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:694]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (21#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_pcs_pma_ch0' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' has 51 connections declared, but only 48 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:745]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ch0_imp_15CV18U' (22#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:425]
WARNING: [Synth 8-7023] instance 'mac_phy_ch0' of module 'mac_phy_ch0_imp_15CV18U' has 63 connections declared, but only 55 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:277]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ch1_imp_OVJPU8' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:796]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_mac_ch1_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_mac_ch1_0' (23#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_mac_ch1' of module 'mac_phy_ten_gig_eth_mac_ch1_0' has 52 connections declared, but only 50 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:1073]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch1_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch1_0' (24#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_pcs_pma_ch1' of module 'mac_phy_ten_gig_eth_pcs_pma_ch1_0' has 52 connections declared, but only 49 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:1124]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ch1_imp_OVJPU8' (25#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:796]
WARNING: [Synth 8-7023] instance 'mac_phy_ch1' of module 'mac_phy_ch1_imp_OVJPU8' has 65 connections declared, but only 56 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:333]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:390]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_system_ila_mac_phy1_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_system_ila_mac_phy1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_system_ila_mac_phy1_0' (26#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mac_phy_system_ila_mac_phy1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b0_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (27#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b0_0' (28#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b1_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (28#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b1_0' (29#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_3b101_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (29#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_3b101_0' (30#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_8b0_0' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' (30#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_8b0_0' (31#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_phy_ch1'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:333]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy' (32#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_wrapper' (33#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v:12]
WARNING: [Synth 8-3848] Net sim_speedup_control_ch0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:102]
WARNING: [Synth 8-3848] Net sim_speedup_control_ch1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:103]
WARNING: [Synth 8-3848] Net M03_AXI_0_awaddr in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:121]
WARNING: [Synth 8-3848] Net M03_AXI_0_awvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:124]
WARNING: [Synth 8-3848] Net M03_AXI_0_wdata in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:132]
WARNING: [Synth 8-3848] Net M03_AXI_0_wstrb in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:134]
WARNING: [Synth 8-3848] Net M03_AXI_0_wvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:135]
WARNING: [Synth 8-3848] Net M03_AXI_0_bready in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:125]
WARNING: [Synth 8-3848] Net M03_AXI_0_araddr in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:117]
WARNING: [Synth 8-3848] Net M03_AXI_0_arvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:120]
WARNING: [Synth 8-3848] Net M03_AXI_0_rready in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:129]
WARNING: [Synth 8-3848] Net bb_tx_axis_tdata0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:194]
WARNING: [Synth 8-3848] Net bb_tx_axis_tkeep0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:195]
WARNING: [Synth 8-3848] Net bb_tx_axis_tvalid0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:196]
WARNING: [Synth 8-3848] Net bb_tx_axis_tlast0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:197]
WARNING: [Synth 8-3848] Net bb_tx_axis_tuser0 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:198]
WARNING: [Synth 8-3848] Net M05_AXI_0_araddr in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:136]
WARNING: [Synth 8-3848] Net M05_AXI_0_arvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:139]
WARNING: [Synth 8-3848] Net M05_AXI_0_awaddr in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:140]
WARNING: [Synth 8-3848] Net M05_AXI_0_awvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:143]
WARNING: [Synth 8-3848] Net M05_AXI_0_bready in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:144]
WARNING: [Synth 8-3848] Net M05_AXI_0_rready in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:148]
WARNING: [Synth 8-3848] Net M05_AXI_0_wdata in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:151]
WARNING: [Synth 8-3848] Net M05_AXI_0_wstrb in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:153]
WARNING: [Synth 8-3848] Net M05_AXI_0_wvalid in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:154]
WARNING: [Synth 8-3848] Net s_axis_tx_1_tready in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:176]
WARNING: [Synth 8-3848] Net bb_rx_axis_tready1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:192]
WARNING: [Synth 8-3848] Net bb_tx_axis_tdata1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:194]
WARNING: [Synth 8-3848] Net bb_tx_axis_tkeep1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:195]
WARNING: [Synth 8-3848] Net bb_tx_axis_tvalid1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:196]
WARNING: [Synth 8-3848] Net bb_tx_axis_tlast1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:197]
WARNING: [Synth 8-3848] Net bb_tx_axis_tuser1 in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'kcu105_10gbaser' (34#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv:23]
WARNING: [Synth 8-7023] instance 'kcu105_10gbaser' of module 'kcu105_10gbaser' has 23 connections declared, but only 22 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv:72]
INFO: [Synth 8-6157] synthesizing module 'data_transfer' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'lane2_pkg_dat8_right_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lane2_pkg_dat8_right_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_transfer' (35#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t' (36#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t8' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t8' (37#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv:94]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_calc_1bit.v:21]
	Parameter CRC_INIT_VALUE bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (38#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (39#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (40#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/rs_encoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder' (41#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/rs_encoder_stub.v:6]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:122]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (42#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:128]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:102]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (43#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/scrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'qam' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:211]
WARNING: [Synth 8-6014] Unused sequential element qam_input_reg was removed. 
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_reg' into 'm_axis_outputI_tvalid_reg' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:244]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_reg' into 'm_axis_outputI_tlast_reg' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:255]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_8_reg' into 'm_axis_outputI_tvalid_8_reg' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:264]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_8_reg' into 'm_axis_outputI_tlast_8_reg' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:275]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:244]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:255]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_8_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:264]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_8_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'qam' (44#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/qam.sv:21]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:122]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:41]
INFO: [Synth 8-5859] Recognized 3D RAM crc_data_in_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (45#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_block.sv:21]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:31]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:33]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:34]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:35]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:37]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:38]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tvalid_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:40]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tdata_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:42]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputI_tlast_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:43]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tvalid_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:44]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[4] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[5] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[6] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tdata_8[7] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:46]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[2] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:47]
WARNING: [Synth 8-3848] Net m_axis_outputQ_tlast_8[3] in module/entity layer1_transmit does not have driver. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:47]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (46#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_transmit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'layer1_receive' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:22]
INFO: [Synth 8-6157] synthesizing module 'eqam' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:154]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element axi_inI_i_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:111]
WARNING: [Synth 8-6014] Unused sequential element Isymbol_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element axi_inQ_i_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:117]
WARNING: [Synth 8-6014] Unused sequential element Qsymbol_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'eqam' (47#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/eqam.sv:21]
INFO: [Synth 8-6157] synthesizing module 'descrambler' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv:21]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv:103]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'descrambler' (48#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/descrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'deintrlv' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'deintrlv' (49#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/deintrlv.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_decoder' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/rs_decoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_decoder' (50#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/rs_decoder_stub.v:6]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
INFO: [Synth 8-6157] synthesizing module 'crc_detector' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'crc_detector' (51#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/crc_detector.sv:21]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ila_layer1_receive' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/ila_layer1_receive_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_layer1_receive' (52#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/ila_layer1_receive_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mac_deblock' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv:21]
WARNING: [Synth 8-5856] 3D RAM de_crc_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mac_deblock' (53#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/mac_deblock.sv:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'layer1_receive_lane[0].eqam'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_layer1_receive'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'layer1_receive_lane[0].descrambler'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:125]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'layer1_receive_lane[0].deintrlv'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'layer1_receive_lane[0].rs_decoder'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'layer1_receive_lane[0].crc_detector'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:166]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_deblock'. This will prevent further optimization [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:185]
INFO: [Synth 8-6155] done synthesizing module 'layer1_receive' (54#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1_receive.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (55#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'duc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (56#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (57#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_duc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_duc' (58#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (59#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (60#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (61#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/duc_out_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_I3_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:42]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_Q3_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:45]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I2_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:48]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I3_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:49]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q2_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:51]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q3_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'duc' (62#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/duc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (63#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_transmit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'radio_receive' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ddc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dds_ri' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_ri' (64#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_rq' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_rq_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_rq' (65#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/dds_rq_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata' does not match port width (8) of module 'dds_rq' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:54]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_phase_tdata' does not match port width (32) of module 'dds_rq' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:56]
INFO: [Synth 8-6157] synthesizing module 'mult_ddc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mult_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_ddc' (66#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/mult_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_ddc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_ddc' (67#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_ddc' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_ddc' (68#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddc_out_fifo' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/ddc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddc_out_fifo' (69#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/.Xil/Vivado-74466-ubuntu/realtime/ddc_out_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_I4_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:120]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_Q4_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:124]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I4_reg was removed.  [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:129]
INFO: [Synth 8-6155] done synthesizing module 'ddc' (70#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ddc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio_receive' (71#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio_receive.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio' (72#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/radio.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (73#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/tpu.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'kcu10gbaser_tpu_top' (74#1) [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/kcu10gbaser_tpu_top.sv:21]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tvalid[7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[2][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[3][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[4][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[5][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[6][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tdata[7][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputI_tlast[7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tvalid[7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[2][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[3][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[4][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][6]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][5]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][4]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][3]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][2]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][1]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[5][0]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[6][7]
WARNING: [Synth 8-3331] design radio_receive has unconnected port m_axis_outputQ_tdata[6][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 2985.133 ; gain = 880.262 ; free physical = 51964 ; free virtual = 58616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2997.039 ; gain = 892.168 ; free physical = 52076 ; free virtual = 58727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2997.039 ; gain = 892.168 ; free physical = 52076 ; free virtual = 58727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2997.039 ; gain = 0.000 ; free physical = 51903 ; free virtual = 58555
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_t8I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[0].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[1].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[2].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[3].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[4].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[5].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[6].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_tI'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'tpu/buffer[7].axis_fifo_tQ'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/sub_ddc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc/sub_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/sub_ddc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/add_ddc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/add_ddc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo/axis_fifo_t_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/add_duc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/add_duc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/add_duc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/add_duc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/sub_duc'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'tpu/layer1/layer1_receive/layer1_receive_lane[1].rs_decoder'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'tpu/layer1/layer1_receive/layer1_receive_lane[1].rs_decoder'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu/layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu/layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu/layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'tpu/layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0_in_context.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_data_loopback_fifo/bb_data_loopback_fifo/bb_data_loopback_fifo_in_context.xdc] for cell 'kcu105_10gbaser/bb_data_loopback_fifo'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_data_loopback_fifo/bb_data_loopback_fifo/bb_data_loopback_fifo_in_context.xdc] for cell 'kcu105_10gbaser/bb_data_loopback_fifo'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm/tpu_clock_mm_in_context.xdc] for cell 'tpu_clock_mm'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm/tpu_clock_mm_in_context.xdc] for cell 'tpu_clock_mm'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_layer1_receive/ila_layer1_receive_in_context.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_layer1_receive/ila_layer1_receive_in_context.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_ri'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_rq'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_rq'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
WARNING: [Vivado 12-507] No nets matched 'tpu_clock_mm/clk_out1'. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'tpu_clock_mm/clk_out2'. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc:54]
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/kcu10gbaser_tpu_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kcu10gbaser_tpu_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kcu10gbaser_tpu_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3441.758 ; gain = 0.000 ; free physical = 51466 ; free virtual = 58118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3442.758 ; gain = 1.000 ; free physical = 51466 ; free virtual = 58118
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/bb_data_loopback_fifo' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst' at clock pin 's_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx' at clock pin 's_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst' at clock pin 's_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0' at clock pin 'dclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1' at clock pin 'dclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[0].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[0].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[0].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[0].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[1].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[1].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[1].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[1].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[2].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[2].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[2].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[2].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[3].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[3].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[3].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[3].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[4].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[4].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[4].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[4].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[5].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[5].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[5].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[5].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[6].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[6].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[6].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[6].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[7].axis_fifo_t8I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[7].axis_fifo_t8Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[7].axis_fifo_tI' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/buffer[7].axis_fifo_tQ' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/layer1/layer1_receive/ila_layer1_receive' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/layer1/layer1_receive/layer1_receive_lane[1].rs_decoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[0].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/add_ddc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_ri' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/dds_rq' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_receive/radio_receive[1].ddc/sub_ddc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[0].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/add_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_i' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/dds_125m_q' at clock pin 'aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin' at clock pin 's_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_coscos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_cossin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sincos' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tpu/radio/radio_transmit/radio_transmit[1].duc/sub_duc' at clock pin 'CLK' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 52000 ; free virtual = 58653
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_out_state_reg' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[0].tready_state_reg[0]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[1].tready_state_reg[1]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[2].tready_state_reg[2]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[3].tready_state_reg[3]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[4].tready_state_reg[4]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[5].tready_state_reg[5]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[6].tready_state_reg[6]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[7].tready_state_reg[7]' in module 'mac_deblock'
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE2 |                              010 |                 0000000000000010
                 iSTATE1 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_pkg_state_reg' using encoding 'sequential' in module 'axi_stream_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'tgm_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE2 |                              010 |                 0000000000000010
                 iSTATE1 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_pkg_state_reg' using encoding 'sequential' in module 'axi_stream_gen__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tg_config_ch_state0_reg' using encoding 'sequential' in module 'kcu105_10gbaser'
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[472]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[471]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[470]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[469]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[468]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[467]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[466]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[465]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[464]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[463]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[462]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[461]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[460]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[459]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[458]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[457]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[456]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[455]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[454]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[453]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[452]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[451]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[450]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[449]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[448]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[447]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[446]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[445]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[444]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[443]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[442]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[441]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[440]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[439]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[438]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[437]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[436]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[435]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[434]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[433]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[432]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[431]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[430]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[429]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[428]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[427]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[426]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[425]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[424]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[423]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[422]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[421]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[420]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[419]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[418]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[417]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[416]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[415]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[414]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[413]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[412]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[411]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[410]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[409]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[408]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[407]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[406]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[405]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[404]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[403]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[402]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[401]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[400]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[399]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[398]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[397]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[396]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[395]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[394]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[393]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[392]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[391]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[390]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[389]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[388]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[387]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[386]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[385]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[384]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[383]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[382]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[381]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[380]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[379]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[378]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[377]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[376]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[375]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[374]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'lane2_pkg_dat8_left_reg[373]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:282]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                 0000000000000000
                  iSTATE |                              010 |                 0000000000000001
                 iSTATE1 |                              100 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_out_state_reg' using encoding 'one-hot' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[0].tready_state_reg[0]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[1].tready_state_reg[1]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[2].tready_state_reg[2]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[3].tready_state_reg[3]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[4].tready_state_reg[4]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[5].tready_state_reg[5]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[6].tready_state_reg[6]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[7].tready_state_reg[7]' using encoding 'sequential' in module 'mac_deblock'
INFO: [Synth 8-6904] The RAM "descrambler:/descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_detector:/axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:00 ; elapsed = 00:04:12 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 47731 ; free virtual = 54395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |data_transfer__GB0           |           1|     35193|
|2     |data_transfer__GB1           |           1|      9482|
|3     |data_transfer__GB2           |           1|     11447|
|4     |data_transfer__GB3           |           1|     33414|
|5     |data_transfer__GB4           |           1|     13705|
|6     |data_transfer__GB5           |           1|     16863|
|7     |logic__30511_interleaver__GD |           1|     42840|
|8     |interleaver__GBM1            |           1|     37164|
|9     |interleaver__GBM2            |           1|     17279|
|10    |qam__GBM0                    |           1|     50222|
|11    |qam__GBM1                    |           1|     44880|
|12    |qam__GBM2                    |           1|     27466|
|13    |layer1_transmit__GC0         |           1|      3462|
|14    |mac_deblock__GB0             |           1|     30195|
|15    |muxpart__3705_mac_deblock    |           1|     15111|
|16    |muxpart__3706_mac_deblock    |           1|     15098|
|17    |mac_deblock__GB3             |           1|     30212|
|18    |mac_deblock__GB4             |           1|     31428|
|19    |mac_deblock__GB5             |           1|     35108|
|20    |mac_deblock__GB6             |           1|     30977|
|21    |mac_deblock__GB7             |           1|     17365|
|22    |eqam__GBM0                   |           1|     40181|
|23    |eqam__GBM1                   |           1|     10227|
|24    |eqam__GBM2                   |           1|     12589|
|25    |logic__42333_deintrlv__GD    |           1|     42840|
|26    |deintrlv__GBM1               |           1|     37164|
|27    |deintrlv__GBM2               |           1|     17222|
|28    |layer1_receive__GC0          |           1|      3403|
|29    |tpu__GC0                     |           1|     12245|
|30    |kcu10gbaser_tpu_top__GC0     |           1|     14170|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	  10 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 37    
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 77    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1361  
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 40    
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 81    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 33    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 4329  
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 680   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 203   
+---RAMs : 
	               1K Bit         RAMs := 22    
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   7 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 18    
	   5 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 987   
	   8 Input      8 Bit        Muxes := 358   
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 349   
	   2 Input      3 Bit        Muxes := 18    
	   9 Input      3 Bit        Muxes := 4080  
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 166   
	   4 Input      2 Bit        Muxes := 35    
	   8 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1687  
	   9 Input      1 Bit        Muxes := 399   
	   8 Input      1 Bit        Muxes := 63    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 251   
	   4 Input      1 Bit        Muxes := 90    
	   5 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 472   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 6     
	   6 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 937   
	   8 Input      8 Bit        Muxes := 354   
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 348   
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1177  
	   9 Input      1 Bit        Muxes := 399   
	   8 Input      1 Bit        Muxes := 59    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 235   
Module interleaver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module qam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 340   
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module mac_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	               1K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 17    
Module crc24_calc_1bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module mac_deblock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1888  
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 89    
	   3 Input      1 Bit        Muxes := 9     
Module eqam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 340   
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 936   
	                6 Bit    Registers := 340   
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2040  
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 4     
Module deintrlv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module duc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module duc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_lb__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_stream_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module eth_performance_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  10 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tgm_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module tgm_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module synchronizer_simple__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module synchronizer_simple__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module synchronizer_simple__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module axi_stream_lb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_stream_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module eth_performance_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  10 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tgm_address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module tgm_slave_attachment__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module registers__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module synchronizer_simple__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module synchronizer_simple__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module synchronizer_simple__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer_simple__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module synchronizer_simple__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module kcu105_10gbaser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler /descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler /descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler /descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler /descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /crc_generator/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /crc_generator/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][15]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][8]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][2]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][3]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][4]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[1].axi_out_state_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/mac_block/\mac_block[1].axi_out_state_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[8]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[9]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[10]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[11]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[12]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[13]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[14]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[8]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[9]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[10]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[11]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[12]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[13]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[14]' (FDR) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[0]' (FDSE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[1]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[2]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[3]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[4]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[5]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[0]' (FDSE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[1]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[2]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[3]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[4]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[5]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[15]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[8]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[5]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler /\i_reg[4] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg_rep[7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[1].scrambler/j_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler /\j_reg[15] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[15]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[8]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[5]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler /\i_reg[4] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg_rep[7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/layer1_transmit_lane[0].scrambler/j_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler /\j_reg[15] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][15]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][14]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][12]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][13]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][8]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][9]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][10]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][11]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][2]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][3]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][6]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][7]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][4]' (FDRE) to 'tpu/layer1/layer1_transmit/i_0/mac_block/mac_block[0].axi_out_state_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_transmit/i_0/mac_block/\mac_block[0].axi_out_state_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[8]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[9]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[10]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[11]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[12]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[13]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[14]' (FDR) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg_rep[0]' (FDSE) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg_rep[1]' (FDRE) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg_rep[2]' (FDRE) to 'tpu/layer1/layer1_receive/i_0/layer1_receive_lane[0].descrambler/j_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector /\axi_in_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tranfer_state_right_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_axis_tdata_right_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pkg_cnt_right_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tranfer_pkg_cnt_left_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tranfer_state_left_reg[5] )
INFO: [Synth 8-4471] merging register 'pkg_cnt_left_reg[15:0]' into 'pkg_cnt_left_reg[15:0]' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/data_transfer.sv:368]
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2034] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2026] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2018] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2010] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2002] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1994] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1986] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1978] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1970] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1962] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1954] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1946] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1938] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1930] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1929] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1927] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM1 has port p_18_in[1926] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_transmit/\radio_transmit[1].duc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_transmit/\radio_transmit[1].duc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_transmit/\radio_transmit[0].duc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_transmit/\radio_transmit[0].duc /\ram_cos_state_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_receive/\radio_receive[1].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_receive/\radio_receive[1].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_receive/\radio_receive[0].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (radio/radio_receive/\radio_receive[0].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (radio/radio_receive/\radio_receive[1].ddc /\sin_sub_result8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (radio/radio_receive/\radio_receive[0].ddc /\sin_sub_result8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (radio/radio_receive/\radio_receive[1].ddc /\cos_add_result8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (radio/radio_receive/\radio_receive[0].ddc /\cos_add_result8_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tuser_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[2]) is unused and will be removed from module tgm_slave_attachment.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[1]) is unused and will be removed from module tgm_slave_attachment.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[0]) is unused and will be removed from module tgm_slave_attachment.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[2]) is unused and will be removed from module tgm_slave_attachment__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[1]) is unused and will be removed from module tgm_slave_attachment__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_access_cs_reg[0]) is unused and will be removed from module tgm_slave_attachment__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_tg_config_ch_state0_reg[1]) is unused and will be removed from module kcu105_10gbaser.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_tg_config_ch_state0_reg[0]) is unused and will be removed from module kcu105_10gbaser.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:06:09 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 47249 ; free virtual = 54090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                            | RTL Object              | Inference | Size (Depth x Width) | Primitives                                             | 
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+
|data_transfer__GB2                                                     | lane2_pkg_dat_right_reg | Implied   | 64 x 64              | RAM64M8 x 10	                                          | 
|tpu/layer1/layer1_transmit/i_0/mac_block                               | crc_data_in_reg[0][197] | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/mac_block                               | crc_data_in_reg[1][197] | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg        | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler      | rand_data_reg           | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg        | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler      | rand_data_reg           | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler      | msg_eqam_reg            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler      | descrambler_dat_reg     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector     | axi_datin_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler      | msg_eqam_reg            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler      | descrambler_dat_reg     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector     | axi_datin_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|radio/radio_transmit/\radio_transmit[0].duc                            | ram_cos_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[0].duc                            | ram_sin_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[1].duc                            | ram_cos_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[1].duc                            | ram_sin_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_receive/\radio_receive[0].ddc                              | ram_cos_reg             | Implied   | 512 x 16             | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[0].ddc                              | ram_sin_reg             | Implied   | 512 x 9              | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[1].ddc                              | ram_cos_reg             | Implied   | 512 x 16             | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[1].ddc                              | ram_sin_reg             | Implied   | 512 x 9              | RAM64X1D x 12	RAM64M8 x 12	                            | 
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |data_transfer__GB0           |           1|     18354|
|2     |data_transfer__GB1           |           1|      6137|
|3     |data_transfer__GB2           |           1|      2132|
|4     |data_transfer__GB3           |           1|      5091|
|5     |data_transfer__GB4           |           1|      4334|
|6     |data_transfer__GB5           |           1|      3066|
|7     |logic__30511_interleaver__GD |           2|     42840|
|8     |interleaver__GBM1            |           2|     18220|
|9     |interleaver__GBM2            |           2|      8631|
|10    |qam__GBM0                    |           2|       634|
|11    |qam__GBM1                    |           2|     44880|
|12    |qam__GBM2                    |           2|     12447|
|13    |layer1_transmit__GC0         |           1|      2447|
|14    |mac_deblock__GB0             |           1|     30195|
|15    |muxpart__3705_mac_deblock    |           1|     15111|
|16    |muxpart__3706_mac_deblock    |           1|     15098|
|17    |mac_deblock__GB3             |           1|     30212|
|18    |mac_deblock__GB4             |           1|     31423|
|19    |mac_deblock__GB5             |           1|     15266|
|20    |mac_deblock__GB6             |           1|      1511|
|21    |mac_deblock__GB7             |           1|       880|
|22    |eqam__GBM0                   |           2|     23450|
|23    |eqam__GBM1                   |           2|       794|
|24    |eqam__GBM2                   |           2|      3644|
|25    |logic__42333_deintrlv__GD    |           2|     42840|
|26    |deintrlv__GBM1               |           2|     18220|
|27    |deintrlv__GBM2               |           2|      8643|
|28    |layer1_receive__GC0          |           1|      1711|
|29    |tpu__GC0                     |           1|      3499|
|30    |kcu10gbaser_tpu_top__GC0     |           1|      4864|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:06 ; elapsed = 00:06:46 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 46817 ; free virtual = 53813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[6].axi_in_i_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/i_0/\decrc_receive_process[5].axi_in_i_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][128][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[4].de_crc_data_reg[4][128][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][128][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[7].de_crc_data_reg[7][128][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[3].de_crc_data_reg[3][128][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[5].de_crc_data_reg[5][129][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][127][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tpu/layer1/layer1_receive/mac_deblock/i_3/\decrc_receive_process[6].de_crc_data_reg[6][127][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:07:25 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 46707 ; free virtual = 53710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                            | RTL Object              | Inference | Size (Depth x Width) | Primitives                                             | 
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+
|data_transfer__GB2                                                     | lane2_pkg_dat_right_reg | Implied   | 64 x 64              | RAM64M8 x 10	                                          | 
|tpu/layer1/layer1_transmit/i_0/mac_block                               | crc_data_in_reg[0][197] | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/mac_block                               | crc_data_in_reg[1][197] | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg        | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[0].scrambler      | rand_data_reg           | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg        | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg         | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_transmit/i_0/\layer1_transmit_lane[1].scrambler      | rand_data_reg           | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler      | msg_eqam_reg            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].descrambler      | descrambler_dat_reg     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[0].crc_detector     | axi_datin_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler      | msg_eqam_reg            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].descrambler      | descrambler_dat_reg     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|tpu/layer1/layer1_receive/i_0/\layer1_receive_lane[1].crc_detector     | axi_datin_reg           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|radio/radio_transmit/\radio_transmit[0].duc                            | ram_cos_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[0].duc                            | ram_sin_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[1].duc                            | ram_cos_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_transmit/\radio_transmit[1].duc                            | ram_sin_reg             | Implied   | 512 x 8              | RAM64X1D x 6	RAM64M8 x 6	                              | 
|radio/radio_receive/\radio_receive[0].ddc                              | ram_cos_reg             | Implied   | 512 x 16             | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[0].ddc                              | ram_sin_reg             | Implied   | 512 x 9              | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[1].ddc                              | ram_cos_reg             | Implied   | 512 x 16             | RAM64X1D x 12	RAM64M8 x 12	                            | 
|radio/radio_receive/\radio_receive[1].ddc                              | ram_sin_reg             | Implied   | 512 x 9              | RAM64X1D x 12	RAM64M8 x 12	                            | 
+-----------------------------------------------------------------------+-------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |data_transfer__GB3           |           1|      4792|
|2     |data_transfer__GB4           |           1|      3269|
|3     |data_transfer__GB5           |           1|      3066|
|4     |logic__30511_interleaver__GD |           2|      4080|
|5     |interleaver__GBM1            |           2|       370|
|6     |interleaver__GBM2            |           2|      5571|
|7     |qam__GBM0                    |           2|       634|
|8     |qam__GBM1                    |           1|      5865|
|9     |qam__GBM2                    |           1|     12447|
|10    |layer1_transmit__GC0         |           1|      2447|
|11    |mac_deblock__GB4             |           1|     19144|
|12    |mac_deblock__GB5             |           1|      3872|
|13    |mac_deblock__GB6             |           1|       694|
|14    |mac_deblock__GB7             |           1|        18|
|15    |eqam__GBM0                   |           2|     23435|
|16    |eqam__GBM1                   |           2|       794|
|17    |eqam__GBM2                   |           2|      3644|
|18    |logic__42333_deintrlv__GD    |           2|      4080|
|19    |deintrlv__GBM1               |           2|       370|
|20    |deintrlv__GBM2               |           2|      5583|
|21    |layer1_receive__GC0          |           1|      1711|
|22    |tpu__GC0                     |           1|      3503|
|23    |kcu10gbaser_tpu_top__GC0     |           1|      4864|
|24    |data_transfer_GT0            |           1|     12005|
|25    |qam_GT0                      |           1|     18312|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:19 ; elapsed = 00:08:28 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 45323 ; free virtual = 52375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |data_transfer__GB3              |           1|      2479|
|2     |data_transfer__GB4              |           1|      3053|
|3     |data_transfer__GB5              |           1|      2735|
|4     |logic__30511_interleaver__GD    |           1|      1785|
|5     |interleaver__GBM1               |           1|       281|
|6     |interleaver__GBM2               |           1|      3820|
|7     |qam__GBM0                       |           1|       543|
|8     |qam__GBM1                       |           1|      4080|
|9     |qam__GBM2                       |           1|      3907|
|10    |layer1_transmit__GC0            |           1|      1293|
|11    |mac_deblock__GB4                |           1|      7246|
|12    |mac_deblock__GB5                |           1|      3736|
|13    |mac_deblock__GB6                |           1|       544|
|14    |mac_deblock__GB7                |           1|        18|
|15    |eqam__GBM0                      |           2|     15926|
|16    |eqam__GBM1                      |           1|       550|
|17    |eqam__GBM2                      |           1|      2536|
|18    |logic__42333_deintrlv__GD       |           1|      1785|
|19    |deintrlv__GBM1                  |           1|       281|
|20    |deintrlv__GBM2                  |           1|      3823|
|21    |layer1_receive__GC0             |           1|       955|
|22    |tpu__GC0                        |           1|      3283|
|23    |kcu10gbaser_tpu_top__GC0        |           1|      2306|
|24    |data_transfer_GT0               |           1|      7705|
|25    |qam_GT0                         |           1|      8690|
|26    |logic__30511_interleaver__GD__1 |           1|      1785|
|27    |interleaver__GBM1__1            |           1|       281|
|28    |interleaver__GBM2__1            |           1|      3820|
|29    |qam__GBM0__1                    |           1|       543|
|30    |eqam__GBM1__1                   |           1|       550|
|31    |eqam__GBM2__1                   |           1|      2536|
|32    |logic__42333_deintrlv__GD__1    |           1|      1785|
|33    |deintrlv__GBM1__1               |           1|       281|
|34    |deintrlv__GBM2__1               |           1|      3823|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin bb_tx_axis_tready_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tdata[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tkeep[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tlast to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_0:bb_tx_axis_tuser to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_interface:bb_rx_axis_aclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin bb_tx_axis_tready_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:tx_axis_tready to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_rx_axis_tready to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_stream_gen_mon_1:bb_tx_axis_tdata[44] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:38 ; elapsed = 00:08:48 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 45249 ; free virtual = 52424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:38 ; elapsed = 00:08:48 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 45249 ; free virtual = 52424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:58 ; elapsed = 00:09:08 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 45247 ; free virtual = 52422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|scrambler       | s_reg[9]                  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|descrambler     | s_reg[9]                  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|ddc             | s_axis_data_tvalid_I3_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ddc             | s_axis_data_tlast_I3_reg  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ddc             | s_axis_data_tvalid_Q3_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ddc             | s_axis_data_tlast_Q4_reg  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|kcu105_10gbaser | reset_pulse_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |rs_encoder                        |         2|
|2     |ila_layer1_receive                |         1|
|3     |rs_decoder                        |         2|
|4     |dds_125m_i                        |         2|
|5     |dds_125m_q                        |         2|
|6     |mult_duc                          |         8|
|7     |sub_duc                           |         2|
|8     |add_duc                           |         2|
|9     |duc_out_fifo                      |         4|
|10    |dds_ri                            |         2|
|11    |dds_rq                            |         2|
|12    |mult_ddc                          |         8|
|13    |add_ddc                           |         2|
|14    |sub_ddc                           |         2|
|15    |ddc_out_fifo                      |         4|
|16    |axis_fifo_t                       |        16|
|17    |axis_fifo_t8                      |        16|
|18    |bb_interface_fifo                 |         4|
|19    |axis_data_fifo_0                  |         2|
|20    |mac_phy_ten_gig_eth_mac_ch0_0     |         1|
|21    |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |         1|
|22    |mac_phy_ten_gig_eth_mac_ch1_0     |         1|
|23    |mac_phy_ten_gig_eth_pcs_pma_ch1_0 |         1|
|24    |mac_phy_system_ila_mac_phy1_0     |         1|
|25    |bb_data_loopback_fifo             |         1|
|26    |tpu_clock_mm                      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |add_ddc                           |     1|
|2     |add_ddc__2                        |     1|
|3     |add_duc                           |     1|
|4     |add_duc__2                        |     1|
|5     |axis_data_fifo_0                  |     1|
|6     |axis_data_fifo_0__2               |     1|
|7     |axis_fifo_t                       |     1|
|8     |axis_fifo_t8                      |     1|
|9     |axis_fifo_t8__16                  |     1|
|10    |axis_fifo_t8__17                  |     1|
|11    |axis_fifo_t8__18                  |     1|
|12    |axis_fifo_t8__19                  |     1|
|13    |axis_fifo_t8__20                  |     1|
|14    |axis_fifo_t8__21                  |     1|
|15    |axis_fifo_t8__22                  |     1|
|16    |axis_fifo_t8__23                  |     1|
|17    |axis_fifo_t8__24                  |     1|
|18    |axis_fifo_t8__25                  |     1|
|19    |axis_fifo_t8__26                  |     1|
|20    |axis_fifo_t8__27                  |     1|
|21    |axis_fifo_t8__28                  |     1|
|22    |axis_fifo_t8__29                  |     1|
|23    |axis_fifo_t8__30                  |     1|
|24    |axis_fifo_t__16                   |     1|
|25    |axis_fifo_t__17                   |     1|
|26    |axis_fifo_t__18                   |     1|
|27    |axis_fifo_t__19                   |     1|
|28    |axis_fifo_t__20                   |     1|
|29    |axis_fifo_t__21                   |     1|
|30    |axis_fifo_t__22                   |     1|
|31    |axis_fifo_t__23                   |     1|
|32    |axis_fifo_t__24                   |     1|
|33    |axis_fifo_t__25                   |     1|
|34    |axis_fifo_t__26                   |     1|
|35    |axis_fifo_t__27                   |     1|
|36    |axis_fifo_t__28                   |     1|
|37    |axis_fifo_t__29                   |     1|
|38    |axis_fifo_t__30                   |     1|
|39    |bb_data_loopback_fifo             |     1|
|40    |bb_interface_fifo                 |     1|
|41    |bb_interface_fifo__4              |     1|
|42    |bb_interface_fifo__5              |     1|
|43    |bb_interface_fifo__6              |     1|
|44    |ddc_out_fifo                      |     1|
|45    |ddc_out_fifo__4                   |     1|
|46    |ddc_out_fifo__5                   |     1|
|47    |ddc_out_fifo__6                   |     1|
|48    |dds_125m_i                        |     1|
|49    |dds_125m_i__2                     |     1|
|50    |dds_125m_q                        |     1|
|51    |dds_125m_q__2                     |     1|
|52    |dds_ri                            |     1|
|53    |dds_ri__2                         |     1|
|54    |dds_rq                            |     1|
|55    |dds_rq__2                         |     1|
|56    |duc_out_fifo                      |     1|
|57    |duc_out_fifo__4                   |     1|
|58    |duc_out_fifo__5                   |     1|
|59    |duc_out_fifo__6                   |     1|
|60    |ila_layer1_receive                |     1|
|61    |mac_phy_system_ila_mac_phy1_0     |     1|
|62    |mac_phy_ten_gig_eth_mac_ch0_0     |     1|
|63    |mac_phy_ten_gig_eth_mac_ch1_0     |     1|
|64    |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |     1|
|65    |mac_phy_ten_gig_eth_pcs_pma_ch1_0 |     1|
|66    |mult_ddc                          |     1|
|67    |mult_ddc__10                      |     1|
|68    |mult_ddc__11                      |     1|
|69    |mult_ddc__12                      |     1|
|70    |mult_ddc__13                      |     1|
|71    |mult_ddc__14                      |     1|
|72    |mult_ddc__8                       |     1|
|73    |mult_ddc__9                       |     1|
|74    |mult_duc                          |     1|
|75    |mult_duc__10                      |     1|
|76    |mult_duc__11                      |     1|
|77    |mult_duc__12                      |     1|
|78    |mult_duc__13                      |     1|
|79    |mult_duc__14                      |     1|
|80    |mult_duc__8                       |     1|
|81    |mult_duc__9                       |     1|
|82    |rs_decoder                        |     1|
|83    |rs_decoder__2                     |     1|
|84    |rs_encoder                        |     1|
|85    |rs_encoder__2                     |     1|
|86    |sub_ddc                           |     1|
|87    |sub_ddc__2                        |     1|
|88    |sub_duc                           |     1|
|89    |sub_duc__2                        |     1|
|90    |tpu_clock_mm                      |     1|
|91    |CARRY8                            |   112|
|92    |LUT1                              |   853|
|93    |LUT2                              |  6227|
|94    |LUT3                              | 14901|
|95    |LUT4                              |  1365|
|96    |LUT5                              |  5514|
|97    |LUT6                              | 22416|
|98    |MUXF7                             |  3284|
|99    |MUXF8                             |  1138|
|100   |RAM128X1D                         |    48|
|101   |RAM16X1D                          |    80|
|102   |RAM32X1D                          |    48|
|103   |RAM64M8                           |   122|
|104   |RAM64X1D                          |   148|
|105   |SRL16E                            |    17|
|106   |FDCE                              |    80|
|107   |FDRE                              | 40656|
|108   |FDSE                              |    58|
|109   |LD                                |  7856|
|110   |IBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------+--------------------------------+-------+
|      |Instance                                        |Module                          |Cells  |
+------+------------------------------------------------+--------------------------------+-------+
|1     |top                                             |                                | 107886|
|2     |  data_transfer                                 |data_transfer                   |  16101|
|3     |  tpu                                           |tpu                             |  89477|
|4     |    layer1                                      |layer1                          |  86192|
|5     |      layer1_transmit                           |layer1_transmit                 |  30104|
|6     |        \layer1_transmit_lane[0].interleaver    |interleaver__1                  |   5901|
|7     |        \layer1_transmit_lane[0].qam            |qam__1                          |   8076|
|8     |        \layer1_transmit_lane[1].interleaver    |interleaver                     |   5901|
|9     |        \layer1_transmit_lane[1].qam            |qam                             |   8927|
|10    |        mac_block                               |mac_block                       |    134|
|11    |        \layer1_transmit_lane[0].crc_generator  |crc_generator__1                |    319|
|12    |          crc24_insert_1bit                     |crc24_insert_1bit__1            |     82|
|13    |            u_crc24_calc                        |crc24_calc_1bit__1              |     50|
|14    |        \layer1_transmit_lane[0].scrambler      |scrambler__1                    |    250|
|15    |        \layer1_transmit_lane[1].crc_generator  |crc_generator__2                |    319|
|16    |          crc24_insert_1bit                     |crc24_insert_1bit__2            |     82|
|17    |            u_crc24_calc                        |crc24_calc_1bit__2              |     50|
|18    |        \layer1_transmit_lane[1].scrambler      |scrambler                       |    250|
|19    |      layer1_receive                            |layer1_receive                  |  56088|
|20    |        mac_deblock                             |mac_deblock                     |   6007|
|21    |        \layer1_receive_lane[0].eqam            |eqam__1                         |  18653|
|22    |        \layer1_receive_lane[0].deintrlv        |deintrlv__1                     |   5907|
|23    |        \layer1_receive_lane[1].eqam            |eqam                            |  18653|
|24    |        \layer1_receive_lane[1].deintrlv        |deintrlv                        |   5907|
|25    |        \layer1_receive_lane[0].descrambler     |descrambler__1                  |    250|
|26    |        \layer1_receive_lane[0].crc_detector    |crc_detector__1                 |    207|
|27    |          crc_generator                         |crc_generator__3                |     82|
|28    |            crc24_insert_1bit                   |crc24_insert_1bit__3            |     18|
|29    |        \layer1_receive_lane[1].descrambler     |descrambler                     |    250|
|30    |        \layer1_receive_lane[1].crc_detector    |crc_detector                    |    207|
|31    |          crc_generator                         |crc_generator                   |     82|
|32    |            crc24_insert_1bit                   |crc24_insert_1bit               |     18|
|33    |    radio                                       |radio                           |   2804|
|34    |      radio_transmit                            |radio_transmit                  |    728|
|35    |        \radio_transmit[0].duc                  |duc__xdcDup__1                  |    364|
|36    |        \radio_transmit[1].duc                  |duc                             |    364|
|37    |      radio_receive                             |radio_receive                   |   2076|
|38    |        \radio_receive[0].ddc                   |ddc__xdcDup__1                  |   1038|
|39    |        \radio_receive[1].ddc                   |ddc                             |   1038|
|40    |  kcu105_10gbaser                               |kcu105_10gbaser                 |   2305|
|41    |    debounce_reset                              |debouncer                       |      6|
|42    |    axi_stream_gen_mon_0                        |axi_stream_gen_mon_0            |    687|
|43    |      axi_stream_interface                      |axi_stream_interface__xdcDup__1 |    153|
|44    |      axi_stream_lb_i                           |axi_stream_lb__xdcDup__1        |    289|
|45    |      axi_stream_gen_i                          |axi_stream_gen                  |    242|
|46    |    axi_stream_gen_mon_1                        |axi_stream_gen_mon_1            |    715|
|47    |      axi_stream_interface                      |axi_stream_interface            |    153|
|48    |      axi_stream_lb_i                           |axi_stream_lb                   |    289|
|49    |      axi_stream_gen_i                          |axi_stream_gen__parameterized0  |    271|
|50    |    mac_phy_wrapper_i                           |mac_phy_wrapper                 |    796|
|51    |      mac_phy_i                                 |mac_phy                         |    796|
|52    |        mac_phy_ch0                             |mac_phy_ch0_imp_15CV18U         |    402|
|53    |        mac_phy_ch1                             |mac_phy_ch1_imp_OVJPU8          |    394|
|54    |        xlconstant_1b0                          |mac_phy_xlconstant_1b0_0        |      0|
|55    |        xlconstant_1b1                          |mac_phy_xlconstant_1b1_0        |      0|
|56    |        xlconstant_3b101                        |mac_phy_xlconstant_3b101_0      |      0|
|57    |        xlconstant_8b0                          |mac_phy_xlconstant_8b0_0        |      0|
+------+------------------------------------------------+--------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:58 ; elapsed = 00:09:08 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 45247 ; free virtual = 52422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:27 ; elapsed = 00:08:46 . Memory (MB): peak = 3460.602 ; gain = 892.168 ; free physical = 51100 ; free virtual = 58275
Synthesis Optimization Complete : Time (s): cpu = 00:07:01 ; elapsed = 00:09:09 . Memory (MB): peak = 3460.602 ; gain = 1355.730 ; free physical = 51165 ; free virtual = 58277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3460.602 ; gain = 0.000 ; free physical = 51146 ; free virtual = 58257
INFO: [Netlist 29-17] Analyzing 12837 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3484.613 ; gain = 0.000 ; free physical = 51115 ; free virtual = 58227
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8303 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LD => LDCE: 7856 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 80 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 122 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 148 instances

INFO: [Common 17-83] Releasing license: Synthesis
749 Infos, 665 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:19 ; elapsed = 00:09:31 . Memory (MB): peak = 3484.613 ; gain = 1850.387 ; free physical = 51383 ; free virtual = 58495
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3484.613 ; gain = 0.000 ; free physical = 51383 ; free virtual = 58495
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/kcu10gbaser_tpu_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3508.625 ; gain = 24.012 ; free physical = 51369 ; free virtual = 58490
INFO: [runtcl-4] Executing : report_utilization -file kcu10gbaser_tpu_top_utilization_synth.rpt -pb kcu105_10gbaser_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 20:29:37 2020...
