0.7
2020.2
May 22 2024
19:03:11
E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.srcs/sim_1/new/DM_tb.v,1734706931,verilog,,,,DM_tb,,,,,,,,
E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.srcs/sources_1/new/DataMemory.v,1734706152,verilog,,E:/LogicDesign_Project/LogicDesign_Project/LogicDesign_Project.srcs/sim_1/new/DM_tb.v,,DataMemory,,,,,,,,
