digraph "CFG for '_Z8MyKernelPfmii' function" {
	label="CFG for '_Z8MyKernelPfmii' function";

	Node0x5f7c7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%4:\l  %5 = icmp sgt i32 %3, 0\l  br i1 %5, label %6, label %13\l|{<s0>T|<s1>F}}"];
	Node0x5f7c7d0:s0 -> Node0x5f7c770;
	Node0x5f7c7d0:s1 -> Node0x5f7cf50;
	Node0x5f7c770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%6:\l6:                                                \l  %7 = bitcast float addrspace(1)* %0 to i8 addrspace(1)*\l  %8 = icmp sgt i32 %2, 0\l  %9 = and i32 %2, 7\l  %10 = icmp ult i32 %2, 8\l  %11 = and i32 %2, -8\l  %12 = icmp eq i32 %9, 0\l  br label %14\l}"];
	Node0x5f7c770 -> Node0x5f7c820;
	Node0x5f7cf50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%13:\l13:                                               \l  ret void\l}"];
	Node0x5f7c820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%14:\l14:                                               \l  %15 = phi i32 [ 0, %6 ], [ %32, %31 ]\l  %16 = zext i32 %15 to i64\l  %17 = mul i64 %16, %1\l  %18 = getelementptr inbounds i8, i8 addrspace(1)* %7, i64 %17\l  %19 = bitcast i8 addrspace(1)* %18 to float addrspace(1)*\l  br i1 %8, label %20, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5f7c820:s0 -> Node0x5f7d940;
	Node0x5f7c820:s1 -> Node0x5f7d5b0;
	Node0x5f7d940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%20:\l20:                                               \l  br i1 %10, label %21, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5f7d940:s0 -> Node0x5f7da80;
	Node0x5f7d940:s1 -> Node0x5f7dad0;
	Node0x5f7da80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%21:\l21:                                               \l  %22 = phi i32 [ 0, %20 ], [ %60, %34 ]\l  br i1 %12, label %31, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5f7da80:s0 -> Node0x5f7d5b0;
	Node0x5f7da80:s1 -> Node0x5f7dcf0;
	Node0x5f7dcf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %28, %23 ], [ %22, %21 ]\l  %25 = phi i32 [ %29, %23 ], [ 0, %21 ]\l  %26 = zext i32 %24 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %19, i64 %26\l  store float 0x40314CCCC0000000, float addrspace(1)* %27, align 4, !tbaa !4\l  %28 = add nuw nsw i32 %24, 1\l  %29 = add i32 %25, 1\l  %30 = icmp eq i32 %29, %9\l  br i1 %30, label %31, label %23, !llvm.loop !8\l|{<s0>T|<s1>F}}"];
	Node0x5f7dcf0:s0 -> Node0x5f7d5b0;
	Node0x5f7dcf0:s1 -> Node0x5f7dcf0;
	Node0x5f7d5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%31:\l31:                                               \l  %32 = add nuw nsw i32 %15, 1\l  %33 = icmp eq i32 %32, %3\l  br i1 %33, label %13, label %14, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5f7d5b0:s0 -> Node0x5f7cf50;
	Node0x5f7d5b0:s1 -> Node0x5f7c820;
	Node0x5f7dad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c32e3170",label="{%34:\l34:                                               \l  %35 = phi i32 [ %60, %34 ], [ 0, %20 ]\l  %36 = phi i32 [ %61, %34 ], [ 0, %20 ]\l  %37 = zext i32 %35 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %19, i64 %37\l  store float 0x40314CCCC0000000, float addrspace(1)* %38, align 4, !tbaa !4\l  %39 = or i32 %35, 1\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %19, i64 %40\l  store float 0x40314CCCC0000000, float addrspace(1)* %41, align 4, !tbaa !4\l  %42 = or i32 %35, 2\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %19, i64 %43\l  store float 0x40314CCCC0000000, float addrspace(1)* %44, align 4, !tbaa !4\l  %45 = or i32 %35, 3\l  %46 = zext i32 %45 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %19, i64 %46\l  store float 0x40314CCCC0000000, float addrspace(1)* %47, align 4, !tbaa !4\l  %48 = or i32 %35, 4\l  %49 = zext i32 %48 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %19, i64 %49\l  store float 0x40314CCCC0000000, float addrspace(1)* %50, align 4, !tbaa !4\l  %51 = or i32 %35, 5\l  %52 = zext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %19, i64 %52\l  store float 0x40314CCCC0000000, float addrspace(1)* %53, align 4, !tbaa !4\l  %54 = or i32 %35, 6\l  %55 = zext i32 %54 to i64\l  %56 = getelementptr inbounds float, float addrspace(1)* %19, i64 %55\l  store float 0x40314CCCC0000000, float addrspace(1)* %56, align 4, !tbaa !4\l  %57 = or i32 %35, 7\l  %58 = zext i32 %57 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %19, i64 %58\l  store float 0x40314CCCC0000000, float addrspace(1)* %59, align 4, !tbaa !4\l  %60 = add nuw nsw i32 %35, 8\l  %61 = add i32 %36, 8\l  %62 = icmp eq i32 %61, %11\l  br i1 %62, label %21, label %34, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5f7dad0:s0 -> Node0x5f7da80;
	Node0x5f7dad0:s1 -> Node0x5f7dad0;
}
