INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/isaig/relearning/relearning.srcs/sim_1/new/tb_cpu_mision_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cpu_mission_1'
