|top
CLOCK_50 => add_sub:top_inst.clk_50mhz
SW[0] => add_sub:top_inst.a_in[0]
SW[1] => add_sub:top_inst.a_in[1]
SW[2] => add_sub:top_inst.a_in[2]
SW[3] => add_sub:top_inst.a_in[3]
SW[4] => add_sub:top_inst.a_in[4]
SW[5] => add_sub:top_inst.a_in[5]
SW[6] => add_sub:top_inst.a_in[6]
SW[7] => add_sub:top_inst.a_in[7]
SW[8] => ~NO_FANOUT~
SW[9] => add_sub:top_inst.reset_n
KEY[0] => add_sub:top_inst.pb_in
HEX0[0] << add_sub:top_inst.hex0[0]
HEX0[1] << add_sub:top_inst.hex0[1]
HEX0[2] << add_sub:top_inst.hex0[2]
HEX0[3] << add_sub:top_inst.hex0[3]
HEX0[4] << add_sub:top_inst.hex0[4]
HEX0[5] << add_sub:top_inst.hex0[5]
HEX0[6] << add_sub:top_inst.hex0[6]
HEX1[0] << add_sub:top_inst.hex1[0]
HEX1[1] << add_sub:top_inst.hex1[1]
HEX1[2] << add_sub:top_inst.hex1[2]
HEX1[3] << add_sub:top_inst.hex1[3]
HEX1[4] << add_sub:top_inst.hex1[4]
HEX1[5] << add_sub:top_inst.hex1[5]
HEX1[6] << add_sub:top_inst.hex1[6]
HEX2[0] << add_sub:top_inst.hex2[0]
HEX2[1] << add_sub:top_inst.hex2[1]
HEX2[2] << add_sub:top_inst.hex2[2]
HEX2[3] << add_sub:top_inst.hex2[3]
HEX2[4] << add_sub:top_inst.hex2[4]
HEX2[5] << add_sub:top_inst.hex2[5]
HEX2[6] << add_sub:top_inst.hex2[6]
LEDR[0] << add_sub:top_inst.ledOut[0]
LEDR[1] << add_sub:top_inst.ledOut[1]
LEDR[2] << add_sub:top_inst.ledOut[2]
LEDR[3] << add_sub:top_inst.ledOut[3]


|top|add_sub:top_inst
clk_50mhz => edge_detect:pushButton.clock
clk_50mhz => out_12b[0].CLK
clk_50mhz => out_12b[1].CLK
clk_50mhz => out_12b[2].CLK
clk_50mhz => out_12b[3].CLK
clk_50mhz => out_12b[4].CLK
clk_50mhz => out_12b[5].CLK
clk_50mhz => out_12b[6].CLK
clk_50mhz => out_12b[7].CLK
clk_50mhz => out_12b[8].CLK
clk_50mhz => out_12b[9].CLK
clk_50mhz => out_12b[10].CLK
clk_50mhz => out_12b[11].CLK
clk_50mhz => output[0].CLK
clk_50mhz => output[1].CLK
clk_50mhz => output[2].CLK
clk_50mhz => output[3].CLK
clk_50mhz => output[4].CLK
clk_50mhz => output[5].CLK
clk_50mhz => output[6].CLK
clk_50mhz => output[7].CLK
clk_50mhz => sub_reg[0].CLK
clk_50mhz => sub_reg[1].CLK
clk_50mhz => sub_reg[2].CLK
clk_50mhz => sub_reg[3].CLK
clk_50mhz => sub_reg[4].CLK
clk_50mhz => sub_reg[5].CLK
clk_50mhz => sub_reg[6].CLK
clk_50mhz => sub_reg[7].CLK
clk_50mhz => add_reg[0].CLK
clk_50mhz => add_reg[1].CLK
clk_50mhz => add_reg[2].CLK
clk_50mhz => add_reg[3].CLK
clk_50mhz => add_reg[4].CLK
clk_50mhz => add_reg[5].CLK
clk_50mhz => add_reg[6].CLK
clk_50mhz => add_reg[7].CLK
clk_50mhz => b_reg[0].CLK
clk_50mhz => b_reg[1].CLK
clk_50mhz => b_reg[2].CLK
clk_50mhz => b_reg[3].CLK
clk_50mhz => b_reg[4].CLK
clk_50mhz => b_reg[5].CLK
clk_50mhz => b_reg[6].CLK
clk_50mhz => b_reg[7].CLK
clk_50mhz => a_reg[0].CLK
clk_50mhz => a_reg[1].CLK
clk_50mhz => a_reg[2].CLK
clk_50mhz => a_reg[3].CLK
clk_50mhz => a_reg[4].CLK
clk_50mhz => a_reg[5].CLK
clk_50mhz => a_reg[6].CLK
clk_50mhz => a_reg[7].CLK
clk_50mhz => edge_detect:resetEdge.clock
clk_50mhz => clock_synchronizer:ASync.clock
clk_50mhz => current_state~1.DATAIN
a_in[0] => clock_synchronizer:ASync.async_in[0]
a_in[1] => clock_synchronizer:ASync.async_in[1]
a_in[2] => clock_synchronizer:ASync.async_in[2]
a_in[3] => clock_synchronizer:ASync.async_in[3]
a_in[4] => clock_synchronizer:ASync.async_in[4]
a_in[5] => clock_synchronizer:ASync.async_in[5]
a_in[6] => clock_synchronizer:ASync.async_in[6]
a_in[7] => clock_synchronizer:ASync.async_in[7]
reset_n => edge_detect:pushButton.reset_n
reset_n => edge_detect:resetEdge.DataIn
reset_n => clock_synchronizer:ASync.reset_n
pb_in => edge_detect:pushButton.DataIn
hex2[0] <= bcd2seven_seg:hexHund.seven_segment[0]
hex2[1] <= bcd2seven_seg:hexHund.seven_segment[1]
hex2[2] <= bcd2seven_seg:hexHund.seven_segment[2]
hex2[3] <= bcd2seven_seg:hexHund.seven_segment[3]
hex2[4] <= bcd2seven_seg:hexHund.seven_segment[4]
hex2[5] <= bcd2seven_seg:hexHund.seven_segment[5]
hex2[6] <= bcd2seven_seg:hexHund.seven_segment[6]
hex1[0] <= bcd2seven_seg:hexTen.seven_segment[0]
hex1[1] <= bcd2seven_seg:hexTen.seven_segment[1]
hex1[2] <= bcd2seven_seg:hexTen.seven_segment[2]
hex1[3] <= bcd2seven_seg:hexTen.seven_segment[3]
hex1[4] <= bcd2seven_seg:hexTen.seven_segment[4]
hex1[5] <= bcd2seven_seg:hexTen.seven_segment[5]
hex1[6] <= bcd2seven_seg:hexTen.seven_segment[6]
hex0[0] <= bcd2seven_seg:hexOne.seven_segment[0]
hex0[1] <= bcd2seven_seg:hexOne.seven_segment[1]
hex0[2] <= bcd2seven_seg:hexOne.seven_segment[2]
hex0[3] <= bcd2seven_seg:hexOne.seven_segment[3]
hex0[4] <= bcd2seven_seg:hexOne.seven_segment[4]
hex0[5] <= bcd2seven_seg:hexOne.seven_segment[5]
hex0[6] <= bcd2seven_seg:hexOne.seven_segment[6]
ledOut[0] <= ledOut[0].DB_MAX_OUTPUT_PORT_TYPE
ledOut[1] <= ledOut[1].DB_MAX_OUTPUT_PORT_TYPE
ledOut[2] <= ledOut[2].DB_MAX_OUTPUT_PORT_TYPE
ledOut[3] <= ledOut[3].DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|generic_adder_beh:gen_add
a[0] => _.DATAD
a[1] => _.DATAD
a[2] => _.DATAD
a[3] => _.DATAD
a[4] => _.DATAD
a[5] => _.DATAD
a[6] => _.DATAD
a[7] => _.DATAD
b[0] => _.DATAC
b[1] => _.DATAC
b[2] => _.DATAC
b[3] => _.DATAC
b[4] => _.DATAC
b[5] => _.DATAC
b[6] => _.DATAC
b[7] => _.DATAC
cin => _.DATAB
sum[0] <= _.SUM_OUT
sum[1] <= _.SUM_OUT
sum[2] <= _.SUM_OUT
sum[3] <= _.SUM_OUT
sum[4] <= _.SUM_OUT
sum[5] <= _.SUM_OUT
sum[6] <= _.SUM_OUT
sum[7] <= _.SUM_OUT
cout <= _.SUM_OUT


|top|add_sub:top_inst|generic_subtractor_beh:gen_sub
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
b[0] => Add0.IN8
b[1] => Add0.IN7
b[2] => Add0.IN6
b[3] => Add0.IN5
b[4] => Add0.IN4
b[5] => Add0.IN3
b[6] => Add0.IN2
b[7] => Add0.IN1
cin => Add1.IN18
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|double_dabble:hexOuts
result_padded[0] => ones[0].DATAIN
result_padded[1] => LessThan15.IN8
result_padded[1] => Add15.IN8
result_padded[1] => bcd.DATAA
result_padded[2] => LessThan12.IN8
result_padded[2] => Add12.IN8
result_padded[2] => bcd.DATAA
result_padded[3] => LessThan9.IN8
result_padded[3] => Add9.IN8
result_padded[3] => bcd.DATAA
result_padded[4] => LessThan7.IN8
result_padded[4] => Add7.IN8
result_padded[4] => bcd.DATAA
result_padded[5] => LessThan5.IN8
result_padded[5] => Add5.IN8
result_padded[5] => bcd.DATAA
result_padded[6] => LessThan3.IN8
result_padded[6] => Add3.IN8
result_padded[6] => bcd.DATAA
result_padded[7] => LessThan2.IN8
result_padded[7] => Add2.IN8
result_padded[7] => bcd.DATAA
result_padded[8] => LessThan1.IN8
result_padded[8] => Add1.IN8
result_padded[8] => bcd.DATAA
result_padded[9] => LessThan0.IN6
result_padded[9] => Add0.IN6
result_padded[9] => bcd.DATAA
result_padded[10] => LessThan0.IN5
result_padded[10] => Add0.IN5
result_padded[10] => bcd.DATAA
result_padded[11] => LessThan0.IN4
result_padded[11] => Add0.IN4
result_padded[11] => bcd.DATAA
ones[0] <= result_padded[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[0] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
hundreds[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|bcd2seven_seg:hexHund
bcd_number[0] => Mux0.IN19
bcd_number[0] => Mux1.IN19
bcd_number[0] => Mux2.IN19
bcd_number[0] => Mux3.IN19
bcd_number[0] => Mux4.IN19
bcd_number[0] => Mux5.IN19
bcd_number[0] => Mux6.IN19
bcd_number[1] => Mux0.IN18
bcd_number[1] => Mux1.IN18
bcd_number[1] => Mux2.IN18
bcd_number[1] => Mux3.IN18
bcd_number[1] => Mux4.IN18
bcd_number[1] => Mux5.IN18
bcd_number[1] => Mux6.IN18
bcd_number[2] => Mux0.IN17
bcd_number[2] => Mux1.IN17
bcd_number[2] => Mux2.IN17
bcd_number[2] => Mux3.IN17
bcd_number[2] => Mux4.IN17
bcd_number[2] => Mux5.IN17
bcd_number[2] => Mux6.IN17
bcd_number[3] => Mux0.IN16
bcd_number[3] => Mux1.IN16
bcd_number[3] => Mux2.IN16
bcd_number[3] => Mux3.IN16
bcd_number[3] => Mux4.IN16
bcd_number[3] => Mux5.IN16
bcd_number[3] => Mux6.IN16
seven_segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|bcd2seven_seg:hexTen
bcd_number[0] => Mux0.IN19
bcd_number[0] => Mux1.IN19
bcd_number[0] => Mux2.IN19
bcd_number[0] => Mux3.IN19
bcd_number[0] => Mux4.IN19
bcd_number[0] => Mux5.IN19
bcd_number[0] => Mux6.IN19
bcd_number[1] => Mux0.IN18
bcd_number[1] => Mux1.IN18
bcd_number[1] => Mux2.IN18
bcd_number[1] => Mux3.IN18
bcd_number[1] => Mux4.IN18
bcd_number[1] => Mux5.IN18
bcd_number[1] => Mux6.IN18
bcd_number[2] => Mux0.IN17
bcd_number[2] => Mux1.IN17
bcd_number[2] => Mux2.IN17
bcd_number[2] => Mux3.IN17
bcd_number[2] => Mux4.IN17
bcd_number[2] => Mux5.IN17
bcd_number[2] => Mux6.IN17
bcd_number[3] => Mux0.IN16
bcd_number[3] => Mux1.IN16
bcd_number[3] => Mux2.IN16
bcd_number[3] => Mux3.IN16
bcd_number[3] => Mux4.IN16
bcd_number[3] => Mux5.IN16
bcd_number[3] => Mux6.IN16
seven_segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|bcd2seven_seg:hexOne
bcd_number[0] => Mux0.IN19
bcd_number[0] => Mux1.IN19
bcd_number[0] => Mux2.IN19
bcd_number[0] => Mux3.IN19
bcd_number[0] => Mux4.IN19
bcd_number[0] => Mux5.IN19
bcd_number[0] => Mux6.IN19
bcd_number[1] => Mux0.IN18
bcd_number[1] => Mux1.IN18
bcd_number[1] => Mux2.IN18
bcd_number[1] => Mux3.IN18
bcd_number[1] => Mux4.IN18
bcd_number[1] => Mux5.IN18
bcd_number[1] => Mux6.IN18
bcd_number[2] => Mux0.IN17
bcd_number[2] => Mux1.IN17
bcd_number[2] => Mux2.IN17
bcd_number[2] => Mux3.IN17
bcd_number[2] => Mux4.IN17
bcd_number[2] => Mux5.IN17
bcd_number[2] => Mux6.IN17
bcd_number[3] => Mux0.IN16
bcd_number[3] => Mux1.IN16
bcd_number[3] => Mux2.IN16
bcd_number[3] => Mux3.IN16
bcd_number[3] => Mux4.IN16
bcd_number[3] => Mux5.IN16
bcd_number[3] => Mux6.IN16
seven_segment[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seven_segment[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|edge_detect:pushButton
clock => FallingEdge~reg0.CLK
clock => RisingEdge~reg0.CLK
clock => PrevDataIn2.CLK
clock => PrevDataIn1.CLK
reset_n => FallingEdge~reg0.ACLR
reset_n => RisingEdge~reg0.ACLR
reset_n => PrevDataIn2.ACLR
reset_n => PrevDataIn1.ACLR
DataIn => PrevDataIn1.DATAIN
RisingEdge <= RisingEdge~reg0.DB_MAX_OUTPUT_PORT_TYPE
FallingEdge <= FallingEdge~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|edge_detect:resetEdge
clock => FallingEdge~reg0.CLK
clock => RisingEdge~reg0.CLK
clock => PrevDataIn2.CLK
clock => PrevDataIn1.CLK
reset_n => FallingEdge~reg0.ACLR
reset_n => RisingEdge~reg0.ACLR
reset_n => PrevDataIn2.ACLR
reset_n => PrevDataIn1.ACLR
DataIn => PrevDataIn1.DATAIN
RisingEdge <= RisingEdge~reg0.DB_MAX_OUTPUT_PORT_TYPE
FallingEdge <= FallingEdge~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|add_sub:top_inst|clock_synchronizer:ASync
clock => prev_data_2[0].CLK
clock => prev_data_2[1].CLK
clock => prev_data_2[2].CLK
clock => prev_data_2[3].CLK
clock => prev_data_2[4].CLK
clock => prev_data_2[5].CLK
clock => prev_data_2[6].CLK
clock => prev_data_2[7].CLK
clock => prev_data_1[0].CLK
clock => prev_data_1[1].CLK
clock => prev_data_1[2].CLK
clock => prev_data_1[3].CLK
clock => prev_data_1[4].CLK
clock => prev_data_1[5].CLK
clock => prev_data_1[6].CLK
clock => prev_data_1[7].CLK
reset_n => prev_data_2[0].ACLR
reset_n => prev_data_2[1].ACLR
reset_n => prev_data_2[2].ACLR
reset_n => prev_data_2[3].ACLR
reset_n => prev_data_2[4].ACLR
reset_n => prev_data_2[5].ACLR
reset_n => prev_data_2[6].ACLR
reset_n => prev_data_2[7].ACLR
reset_n => prev_data_1[0].ACLR
reset_n => prev_data_1[1].ACLR
reset_n => prev_data_1[2].ACLR
reset_n => prev_data_1[3].ACLR
reset_n => prev_data_1[4].ACLR
reset_n => prev_data_1[5].ACLR
reset_n => prev_data_1[6].ACLR
reset_n => prev_data_1[7].ACLR
async_in[0] => prev_data_1[0].DATAIN
async_in[1] => prev_data_1[1].DATAIN
async_in[2] => prev_data_1[2].DATAIN
async_in[3] => prev_data_1[3].DATAIN
async_in[4] => prev_data_1[4].DATAIN
async_in[5] => prev_data_1[5].DATAIN
async_in[6] => prev_data_1[6].DATAIN
async_in[7] => prev_data_1[7].DATAIN
sync_out[0] <= prev_data_2[0].DB_MAX_OUTPUT_PORT_TYPE
sync_out[1] <= prev_data_2[1].DB_MAX_OUTPUT_PORT_TYPE
sync_out[2] <= prev_data_2[2].DB_MAX_OUTPUT_PORT_TYPE
sync_out[3] <= prev_data_2[3].DB_MAX_OUTPUT_PORT_TYPE
sync_out[4] <= prev_data_2[4].DB_MAX_OUTPUT_PORT_TYPE
sync_out[5] <= prev_data_2[5].DB_MAX_OUTPUT_PORT_TYPE
sync_out[6] <= prev_data_2[6].DB_MAX_OUTPUT_PORT_TYPE
sync_out[7] <= prev_data_2[7].DB_MAX_OUTPUT_PORT_TYPE


