// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of opm
//
// Generated
//  by:  wig
//  on:  Mon Jan 22 13:12:07 2007
//  cmd: ../../mix_0.pl -report portlist bug_20061214a-pin-list.xls templ-HIER.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: opm.v,v 1.1 2007/01/22 16:19:17 wig Exp $
// $Date: 2007/01/22 16:19:17 $
// $Log: opm.v,v $
// Revision 1.1  2007/01/22 16:19:17  wig
// Added Files: testcase for report portlist
//  	README.bug_20061214a bug_20061214a-pin-list.xls
//  	bugver2006-mixed.xls mix.cfg mix.log opm.v opm_i_port.mif
//  	opm_i_port.mif.BAD opm_i_port.mif.unsorted
//  	templ-HIER-mixed.csv templ-HIER.xls
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.100 2006/11/21 16:51:10 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of opm
//

// No user `defines in this module


module opm
//
// Generated Module opm_i
//
	(
		b1_dp_i,	// PIF b1 
		g1_dp_i,	// PIF g1 
		pcs1_dp_i,	// PIF pcs1 
		pcs2_dp_i,	// PIF pcs2 
		pcs3_dp_i,	// PIF pcs3 
		pcs4_dp_i,	// PIF pcs4 
		pcs5_dp_i,	// PIF pcs5 
		pcs6_dp_i,	// PIF pcs6 
		pwm1_dp_i,	// PIF pwm1 
		pwm2_dp_i,	// PIF pwm2 
		pwm3_dp_i,	// PIF pwm3 
		r1_dp_i,	// PIF r1 
		rev_dp_i,	// PIF rev 
		y_itue_dp_i,	// ITU 656, ITU601 Y
		uv_itue_dp_i,	// ITU 601 C
		hsync_dp_i,	// OSC hsync 
		vsync_dp_i,	// OSC vsync 
		blank_dp_i,	// OSC blank 
		osd_af_i,	// OSD active field
		osd_al_i,	// OSD active line
		osd_d_i,	// OSD Data
		osd_fs_i,	// OSD fast switch
		osd_h_i,	// OSD hsync
		osd_hc_i,	// OSD half contrast
		osd_v_i	// OSD vsync
	);

	// Generated Module Inputs:
		input	[11:0]	b1_dp_i;
		input	[11:0]	g1_dp_i;
		input	[11:0]	r1_dp_i;
		input		pcs1_dp_i;
		input		pcs2_dp_i;
		input		pcs3_dp_i;
		input		pcs4_dp_i;
		input		pcs5_dp_i;
		input		pcs6_dp_i;
		input		pwm1_dp_i;
		input		pwm2_dp_i;
		input		pwm3_dp_i;
		input		rev_dp_i;
		input	[9:0]	y_itue_dp_i;
		input	[9:0]	uv_itue_dp_i;
		input		hsync_dp_i;
		input		vsync_dp_i;
		input		blank_dp_i;
		input	[15:0]	osd_d_i;
		input	[1:0]	osd_hc_i;
		input		osd_af_i;
		input		osd_al_i;
		input		osd_fs_i;
		input		osd_h_i;
		input		osd_v_i;
	// Generated Wires:
		wire		pcs1_dp_i;
		wire		pcs2_dp_i;
		wire		pcs3_dp_i;
		wire		pcs4_dp_i;
		wire		pcs5_dp_i;
		wire		pcs6_dp_i;
		wire		pwm1_dp_i;
		wire		pwm2_dp_i;
		wire		pwm3_dp_i;
		wire		rev_dp_i;
		wire	[11:0]	b1_dp_i;
		wire	[11:0]	g1_dp_i;
		wire	[11:0]	r1_dp_i;
		wire	[9:0]	y_itue_dp_i;
		wire	[9:0]	uv_itue_dp_i;
		wire		hsync_dp_i;
		wire		vsync_dp_i;
		wire		blank_dp_i;
		wire		osd_af_i;
		wire		osd_al_i;
		wire		osd_fs_i;
		wire		osd_h_i;
		wire		osd_v_i;
		wire	[15:0]	osd_d_i;
		wire	[1:0]	osd_hc_i;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of opm
//

//
//!End of Module/s
// --------------------------------------------------------------
