# Reading pref.tcl
# do Problema1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1 {C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:49 on Feb 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1" C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD.sv 
# -- Compiling module Bin_BCD
# 
# Top level modules:
# 	Bin_BCD
# End time: 11:31:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1 {C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:49 on Feb 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1" C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD.sv 
# -- Compiling module Bin_BCD
# 
# Top level modules:
# 	Bin_BCD
# End time: 11:31:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1 {C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:49 on Feb 15,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1" C:/Users/manue/Escritorio/dbrenes_digital_design_lab_2024/laboratorio_1/Problema1/Bin_BCD_tb.sv 
# -- Compiling module Bin_BCD_tb
# 
# Top level modules:
# 	Bin_BCD_tb
# End time: 11:31:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Bin_BCD
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Bin_BCD 
# Start time: 11:31:49 on Feb 15,2024
# Loading sv_std.std
# Loading work.Bin_BCD
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: manue  Hostname: LAPTOP-GB4ACP2F  ProcessID: 18212
#           Attempting to use alternate WLF file "./wlft8ncdgs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8ncdgs
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vsim work.Bin_BCD_tb
# End time: 11:31:56 on Feb 15,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim work.Bin_BCD_tb 
# Start time: 11:31:56 on Feb 15,2024
# Loading sv_std.std
# Loading work.Bin_BCD_tb
# Loading work.Bin_BCD
add wave -position end  sim:/Bin_BCD_tb/bcd_output
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: manue  Hostname: LAPTOP-GB4ACP2F  ProcessID: 18212
#           Attempting to use alternate WLF file "./wlftrzc6q3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrzc6q3
add wave -position end  sim:/Bin_BCD_tb/binary_input
run -all
# End time: 11:32:15 on Feb 15,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
