// Seed: 2606045015
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output wor id_8,
    output tri0 id_9,
    output wand id_10,
    input wand id_11,
    input supply1 id_12,
    output tri id_13,
    input wand id_14,
    input uwire id_15,
    output supply0 id_16,
    input supply0 id_17,
    output uwire id_18,
    input supply0 id_19,
    output supply1 id_20
);
  assign id_3 = !-1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_4 = 32'd54
) (
    input  tri   id_0,
    output wor   _id_1,
    output wor   id_2,
    input  uwire id_3,
    input  wire  _id_4,
    input  tri   id_5
    , id_8,
    output tri   id_6
);
  wire id_9;
  ;
  logic [-1  *  -1  ==  id_1 : id_4] id_10;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_6,
      id_3,
      id_5,
      id_0,
      id_3,
      id_2,
      id_6,
      id_2,
      id_0,
      id_3,
      id_6,
      id_3,
      id_5,
      id_6,
      id_3,
      id_6,
      id_3,
      id_6
  );
  assign modCall_1.id_14 = 0;
  wire id_11;
  ;
endmodule
