Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fcae05c3ea364b038aab234ad75d419d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopModule_tb_func_impl xil_defaultlib.TopModule_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU32Bit
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.DataMemory
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.HiLoReg
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.JumpAdder
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b011000000...
Compiling module xil_defaultlib.Mux32Bit2To1_5
Compiling module xil_defaultlib.ProgramCounter__2
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1_2
Compiling module xil_defaultlib.Mux32Bit3To1_3
Compiling module xil_defaultlib.Mux32Bit3To1_4
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModule_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModule_tb_func_impl
