JDF B
// Created by Version 5.0 
PROJECT Untitled
DESIGN lvpecl Normal
DEVKIT LFX125B-04F256CES/2X
ENTRY Schematic/Verilog HDL
MODULE top.v
MODSTYLE top Normal
MODULE simple.v
MODSTYLE simple Normal
SYNTHESIS_TOOL Precision
