# FPGA Primitives

How the major **7-series FPGA primitives** are structured and connected inside the device fabric.

---

## ðŸ§± **Text Hierarchy Overview**

```
FPGA (7-Series)
â”‚
â”œâ”€â”€ Configuration & Control
â”‚   â”œâ”€â”€ ICAP, FRAME_ECC, STARTUPE2, BSCAN, DNA_PORT
â”‚   â””â”€â”€ Clock Managers: MMCM, PLL, BUFG/BUFH/BUFR/BUFIO
â”‚
â”œâ”€â”€ Logic Fabric (CLB Columns)
â”‚   â”œâ”€â”€ Slice (LUTs + FFs + Carry + MUXes)
â”‚   â”‚   â”œâ”€â”€ LUT6, LUT5, LUT3
â”‚   â”‚   â”œâ”€â”€ FDRE / FDCE (Flip-Flops)
â”‚   â”‚   â”œâ”€â”€ CARRY4
â”‚   â”‚   â”œâ”€â”€ MUXF7 / MUXF8
â”‚   â”‚   â””â”€â”€ SRL16E / SRLC32E (Distributed RAM / Shift Reg)
â”‚   â””â”€â”€ Connected by Routing Switch Matrices (PIPs)
â”‚
â”œâ”€â”€ Memory Columns
â”‚   â”œâ”€â”€ Block RAM Tiles
â”‚   â”‚   â”œâ”€â”€ RAMB18E1 / RAMB36E1
â”‚   â”‚   â””â”€â”€ FIFO36E1
â”‚   â””â”€â”€ Optional BRAM controllers (soft AXI or native)
â”‚
â”œâ”€â”€ DSP Columns
â”‚   â””â”€â”€ DSP48E1 (MAC, multiplier, ALU, preadder)
â”‚
â”œâ”€â”€ I/O Columns
â”‚   â”œâ”€â”€ IOB33S / IOB33M (Single-ended/Differential I/O)
â”‚   â”œâ”€â”€ IBUF / OBUF / IOBUF / OBUFDS / IBUFDS
â”‚   â”œâ”€â”€ ISERDESE2 / OSERDESE2 / IDDR / ODDR
â”‚   â””â”€â”€ IDELAYE2 / ODELAYE2
â”‚
â”œâ”€â”€ Clocking Network
â”‚   â”œâ”€â”€ BUFGs (Global clock buffers)
â”‚   â”œâ”€â”€ BUFH / BUFR / BUFIO (Regional / local)
â”‚   â””â”€â”€ Clock routing spine connects to every tile column
â”‚
â”œâ”€â”€ Transceiver Columns (optional, on high-end devices)
â”‚   â”œâ”€â”€ GTXE2_CHANNEL / GTXE2_COMMON
â”‚   â”œâ”€â”€ GTHE2_CHANNEL / GTHE2_COMMON
â”‚   â””â”€â”€ IBUFDS_GTE2 / OBUFDS_GTE2 (refclk interfaces)
â”‚
â”œâ”€â”€ Analog Block
â”‚   â””â”€â”€ XADC (on-chip ADC and sensors)
â”‚
â””â”€â”€ Embedded Processor (Zynq-7000 only)
    â”œâ”€â”€ PS7 (ARM Cortex-A9 dual-core)
    â””â”€â”€ AXI interconnect bridges (PSâ†”PL)
```

---

## ðŸ§­ **Mermaid Flowchart Representation**

```mermaid
graph TD
    A[FPGA Device 7-Series] --> B[Configuration & Control]
    A --> C[Logic Fabric (CLBs)]
    A --> D[Block RAM Columns]
    A --> E[DSP Columns]
    A --> F[IO Columns]
    A --> G[Clocking Network]
    A --> H[Transceiver Columns]
    A --> I[Analog Block]
    A --> J[Embedded Processor - Zynq only]

    B --> B1[ICAP / FRAME_ECC / DNA_PORT]
    B --> B2[STARTUPE2 / BSCAN]
    B --> B3[MMCM / PLL / BUFG / BUFR]

    C --> C1[LUT6 / LUT5]
    C --> C2[FDRE / FDCE - Flip-Flops]
    C --> C3[CARRY4 / MUXF7 / MUXF8]
    C --> C4[SRL16E / SRLC32E]
    C --> C5[PIPs & Routing Switches]

    D --> D1[RAMB18E1 / RAMB36E1]
    D --> D2[FIFO36E1]

    E --> E1[DSP48E1 Blocks]

    F --> F1[IOB33S / IOB33M]
    F --> F2[IBUF / OBUF / IOBUF / OBUFDS]
    F --> F3[ISERDESE2 / OSERDESE2]
    F --> F4[IDDR / ODDR / IDELAYE2 / ODELAYE2]

    G --> G1[BUFG (Global)]
    G --> G2[BUFH / BUFR / BUFIO (Regional)]

    H --> H1[GTXE2 / GTHE2 Channels]
    H --> H2[IBUFDS_GTE2 / OBUFDS_GTE2]

    I --> I1[XADC Sensors]

    J --> J1[PS7 ARM Cortex-A9]
    J --> J2[AXI Interconnect]
```

---

## ðŸ’¡ Summary

Think of the **7-series architecture** as a **columnar grid**:

* **CLBs** (logic) form most of the fabric.
* **BRAMs**, **DSPs**, **IOBs**, and **GTXs** form vertical **columns** interleaved with CLBs.
* The **clocking network** and **routing matrices** interconnect everything.
* On **Zynq**, a **Processing System (PS7)** block connects via **AXI** to the programmable logic (PL).

---

Would you like me to extend this diagram to show **dataflow paths** (e.g., fabric â†’ IOB â†’ pad, or fabric â†’ DSP â†’ BRAM)? It helps when youâ€™re designing a SoC-like subsystem (e.g., MicroBlaze + AXI + DDR).

