<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Froeler_Projekt: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Froeler_Projekt
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_p.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_p" name="index_p"></a>- p -</h3><ul>
<li>PACKAGE_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">stm32l432xx.h</a></li>
<li>PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">stm32l432xx.h</a></li>
<li>PERIPH_BB_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">stm32l432xx.h</a></li>
<li>PWR_BATTERY_CHARGING_RESISTOR_1_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#gacebb57480a111beaf8ca05f014cbd096">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_BATTERY_CHARGING_RESISTOR_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#ga27d3d5ee9e0fc78ecac6e41498a37916">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_CR1_DBP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">stm32l432xx.h</a></li>
<li>PWR_CR1_DBP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_SHUTDOWN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_SHUTDOWN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STANDBY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STANDBY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STOP0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STOP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STOP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STOP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99c067f922a3d2e2d33266caa197c0b3">stm32l432xx.h</a></li>
<li>PWR_CR1_LPMS_STOP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3ba2ca1bdaf842b7aab79647ac26a5">stm32l432xx.h</a></li>
<li>PWR_CR1_LPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5">stm32l432xx.h</a></li>
<li>PWR_CR1_LPR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760">stm32l432xx.h</a></li>
<li>PWR_CR1_VOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">stm32l432xx.h</a></li>
<li>PWR_CR1_VOS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb">stm32l432xx.h</a></li>
<li>PWR_CR1_VOS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db">stm32l432xx.h</a></li>
<li>PWR_CR1_VOS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_LEV7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999">stm32l432xx.h</a></li>
<li>PWR_CR2_PLS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3">stm32l432xx.h</a></li>
<li>PWR_CR2_PVDE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8">stm32l432xx.h</a></li>
<li>PWR_CR2_PVDE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e924cc135e38863ef1341c784fa4683">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03">stm32l432xx.h</a></li>
<li>PWR_CR2_PVME_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b">stm32l432xx.h</a></li>
<li>PWR_CR2_USV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54c0c5d806608cabfc4e1b32e404b0fa">stm32l432xx.h</a></li>
<li>PWR_CR2_USV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f38b2bdcb602072e2751cdf0c77aa51">stm32l432xx.h</a></li>
<li>PWR_CR3_APC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de">stm32l432xx.h</a></li>
<li>PWR_CR3_APC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532">stm32l432xx.h</a></li>
<li>PWR_CR3_EIWUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648">stm32l432xx.h</a></li>
<li>PWR_CR3_EIWUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09">stm32l432xx.h</a></li>
<li>PWR_CR3_EWUP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011">stm32l432xx.h</a></li>
<li>PWR_CR3_RRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f">stm32l432xx.h</a></li>
<li>PWR_CR3_RRS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb">stm32l432xx.h</a></li>
<li>PWR_CR4_VBE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb">stm32l432xx.h</a></li>
<li>PWR_CR4_VBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4">stm32l432xx.h</a></li>
<li>PWR_CR4_VBRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f">stm32l432xx.h</a></li>
<li>PWR_CR4_VBRS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b">stm32l432xx.h</a></li>
<li>PWR_CR4_WP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465">stm32l432xx.h</a></li>
<li>PWR_CR4_WP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a">stm32l432xx.h</a></li>
<li>PWR_CR4_WP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e">stm32l432xx.h</a></li>
<li>PWR_CR4_WP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9">stm32l432xx.h</a></li>
<li>PWR_CR4_WP3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358">stm32l432xx.h</a></li>
<li>PWR_CR4_WP3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf">stm32l432xx.h</a></li>
<li>PWR_CR4_WP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744">stm32l432xx.h</a></li>
<li>PWR_CR4_WP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6">stm32l432xx.h</a></li>
<li>PWR_CR4_WP5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5">stm32l432xx.h</a></li>
<li>PWR_CR4_WP5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c">stm32l432xx.h</a></li>
<li>PWR_EVENT_LINE_PVD&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html#ga115f7f93268a51617cd821a4f1de0fcd">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_EVENT_LINE_PVM3&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga5b97b250055736a3c1eeddbbc569cbc5">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_EVENT_LINE_PVM4&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga47e50d282874e86ad98ec3cf3df40b75">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_EXTI_LINE_PVD&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html#ga43a49255649e03d2d2b6b12c5c379d2b">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_EXTI_LINE_PVM3&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga26d9b5633a2f47978a01773324b23383">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_EXTI_LINE_PVM4&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga8ccd5ac93956ce3bf55ee36acfa9bff0">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_PVDO&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_PVMO3&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga383cf87db3c18c7e15cf048ecc4a329e">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_PVMO4&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga9f34874ebc6cb71933e0b845f0c001e3">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_REGLPF&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga8ed9097fdb76809257ecc0e398a2904f">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_REGLPS&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga83a0e30086ec21630b8a175ae48a2672">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_SB&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_VOSF&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#gadad469c6c3a277918f869cd20613b3a9">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WU&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga2d06760a5769e729b06d41e37036d58e">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUF1&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#gaa3527e755c08ac2b2d95edd7adc4ee70">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUF2&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga6be7514eb20788bbd92e78eed13c551c">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUF3&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga76716079ff7849bddcbbe8f429d70db3">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUF4&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#gad406114253e536be4850a82229988d9c">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUF5&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#gafc27b8a8062b22eb570af0cbce49c452">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FLAG_WUFI&#160;:&#160;<a class="el" href="group___p_w_r_ex___flag.html#ga6be01d28369a777d1d372baa9ed5b488">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_FULL_SRAM2_RETENTION&#160;:&#160;<a class="el" href="group___p_w_r_ex___s_r_a_m2___retention.html#ga2757303d82242bf4b8980ac80cf9c53c">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_A&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o.html#ga89e70f23992ce82aed435254a3a2436a">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_B&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o.html#ga56dd775ffa87ae1e07b84ff963b6f723">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_0&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_1&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_10&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_11&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_12&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_13&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_14&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_15&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_2&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_3&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_4&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_6&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_7&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_8&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_9&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_C&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o.html#gaffb175dc1b426b66fc8334298dedfb2d">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_H&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o.html#ga10094103008af7d266d57f501f795d75">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_LOWPOWERREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_MAINREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_NO_SRAM2_RETENTION&#160;:&#160;<a class="el" href="group___p_w_r_ex___s_r_a_m2___retention.html#ga8ecc91e461988ad8f8ae2ee24fd24dd0">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PDCRA_PA0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24">stm32l432xx.h</a></li>
<li>PWR_PDCRA_PA9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6">stm32l432xx.h</a></li>
<li>PWR_PDCRB_PB7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711">stm32l432xx.h</a></li>
<li>PWR_PDCRC_PC14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059">stm32l432xx.h</a></li>
<li>PWR_PDCRC_PC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23">stm32l432xx.h</a></li>
<li>PWR_PDCRC_PC15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174">stm32l432xx.h</a></li>
<li>PWR_PDCRC_PC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639">stm32l432xx.h</a></li>
<li>PWR_PDCRH_PH3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82c614e449f25887d23b06638be6e451">stm32l432xx.h</a></li>
<li>PWR_PDCRH_PH3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7658f59e0834327b69765ae0bb34dc">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96">stm32l432xx.h</a></li>
<li>PWR_PUCRA_PA9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833">stm32l432xx.h</a></li>
<li>PWR_PUCRB_PB7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46">stm32l432xx.h</a></li>
<li>PWR_PUCRC_PC14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879">stm32l432xx.h</a></li>
<li>PWR_PUCRC_PC14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02">stm32l432xx.h</a></li>
<li>PWR_PUCRC_PC15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb">stm32l432xx.h</a></li>
<li>PWR_PUCRC_PC15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d">stm32l432xx.h</a></li>
<li>PWR_PUCRH_PH3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c59c5bebe83dadd77e099a9a834be42">stm32l432xx.h</a></li>
<li>PWR_PUCRH_PH3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0deee8545f35f418758c9ccd7aa7919e">stm32l432xx.h</a></li>
<li>PWR_PVD_MODE_EVENT_FALLING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_EVENT_RISING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_EVENT_RISING_FALLING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_IT_FALLING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_IT_RISING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_IT_RISING_FALLING&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVD_MODE_NORMAL&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_0&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_1&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_2&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_3&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_4&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_5&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_6&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVDLEVEL_7&#160;:&#160;<a class="el" href="group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_PVM_3&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___type.html#ga9690d421376ae26081cb09a9cca14d29">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_4&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___type.html#gae463ebfbf26b923dab5599424adefd87">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_EVENT_FALLING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#ga42335bcf1f82a11d860ed81021fbacf5">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_EVENT_RISING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#ga7c3d9d5cd70ca547f2ae2fce71a11946">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_EVENT_RISING_FALLING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#gad3c21712da2fda2f964ee16366e88cb2">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_IT_FALLING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#ga2fbc393dcad6eff93dbcc760c7105120">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_IT_RISING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#ga14319471a3942f3366d75ac95016e2c8">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_IT_RISING_FALLING&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#ga7f8bbfa985e2e882aed920ef1c8aeab6">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_PVM_MODE_NORMAL&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode.html#gad8229b40226586fb6ed0c5ed03e13192">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_REGULATOR_VOLTAGE_SCALE1&#160;:&#160;<a class="el" href="group___p_w_r_ex___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_REGULATOR_VOLTAGE_SCALE2&#160;:&#160;<a class="el" href="group___p_w_r_ex___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_SCR_CSBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5">stm32l432xx.h</a></li>
<li>PWR_SCR_CSBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1">stm32l432xx.h</a></li>
<li>PWR_SCR_CWUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920">stm32l432xx.h</a></li>
<li>PWR_SLEEPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_SLEEPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_SR1_SBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1">stm32l432xx.h</a></li>
<li>PWR_SR1_SBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550">stm32l432xx.h</a></li>
<li>PWR_SR1_WUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04">stm32l432xx.h</a></li>
<li>PWR_SR1_WUFI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9">stm32l432xx.h</a></li>
<li>PWR_SR1_WUFI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c">stm32l432xx.h</a></li>
<li>PWR_SR2_PVDO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147">stm32l432xx.h</a></li>
<li>PWR_SR2_PVDO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06">stm32l432xx.h</a></li>
<li>PWR_SR2_PVMO3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52">stm32l432xx.h</a></li>
<li>PWR_SR2_PVMO3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1">stm32l432xx.h</a></li>
<li>PWR_SR2_PVMO4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618">stm32l432xx.h</a></li>
<li>PWR_SR2_PVMO4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668">stm32l432xx.h</a></li>
<li>PWR_SR2_REGLPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d">stm32l432xx.h</a></li>
<li>PWR_SR2_REGLPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c">stm32l432xx.h</a></li>
<li>PWR_SR2_REGLPS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872">stm32l432xx.h</a></li>
<li>PWR_SR2_REGLPS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4">stm32l432xx.h</a></li>
<li>PWR_SR2_VOSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81">stm32l432xx.h</a></li>
<li>PWR_SR2_VOSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6">stm32l432xx.h</a></li>
<li>PWR_STOPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_STOPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">stm32l4xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN1&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN1_HIGH&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN1_LOW&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN2&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN2_HIGH&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga1216218e63be4edd833ba66170266903">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN2_LOW&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN3&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0cd92601d07cf7594716c22a0aa3ba26">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN3_HIGH&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#gacb7728048ff1fb42457c3b60cb5a8069">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN3_LOW&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#gad1b726fce8345126b6bd9a38cc93de1a">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN4&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN4_HIGH&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN4_LOW&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN5&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaef728b0a555c4f84d27367c34d993774">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN5_HIGH&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga8e8488c6402a2b350ec77c1fb16bdf43">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WAKEUP_PIN5_LOW&#160;:&#160;<a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga602a80b3379fe10be146b365bd85fe01">stm32l4xx_hal_pwr_ex.h</a></li>
<li>PWR_WUP_POLARITY_SHIFT&#160;:&#160;<a class="el" href="group___p_w_r_ex___w_u_p___polarity.html#ga21257e8b8c5dd0d90f68aa5ac31c818b">stm32l4xx_hal_pwr_ex.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
