--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TP.twx TP.ncd -o TP.twr TP.pcf -ucf FPGA.ucf

Design file:              TP.ncd
Physical constraint file: TP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    2.509(R)|      SLOW  |   -0.351(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW0         |    4.125(R)|      SLOW  |   -1.061(R)|      FAST  |CLK_BUFGP         |   0.000|
SW1         |    4.216(R)|      SLOW  |   -1.124(R)|      FAST  |CLK_BUFGP         |   0.000|
SW2         |    4.000(R)|      SLOW  |   -0.976(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        15.416(R)|      SLOW  |         5.298(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |        13.853(R)|      SLOW  |         4.463(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |        14.001(R)|      SLOW  |         4.459(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |        13.901(R)|      SLOW  |         4.512(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |        14.068(R)|      SLOW  |         4.454(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |        13.693(R)|      SLOW  |         4.477(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |        13.299(R)|      SLOW  |         4.278(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |        12.922(R)|      SLOW  |         4.262(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |        14.543(R)|      SLOW  |         5.102(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |        13.858(R)|      SLOW  |         5.394(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        14.798(R)|      SLOW  |         5.281(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |        13.791(R)|      SLOW  |         5.328(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |        13.861(R)|      SLOW  |         4.660(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |        12.993(R)|      SLOW  |         4.777(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |        13.728(R)|      SLOW  |         4.613(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        14.714(R)|      SLOW  |         4.729(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<0> |        14.228(R)|      SLOW  |         5.125(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<1> |        13.781(R)|      SLOW  |         4.874(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<2> |        13.810(R)|      SLOW  |         4.917(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<3> |        13.498(R)|      SLOW  |         4.617(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<4> |        13.368(R)|      SLOW  |         4.767(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<5> |        12.654(R)|      SLOW  |         4.424(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<6> |        13.514(R)|      SLOW  |         4.698(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<7> |        13.123(R)|      SLOW  |         4.723(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<8> |        12.065(R)|      SLOW  |         5.248(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<9> |        11.875(R)|      SLOW  |         5.144(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<10>|        11.457(R)|      SLOW  |         4.898(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<11>|        11.442(R)|      SLOW  |         4.883(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<12>|        11.222(R)|      SLOW  |         4.781(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<13>|        11.207(R)|      SLOW  |         4.756(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<14>|        11.397(R)|      SLOW  |         4.860(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<15>|        11.693(R)|      SLOW  |         5.036(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |        12.410(R)|      SLOW  |         5.081(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |        15.285(R)|      SLOW  |         5.084(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        15.787(R)|      SLOW  |         5.234(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |        13.931(R)|      SLOW  |         4.324(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |        13.121(R)|      SLOW  |         4.491(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        13.707(R)|      SLOW  |         4.606(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        13.822(R)|      SLOW  |         4.497(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        13.792(R)|      SLOW  |         4.479(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        14.411(R)|      SLOW  |         4.880(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        13.351(R)|      SLOW  |         5.179(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.425|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DQ_BIDIR<0>    |LED<0>         |   12.202|
DQ_BIDIR<1>    |LED<1>         |   11.394|
DQ_BIDIR<2>    |LED<2>         |   11.471|
DQ_BIDIR<3>    |LED<3>         |   10.604|
DQ_BIDIR<4>    |LED<4>         |   10.748|
DQ_BIDIR<5>    |LED<5>         |    9.808|
DQ_BIDIR<6>    |LED<6>         |    9.426|
DQ_BIDIR<7>    |LED<7>         |    9.582|
---------------+---------------+---------+


Analysis completed Mon Apr  6 20:12:54 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



