--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Apr  7 01:28:39 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     UniboardTop
Constraint file: UniboardTop_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.000000 -waveform { 0.000000 41.500000 } -name clk_12MHz [ get_ports { clk_12MHz } ]
            283 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 75.132ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         IFS1P3DX   SCLK           \right_encoder/q/quadB_delayed_17  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \right_encoder/q/count__i31  (to clk_12MHz +)

   Delay:                   7.708ns  (56.4% logic, 43.6% route), 18 logic levels.

 Constraint Details:

      7.708ns data_path \right_encoder/q/quadB_delayed_17 to \right_encoder/q/count__i31 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.132ns

 Path Details: \right_encoder/q/quadB_delayed_17 to \right_encoder/q/count__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
I_CO        ---     0.567           SCLK to Q              \right_encoder/q/quadB_delayed_17 (from clk_12MHz)
Route        33   e 2.100                                  \right_encoder/q/quadB_delayed
A1_TO_FCO   ---     0.827           B[2] to COUT           \right_encoder/q/add_1629_1
Route         1   e 0.020                                  \right_encoder/q/n27669
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_3
Route         1   e 0.020                                  \right_encoder/q/n27670
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_5
Route         1   e 0.020                                  \right_encoder/q/n27671
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_7
Route         1   e 0.020                                  \right_encoder/q/n27672
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_9
Route         1   e 0.020                                  \right_encoder/q/n27673
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_11
Route         1   e 0.020                                  \right_encoder/q/n27674
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_13
Route         1   e 0.020                                  \right_encoder/q/n27675
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_15
Route         1   e 0.020                                  \right_encoder/q/n27676
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_17
Route         1   e 0.020                                  \right_encoder/q/n27677
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_19
Route         1   e 0.020                                  \right_encoder/q/n27678
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_21
Route         1   e 0.020                                  \right_encoder/q/n27679
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_23
Route         1   e 0.020                                  \right_encoder/q/n27680
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_25
Route         1   e 0.020                                  \right_encoder/q/n27681
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_27
Route         1   e 0.020                                  \right_encoder/q/n27682
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_29
Route         1   e 0.020                                  \right_encoder/q/n27683
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_31
Route         1   e 0.020                                  \right_encoder/q/n27684
FCI_TO_F    ---     0.598            CIN to S[2]           \right_encoder/q/add_1629_33
Route         1   e 0.941                                  \right_encoder/q/n34
                  --------
                    7.708  (56.4% logic, 43.6% route), 18 logic levels.


Passed:  The following path meets requirements by 75.132ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         IFS1P3DX   SCLK           \right_encoder/q/quadB_delayed_17  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \right_encoder/q/count__i30  (to clk_12MHz +)

   Delay:                   7.708ns  (56.4% logic, 43.6% route), 18 logic levels.

 Constraint Details:

      7.708ns data_path \right_encoder/q/quadB_delayed_17 to \right_encoder/q/count__i30 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.132ns

 Path Details: \right_encoder/q/quadB_delayed_17 to \right_encoder/q/count__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
I_CO        ---     0.567           SCLK to Q              \right_encoder/q/quadB_delayed_17 (from clk_12MHz)
Route        33   e 2.100                                  \right_encoder/q/quadB_delayed
A1_TO_FCO   ---     0.827           B[2] to COUT           \right_encoder/q/add_1629_1
Route         1   e 0.020                                  \right_encoder/q/n27669
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_3
Route         1   e 0.020                                  \right_encoder/q/n27670
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_5
Route         1   e 0.020                                  \right_encoder/q/n27671
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_7
Route         1   e 0.020                                  \right_encoder/q/n27672
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_9
Route         1   e 0.020                                  \right_encoder/q/n27673
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_11
Route         1   e 0.020                                  \right_encoder/q/n27674
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_13
Route         1   e 0.020                                  \right_encoder/q/n27675
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_15
Route         1   e 0.020                                  \right_encoder/q/n27676
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_17
Route         1   e 0.020                                  \right_encoder/q/n27677
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_19
Route         1   e 0.020                                  \right_encoder/q/n27678
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_21
Route         1   e 0.020                                  \right_encoder/q/n27679
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_23
Route         1   e 0.020                                  \right_encoder/q/n27680
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_25
Route         1   e 0.020                                  \right_encoder/q/n27681
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_27
Route         1   e 0.020                                  \right_encoder/q/n27682
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_29
Route         1   e 0.020                                  \right_encoder/q/n27683
FCI_TO_FCO  ---     0.157            CIN to COUT           \right_encoder/q/add_1629_31
Route         1   e 0.020                                  \right_encoder/q/n27684
FCI_TO_F    ---     0.598            CIN to S[2]           \right_encoder/q/add_1629_33
Route         1   e 0.941                                  \right_encoder/q/n36
                  --------
                    7.708  (56.4% logic, 43.6% route), 18 logic levels.


Passed:  The following path meets requirements by 75.132ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         IFS1P3DX   SCLK           \left_encoder/q/quadB_delayed_17  (from clk_12MHz +)
   Destination:    FD1P3IX    D              \left_encoder/q/count__i31  (to clk_12MHz +)

   Delay:                   7.708ns  (56.4% logic, 43.6% route), 18 logic levels.

 Constraint Details:

      7.708ns data_path \left_encoder/q/quadB_delayed_17 to \left_encoder/q/count__i31 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 75.132ns

 Path Details: \left_encoder/q/quadB_delayed_17 to \left_encoder/q/count__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
I_CO        ---     0.567           SCLK to Q              \left_encoder/q/quadB_delayed_17 (from clk_12MHz)
Route        33   e 2.100                                  \left_encoder/q/quadB_delayed
A1_TO_FCO   ---     0.827           B[2] to COUT           \left_encoder/q/add_1663_1
Route         1   e 0.020                                  \left_encoder/q/n27002
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_3
Route         1   e 0.020                                  \left_encoder/q/n27003
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_5
Route         1   e 0.020                                  \left_encoder/q/n27004
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_7
Route         1   e 0.020                                  \left_encoder/q/n27005
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_9
Route         1   e 0.020                                  \left_encoder/q/n27006
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_11
Route         1   e 0.020                                  \left_encoder/q/n27007
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_13
Route         1   e 0.020                                  \left_encoder/q/n27008
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_15
Route         1   e 0.020                                  \left_encoder/q/n27009
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_17
Route         1   e 0.020                                  \left_encoder/q/n27010
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_19
Route         1   e 0.020                                  \left_encoder/q/n27011
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_21
Route         1   e 0.020                                  \left_encoder/q/n27012
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_23
Route         1   e 0.020                                  \left_encoder/q/n27013
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_25
Route         1   e 0.020                                  \left_encoder/q/n27014
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_27
Route         1   e 0.020                                  \left_encoder/q/n27015
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_29
Route         1   e 0.020                                  \left_encoder/q/n27016
FCI_TO_FCO  ---     0.157            CIN to COUT           \left_encoder/q/add_1663_31
Route         1   e 0.020                                  \left_encoder/q/n27017
FCI_TO_F    ---     0.598            CIN to S[2]           \left_encoder/q/add_1663_33
Route         1   e 0.941                                  \left_encoder/q/n34
                  --------
                    7.708  (56.4% logic, 43.6% route), 18 logic levels.

Report: 7.868 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.000000          |             |             |
-waveform { 0.000000 41.500000 } -name  |             |             |
clk_12MHz [ get_ports { clk_12MHz } ]   |    83.000 ns|     7.868 ns|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  10532 paths, 1951 nets, and 3819 connections (74.6% coverage)


Peak memory: 238567424 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
