#.top impl
.model impl
.inputs Is1 Is2 w11 w12 w21 w22
.outputs Istim1 Istim2
.names one
1
.names w22 reg_000
1 1
.names w12 reg_001
1 1
.names Is2 reg_002
1 1
.names w21 reg_010
1 1
.names Is1 reg_011
1 1
.names w11 reg_012
1 1
.names reg_002 reg_100
1 1
.names reg_001 reg_101
1 1
.names con_0100 reg_102
1 1
.names con_0010 reg_110
1 1
.names reg_011 reg_111
1 1
.names reg_010 reg_112
1 1
.names lut_out_000 con_0010
1 1
.names lut_out_010 con_0100
1 1
.names lut_out_100 b_out_00
1 1
.names lut_out_110 b_out_10
1 1
.names b_out_00 Istim1
1 1
.names b_out_10 Istim2
1 1
.names one lut_00
1 1
.names one lut_01
1 1
.names one lut_02
1 1
.names one lut_03
1 1
.names one lut_04
1 1
.names zero lut_05
1 1
.names one lut_06
1 1
.names zero lut_07
1 1
.names zero lut_10
1 1
.names zero lut_11
1 1
.names zero lut_12
1 1
.names zero lut_13
1 1
.names zero lut_14
1 1
.names zero lut_15
1 1
.names one lut_16
1 1
.names one lut_17
1 1
.names zero lut_20
1 1
.names zero lut_21
1 1
.names zero lut_22
1 1
.names one lut_23
1 1
.names one lut_24
1 1
.names one lut_25
1 1
.names one lut_26
1 1
.names zero lut_27
1 1
.names one lut_30
1 1
.names zero lut_31
1 1
.names one lut_32
1 1
.names zero lut_33
1 1
.names one lut_34
1 1
.names zero lut_35
1 1
.names zero lut_36
1 1
.names one lut_37
1 1
#.candidates one x_lut_00
#.candidates one x_lut_01
#.candidates one x_lut_02
#.candidates one x_lut_03
#.candidates one x_lut_04
#.candidates one x_lut_05
#.candidates one x_lut_06
#.candidates one x_lut_07
#.candidates one x_lut_10
#.candidates one x_lut_11
#.candidates one x_lut_12
#.candidates one x_lut_13
#.candidates one x_lut_14
#.candidates one x_lut_15
#.candidates one x_lut_16
#.candidates one x_lut_17
#.candidates one x_lut_20
#.candidates one x_lut_21
#.candidates one x_lut_22
#.candidates one x_lut_23
#.candidates one x_lut_24
#.candidates one x_lut_25
#.candidates one x_lut_26
#.candidates one x_lut_27
#.candidates one x_lut_30
#.candidates one x_lut_31
#.candidates one x_lut_32
#.candidates one x_lut_33
#.candidates one x_lut_34
#.candidates one x_lut_35
#.candidates one x_lut_36
#.candidates one x_lut_37
.subckt lut3 in0=reg_000 in1=reg_001 in2=reg_002 f0=lut_00 f1=lut_01 f2=lut_02 f3=lut_03 f4=lut_04 f5=lut_05 f6=lut_06 f7=lut_07 out=lut_out_000
.subckt lut3 in0=reg_010 in1=reg_011 in2=reg_012 f0=lut_10 f1=lut_11 f2=lut_12 f3=lut_13 f4=lut_14 f5=lut_15 f6=lut_16 f7=lut_17 out=lut_out_010
.subckt lut3 in0=reg_100 in1=reg_101 in2=reg_102 f0=lut_20 f1=lut_21 f2=lut_22 f3=lut_23 f4=lut_24 f5=lut_25 f6=lut_26 f7=lut_27 out=lut_out_100
.subckt lut3 in0=reg_110 in1=reg_111 in2=reg_112 f0=lut_30 f1=lut_31 f2=lut_32 f3=lut_33 f4=lut_34 f5=lut_35 f6=lut_36 f7=lut_37 out=lut_out_110
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_000
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_001
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_002
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_010
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_011
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_012
#.candidates reg_000 lut_out_000 x_con_0010
#.candidates reg_010 lut_out_010 x_con_0100
#.candidates reg_000 reg_001 reg_002 lut_out_000 con_0100 x_reg_100
#.candidates reg_000 reg_001 reg_002 lut_out_000 con_0100 x_reg_101
#.candidates reg_000 reg_001 reg_002 lut_out_000 con_0100 x_reg_102
#.candidates reg_010 reg_011 reg_012 lut_out_010 con_0010 x_reg_110
#.candidates reg_010 reg_011 reg_012 lut_out_010 con_0010 x_reg_111
#.candidates reg_010 reg_011 reg_012 lut_out_010 con_0010 x_reg_112
#.candidates reg_100 lut_out_100 x_b_out_00
#.candidates reg_110 lut_out_110 x_b_out_10
#.candidates b_out_00 b_out_10 x_Istim1
#.candidates b_out_00 b_out_10 x_Istim2
.end
.model lut3
.inputs in0 in1 in2 f0 f1 f2 f3 f4 f5 f6 f7
.outputs out
.names in0 in1 in2 f0 f1 f2 f3 f4 f5 f6 f7 out
0001------- 1
100-1------ 1
010--1----- 1
110---1---- 1
001----1--- 1
101-----1-- 1
011------1- 1
111-------1 1
.end
