#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c8cde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c8cf70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c99600 .functor NOT 1, L_0x1cc4c40, C4<0>, C4<0>, C4<0>;
L_0x1cc49a0 .functor XOR 1, L_0x1cc4840, L_0x1cc4900, C4<0>, C4<0>;
L_0x1cc4b30 .functor XOR 1, L_0x1cc49a0, L_0x1cc4a60, C4<0>, C4<0>;
v0x1cc04b0_0 .net *"_ivl_10", 0 0, L_0x1cc4a60;  1 drivers
v0x1cc05b0_0 .net *"_ivl_12", 0 0, L_0x1cc4b30;  1 drivers
v0x1cc0690_0 .net *"_ivl_2", 0 0, L_0x1cc2410;  1 drivers
v0x1cc0750_0 .net *"_ivl_4", 0 0, L_0x1cc4840;  1 drivers
v0x1cc0830_0 .net *"_ivl_6", 0 0, L_0x1cc4900;  1 drivers
v0x1cc0960_0 .net *"_ivl_8", 0 0, L_0x1cc49a0;  1 drivers
v0x1cc0a40_0 .net "a", 0 0, v0x1cbcf10_0;  1 drivers
v0x1cc0ae0_0 .net "b", 0 0, v0x1cbcfb0_0;  1 drivers
v0x1cc0b80_0 .net "c", 0 0, v0x1cbd050_0;  1 drivers
v0x1cc0c20_0 .var "clk", 0 0;
v0x1cc0cc0_0 .net "d", 0 0, v0x1cbd190_0;  1 drivers
v0x1cc0d60_0 .net "q_dut", 0 0, L_0x1cc4580;  1 drivers
v0x1cc0e00_0 .net "q_ref", 0 0, L_0x1cc14a0;  1 drivers
v0x1cc0ea0_0 .var/2u "stats1", 159 0;
v0x1cc0f40_0 .var/2u "strobe", 0 0;
v0x1cc0fe0_0 .net "tb_match", 0 0, L_0x1cc4c40;  1 drivers
v0x1cc10a0_0 .net "tb_mismatch", 0 0, L_0x1c99600;  1 drivers
v0x1cc1160_0 .net "wavedrom_enable", 0 0, v0x1cbd280_0;  1 drivers
v0x1cc1200_0 .net "wavedrom_title", 511 0, v0x1cbd320_0;  1 drivers
L_0x1cc2410 .concat [ 1 0 0 0], L_0x1cc14a0;
L_0x1cc4840 .concat [ 1 0 0 0], L_0x1cc14a0;
L_0x1cc4900 .concat [ 1 0 0 0], L_0x1cc4580;
L_0x1cc4a60 .concat [ 1 0 0 0], L_0x1cc14a0;
L_0x1cc4c40 .cmp/eeq 1, L_0x1cc2410, L_0x1cc4b30;
S_0x1c8d100 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c8cf70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c78ea0 .functor NOT 1, v0x1cbcf10_0, C4<0>, C4<0>, C4<0>;
L_0x1c8d860 .functor XOR 1, L_0x1c78ea0, v0x1cbcfb0_0, C4<0>, C4<0>;
L_0x1c99670 .functor XOR 1, L_0x1c8d860, v0x1cbd050_0, C4<0>, C4<0>;
L_0x1cc14a0 .functor XOR 1, L_0x1c99670, v0x1cbd190_0, C4<0>, C4<0>;
v0x1c99870_0 .net *"_ivl_0", 0 0, L_0x1c78ea0;  1 drivers
v0x1c99910_0 .net *"_ivl_2", 0 0, L_0x1c8d860;  1 drivers
v0x1c78ff0_0 .net *"_ivl_4", 0 0, L_0x1c99670;  1 drivers
v0x1c79090_0 .net "a", 0 0, v0x1cbcf10_0;  alias, 1 drivers
v0x1cbc2d0_0 .net "b", 0 0, v0x1cbcfb0_0;  alias, 1 drivers
v0x1cbc3e0_0 .net "c", 0 0, v0x1cbd050_0;  alias, 1 drivers
v0x1cbc4a0_0 .net "d", 0 0, v0x1cbd190_0;  alias, 1 drivers
v0x1cbc560_0 .net "q", 0 0, L_0x1cc14a0;  alias, 1 drivers
S_0x1cbc6c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c8cf70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cbcf10_0 .var "a", 0 0;
v0x1cbcfb0_0 .var "b", 0 0;
v0x1cbd050_0 .var "c", 0 0;
v0x1cbd0f0_0 .net "clk", 0 0, v0x1cc0c20_0;  1 drivers
v0x1cbd190_0 .var "d", 0 0;
v0x1cbd280_0 .var "wavedrom_enable", 0 0;
v0x1cbd320_0 .var "wavedrom_title", 511 0;
E_0x1c87d40/0 .event negedge, v0x1cbd0f0_0;
E_0x1c87d40/1 .event posedge, v0x1cbd0f0_0;
E_0x1c87d40 .event/or E_0x1c87d40/0, E_0x1c87d40/1;
E_0x1c87f90 .event posedge, v0x1cbd0f0_0;
E_0x1c719f0 .event negedge, v0x1cbd0f0_0;
S_0x1cbca10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cbc6c0;
 .timescale -12 -12;
v0x1cbcc10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cbcd10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cbc6c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cbd480 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c8cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1cc15d0 .functor NOT 1, v0x1cbcf10_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1640 .functor NOT 1, v0x1cbcfb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc16d0 .functor AND 1, L_0x1cc15d0, L_0x1cc1640, C4<1>, C4<1>;
L_0x1cc1790 .functor NOT 1, v0x1cbd050_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1830 .functor AND 1, L_0x1cc16d0, L_0x1cc1790, C4<1>, C4<1>;
L_0x1cc1940 .functor NOT 1, v0x1cbd190_0, C4<0>, C4<0>, C4<0>;
L_0x1cc19f0 .functor AND 1, L_0x1cc1830, L_0x1cc1940, C4<1>, C4<1>;
L_0x1cc1b00 .functor NOT 1, v0x1cbcf10_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1bc0 .functor AND 1, L_0x1cc1b00, v0x1cbd190_0, C4<1>, C4<1>;
L_0x1cc1c80 .functor NOT 1, v0x1cbd050_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1d50 .functor AND 1, L_0x1cc1bc0, L_0x1cc1c80, C4<1>, C4<1>;
L_0x1cc1e10 .functor NOT 1, v0x1cbcfb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1ef0 .functor AND 1, L_0x1cc1d50, L_0x1cc1e10, C4<1>, C4<1>;
L_0x1cc2000 .functor OR 1, L_0x1cc19f0, L_0x1cc1ef0, C4<0>, C4<0>;
L_0x1cc1e80 .functor NOT 1, v0x1cbcfb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc2190 .functor AND 1, v0x1cbcf10_0, L_0x1cc1e80, C4<1>, C4<1>;
L_0x1cc22e0 .functor AND 1, L_0x1cc2190, v0x1cbd050_0, C4<1>, C4<1>;
L_0x1cc23a0 .functor NOT 1, v0x1cbd190_0, C4<0>, C4<0>, C4<0>;
L_0x1cc24b0 .functor AND 1, L_0x1cc22e0, L_0x1cc23a0, C4<1>, C4<1>;
L_0x1cc25c0 .functor OR 1, L_0x1cc2000, L_0x1cc24b0, C4<0>, C4<0>;
L_0x1cc2780 .functor NOT 1, v0x1cbcf10_0, C4<0>, C4<0>, C4<0>;
L_0x1cc2900 .functor AND 1, L_0x1cc2780, v0x1cbcfb0_0, C4<1>, C4<1>;
L_0x1cc2b90 .functor NOT 1, v0x1cbd050_0, C4<0>, C4<0>, C4<0>;
L_0x1cc2d10 .functor AND 1, L_0x1cc2900, L_0x1cc2b90, C4<1>, C4<1>;
L_0x1cc2ef0 .functor AND 1, L_0x1cc2d10, v0x1cbd190_0, C4<1>, C4<1>;
L_0x1cc30c0 .functor OR 1, L_0x1cc25c0, L_0x1cc2ef0, C4<0>, C4<0>;
L_0x1cc32b0 .functor NOT 1, v0x1cbcfb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cc3320 .functor AND 1, v0x1cbcf10_0, L_0x1cc32b0, C4<1>, C4<1>;
L_0x1cc34d0 .functor NOT 1, v0x1cbd050_0, C4<0>, C4<0>, C4<0>;
L_0x1cc3540 .functor AND 1, L_0x1cc3320, L_0x1cc34d0, C4<1>, C4<1>;
L_0x1cc3750 .functor AND 1, L_0x1cc3540, v0x1cbd190_0, C4<1>, C4<1>;
L_0x1cc3810 .functor OR 1, L_0x1cc30c0, L_0x1cc3750, C4<0>, C4<0>;
L_0x1cc3a30 .functor NOT 1, v0x1cbcf10_0, C4<0>, C4<0>, C4<0>;
L_0x1cc3aa0 .functor AND 1, L_0x1cc3a30, v0x1cbcfb0_0, C4<1>, C4<1>;
L_0x1cc3c80 .functor AND 1, L_0x1cc3aa0, v0x1cbd050_0, C4<1>, C4<1>;
L_0x1cc3d40 .functor NOT 1, v0x1cbd190_0, C4<0>, C4<0>, C4<0>;
L_0x1cc3ee0 .functor AND 1, L_0x1cc3c80, L_0x1cc3d40, C4<1>, C4<1>;
L_0x1cc3ff0 .functor OR 1, L_0x1cc3810, L_0x1cc3ee0, C4<0>, C4<0>;
L_0x1cc4240 .functor AND 1, v0x1cbcf10_0, v0x1cbcfb0_0, C4<1>, C4<1>;
L_0x1cc42b0 .functor AND 1, L_0x1cc4240, v0x1cbd050_0, C4<1>, C4<1>;
L_0x1cc44c0 .functor AND 1, L_0x1cc42b0, v0x1cbd190_0, C4<1>, C4<1>;
L_0x1cc4580 .functor OR 1, L_0x1cc3ff0, L_0x1cc44c0, C4<0>, C4<0>;
v0x1cbd770_0 .net *"_ivl_0", 0 0, L_0x1cc15d0;  1 drivers
v0x1cbd850_0 .net *"_ivl_10", 0 0, L_0x1cc1940;  1 drivers
v0x1cbd930_0 .net *"_ivl_12", 0 0, L_0x1cc19f0;  1 drivers
v0x1cbda20_0 .net *"_ivl_14", 0 0, L_0x1cc1b00;  1 drivers
v0x1cbdb00_0 .net *"_ivl_16", 0 0, L_0x1cc1bc0;  1 drivers
v0x1cbdc30_0 .net *"_ivl_18", 0 0, L_0x1cc1c80;  1 drivers
v0x1cbdd10_0 .net *"_ivl_2", 0 0, L_0x1cc1640;  1 drivers
v0x1cbddf0_0 .net *"_ivl_20", 0 0, L_0x1cc1d50;  1 drivers
v0x1cbded0_0 .net *"_ivl_22", 0 0, L_0x1cc1e10;  1 drivers
v0x1cbdfb0_0 .net *"_ivl_24", 0 0, L_0x1cc1ef0;  1 drivers
v0x1cbe090_0 .net *"_ivl_26", 0 0, L_0x1cc2000;  1 drivers
v0x1cbe170_0 .net *"_ivl_28", 0 0, L_0x1cc1e80;  1 drivers
v0x1cbe250_0 .net *"_ivl_30", 0 0, L_0x1cc2190;  1 drivers
v0x1cbe330_0 .net *"_ivl_32", 0 0, L_0x1cc22e0;  1 drivers
v0x1cbe410_0 .net *"_ivl_34", 0 0, L_0x1cc23a0;  1 drivers
v0x1cbe4f0_0 .net *"_ivl_36", 0 0, L_0x1cc24b0;  1 drivers
v0x1cbe5d0_0 .net *"_ivl_38", 0 0, L_0x1cc25c0;  1 drivers
v0x1cbe6b0_0 .net *"_ivl_4", 0 0, L_0x1cc16d0;  1 drivers
v0x1cbe790_0 .net *"_ivl_40", 0 0, L_0x1cc2780;  1 drivers
v0x1cbe870_0 .net *"_ivl_42", 0 0, L_0x1cc2900;  1 drivers
v0x1cbe950_0 .net *"_ivl_44", 0 0, L_0x1cc2b90;  1 drivers
v0x1cbea30_0 .net *"_ivl_46", 0 0, L_0x1cc2d10;  1 drivers
v0x1cbeb10_0 .net *"_ivl_48", 0 0, L_0x1cc2ef0;  1 drivers
v0x1cbebf0_0 .net *"_ivl_50", 0 0, L_0x1cc30c0;  1 drivers
v0x1cbecd0_0 .net *"_ivl_52", 0 0, L_0x1cc32b0;  1 drivers
v0x1cbedb0_0 .net *"_ivl_54", 0 0, L_0x1cc3320;  1 drivers
v0x1cbee90_0 .net *"_ivl_56", 0 0, L_0x1cc34d0;  1 drivers
v0x1cbef70_0 .net *"_ivl_58", 0 0, L_0x1cc3540;  1 drivers
v0x1cbf050_0 .net *"_ivl_6", 0 0, L_0x1cc1790;  1 drivers
v0x1cbf130_0 .net *"_ivl_60", 0 0, L_0x1cc3750;  1 drivers
v0x1cbf210_0 .net *"_ivl_62", 0 0, L_0x1cc3810;  1 drivers
v0x1cbf2f0_0 .net *"_ivl_64", 0 0, L_0x1cc3a30;  1 drivers
v0x1cbf3d0_0 .net *"_ivl_66", 0 0, L_0x1cc3aa0;  1 drivers
v0x1cbf6c0_0 .net *"_ivl_68", 0 0, L_0x1cc3c80;  1 drivers
v0x1cbf7a0_0 .net *"_ivl_70", 0 0, L_0x1cc3d40;  1 drivers
v0x1cbf880_0 .net *"_ivl_72", 0 0, L_0x1cc3ee0;  1 drivers
v0x1cbf960_0 .net *"_ivl_74", 0 0, L_0x1cc3ff0;  1 drivers
v0x1cbfa40_0 .net *"_ivl_76", 0 0, L_0x1cc4240;  1 drivers
v0x1cbfb20_0 .net *"_ivl_78", 0 0, L_0x1cc42b0;  1 drivers
v0x1cbfc00_0 .net *"_ivl_8", 0 0, L_0x1cc1830;  1 drivers
v0x1cbfce0_0 .net *"_ivl_80", 0 0, L_0x1cc44c0;  1 drivers
v0x1cbfdc0_0 .net "a", 0 0, v0x1cbcf10_0;  alias, 1 drivers
v0x1cbfe60_0 .net "b", 0 0, v0x1cbcfb0_0;  alias, 1 drivers
v0x1cbff50_0 .net "c", 0 0, v0x1cbd050_0;  alias, 1 drivers
v0x1cc0040_0 .net "d", 0 0, v0x1cbd190_0;  alias, 1 drivers
v0x1cc0130_0 .net "q", 0 0, L_0x1cc4580;  alias, 1 drivers
S_0x1cc0290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c8cf70;
 .timescale -12 -12;
E_0x1c87ae0 .event anyedge, v0x1cc0f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cc0f40_0;
    %nor/r;
    %assign/vec4 v0x1cc0f40_0, 0;
    %wait E_0x1c87ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cbc6c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cbd190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbd050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbcfb0_0, 0;
    %assign/vec4 v0x1cbcf10_0, 0;
    %wait E_0x1c719f0;
    %wait E_0x1c87f90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cbd190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbd050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbcfb0_0, 0;
    %assign/vec4 v0x1cbcf10_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c87d40;
    %load/vec4 v0x1cbcf10_0;
    %load/vec4 v0x1cbcfb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1cbd050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1cbd190_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cbd190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbd050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbcfb0_0, 0;
    %assign/vec4 v0x1cbcf10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cbcd10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c87d40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1cbd190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbd050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cbcfb0_0, 0;
    %assign/vec4 v0x1cbcf10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c8cf70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cc0c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cc0f40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c8cf70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cc0c20_0;
    %inv;
    %store/vec4 v0x1cc0c20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c8cf70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cbd0f0_0, v0x1cc10a0_0, v0x1cc0a40_0, v0x1cc0ae0_0, v0x1cc0b80_0, v0x1cc0cc0_0, v0x1cc0e00_0, v0x1cc0d60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c8cf70;
T_7 ;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c8cf70;
T_8 ;
    %wait E_0x1c87d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cc0ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc0ea0_0, 4, 32;
    %load/vec4 v0x1cc0fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc0ea0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cc0ea0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc0ea0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cc0e00_0;
    %load/vec4 v0x1cc0e00_0;
    %load/vec4 v0x1cc0d60_0;
    %xor;
    %load/vec4 v0x1cc0e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc0ea0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cc0ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cc0ea0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/circuit2/iter1/response2/top_module.sv";
