// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mobilenet_max_pooling (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        FM_buf15_V_0_address0,
        FM_buf15_V_0_ce0,
        FM_buf15_V_0_q0,
        FM_buf15_V_0_address1,
        FM_buf15_V_0_ce1,
        FM_buf15_V_0_q1,
        FM_buf_pool_V_0_address0,
        FM_buf_pool_V_0_ce0,
        FM_buf_pool_V_0_we0,
        FM_buf_pool_V_0_d0,
        FM_buf15_V_1_address0,
        FM_buf15_V_1_ce0,
        FM_buf15_V_1_q0,
        FM_buf15_V_1_address1,
        FM_buf15_V_1_ce1,
        FM_buf15_V_1_q1,
        FM_buf_pool_V_1_address0,
        FM_buf_pool_V_1_ce0,
        FM_buf_pool_V_1_we0,
        FM_buf_pool_V_1_d0,
        FM_buf15_V_2_address0,
        FM_buf15_V_2_ce0,
        FM_buf15_V_2_q0,
        FM_buf15_V_2_address1,
        FM_buf15_V_2_ce1,
        FM_buf15_V_2_q1,
        FM_buf_pool_V_2_address0,
        FM_buf_pool_V_2_ce0,
        FM_buf_pool_V_2_we0,
        FM_buf_pool_V_2_d0,
        FM_buf15_V_3_address0,
        FM_buf15_V_3_ce0,
        FM_buf15_V_3_q0,
        FM_buf15_V_3_address1,
        FM_buf15_V_3_ce1,
        FM_buf15_V_3_q1,
        FM_buf_pool_V_3_address0,
        FM_buf_pool_V_3_ce0,
        FM_buf_pool_V_3_we0,
        FM_buf_pool_V_3_d0,
        FM_buf15_V_4_address0,
        FM_buf15_V_4_ce0,
        FM_buf15_V_4_q0,
        FM_buf15_V_4_address1,
        FM_buf15_V_4_ce1,
        FM_buf15_V_4_q1,
        FM_buf_pool_V_4_address0,
        FM_buf_pool_V_4_ce0,
        FM_buf_pool_V_4_we0,
        FM_buf_pool_V_4_d0,
        FM_buf15_V_5_address0,
        FM_buf15_V_5_ce0,
        FM_buf15_V_5_q0,
        FM_buf15_V_5_address1,
        FM_buf15_V_5_ce1,
        FM_buf15_V_5_q1,
        FM_buf_pool_V_5_address0,
        FM_buf_pool_V_5_ce0,
        FM_buf_pool_V_5_we0,
        FM_buf_pool_V_5_d0,
        FM_buf15_V_6_address0,
        FM_buf15_V_6_ce0,
        FM_buf15_V_6_q0,
        FM_buf15_V_6_address1,
        FM_buf15_V_6_ce1,
        FM_buf15_V_6_q1,
        FM_buf_pool_V_6_address0,
        FM_buf_pool_V_6_ce0,
        FM_buf_pool_V_6_we0,
        FM_buf_pool_V_6_d0,
        FM_buf15_V_7_address0,
        FM_buf15_V_7_ce0,
        FM_buf15_V_7_q0,
        FM_buf15_V_7_address1,
        FM_buf15_V_7_ce1,
        FM_buf15_V_7_q1,
        FM_buf_pool_V_7_address0,
        FM_buf_pool_V_7_ce0,
        FM_buf_pool_V_7_we0,
        FM_buf_pool_V_7_d0,
        FM_buf15_V_8_address0,
        FM_buf15_V_8_ce0,
        FM_buf15_V_8_q0,
        FM_buf15_V_8_address1,
        FM_buf15_V_8_ce1,
        FM_buf15_V_8_q1,
        FM_buf_pool_V_8_address0,
        FM_buf_pool_V_8_ce0,
        FM_buf_pool_V_8_we0,
        FM_buf_pool_V_8_d0,
        FM_buf15_V_9_address0,
        FM_buf15_V_9_ce0,
        FM_buf15_V_9_q0,
        FM_buf15_V_9_address1,
        FM_buf15_V_9_ce1,
        FM_buf15_V_9_q1,
        FM_buf_pool_V_9_address0,
        FM_buf_pool_V_9_ce0,
        FM_buf_pool_V_9_we0,
        FM_buf_pool_V_9_d0,
        FM_buf15_V_10_address0,
        FM_buf15_V_10_ce0,
        FM_buf15_V_10_q0,
        FM_buf15_V_10_address1,
        FM_buf15_V_10_ce1,
        FM_buf15_V_10_q1,
        FM_buf_pool_V_10_address0,
        FM_buf_pool_V_10_ce0,
        FM_buf_pool_V_10_we0,
        FM_buf_pool_V_10_d0,
        FM_buf15_V_11_address0,
        FM_buf15_V_11_ce0,
        FM_buf15_V_11_q0,
        FM_buf15_V_11_address1,
        FM_buf15_V_11_ce1,
        FM_buf15_V_11_q1,
        FM_buf_pool_V_11_address0,
        FM_buf_pool_V_11_ce0,
        FM_buf_pool_V_11_we0,
        FM_buf_pool_V_11_d0,
        FM_buf15_V_12_address0,
        FM_buf15_V_12_ce0,
        FM_buf15_V_12_q0,
        FM_buf15_V_12_address1,
        FM_buf15_V_12_ce1,
        FM_buf15_V_12_q1,
        FM_buf_pool_V_12_address0,
        FM_buf_pool_V_12_ce0,
        FM_buf_pool_V_12_we0,
        FM_buf_pool_V_12_d0,
        FM_buf15_V_13_address0,
        FM_buf15_V_13_ce0,
        FM_buf15_V_13_q0,
        FM_buf15_V_13_address1,
        FM_buf15_V_13_ce1,
        FM_buf15_V_13_q1,
        FM_buf_pool_V_13_address0,
        FM_buf_pool_V_13_ce0,
        FM_buf_pool_V_13_we0,
        FM_buf_pool_V_13_d0,
        FM_buf15_V_14_address0,
        FM_buf15_V_14_ce0,
        FM_buf15_V_14_q0,
        FM_buf15_V_14_address1,
        FM_buf15_V_14_ce1,
        FM_buf15_V_14_q1,
        FM_buf_pool_V_14_address0,
        FM_buf_pool_V_14_ce0,
        FM_buf_pool_V_14_we0,
        FM_buf_pool_V_14_d0,
        FM_buf15_V_15_address0,
        FM_buf15_V_15_ce0,
        FM_buf15_V_15_q0,
        FM_buf15_V_15_address1,
        FM_buf15_V_15_ce1,
        FM_buf15_V_15_q1,
        FM_buf_pool_V_15_address0,
        FM_buf_pool_V_15_ce0,
        FM_buf_pool_V_15_we0,
        FM_buf_pool_V_15_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] FM_buf15_V_0_address0;
output   FM_buf15_V_0_ce0;
input  [15:0] FM_buf15_V_0_q0;
output  [9:0] FM_buf15_V_0_address1;
output   FM_buf15_V_0_ce1;
input  [15:0] FM_buf15_V_0_q1;
output  [7:0] FM_buf_pool_V_0_address0;
output   FM_buf_pool_V_0_ce0;
output   FM_buf_pool_V_0_we0;
output  [15:0] FM_buf_pool_V_0_d0;
output  [9:0] FM_buf15_V_1_address0;
output   FM_buf15_V_1_ce0;
input  [15:0] FM_buf15_V_1_q0;
output  [9:0] FM_buf15_V_1_address1;
output   FM_buf15_V_1_ce1;
input  [15:0] FM_buf15_V_1_q1;
output  [7:0] FM_buf_pool_V_1_address0;
output   FM_buf_pool_V_1_ce0;
output   FM_buf_pool_V_1_we0;
output  [15:0] FM_buf_pool_V_1_d0;
output  [9:0] FM_buf15_V_2_address0;
output   FM_buf15_V_2_ce0;
input  [15:0] FM_buf15_V_2_q0;
output  [9:0] FM_buf15_V_2_address1;
output   FM_buf15_V_2_ce1;
input  [15:0] FM_buf15_V_2_q1;
output  [7:0] FM_buf_pool_V_2_address0;
output   FM_buf_pool_V_2_ce0;
output   FM_buf_pool_V_2_we0;
output  [15:0] FM_buf_pool_V_2_d0;
output  [9:0] FM_buf15_V_3_address0;
output   FM_buf15_V_3_ce0;
input  [15:0] FM_buf15_V_3_q0;
output  [9:0] FM_buf15_V_3_address1;
output   FM_buf15_V_3_ce1;
input  [15:0] FM_buf15_V_3_q1;
output  [7:0] FM_buf_pool_V_3_address0;
output   FM_buf_pool_V_3_ce0;
output   FM_buf_pool_V_3_we0;
output  [15:0] FM_buf_pool_V_3_d0;
output  [9:0] FM_buf15_V_4_address0;
output   FM_buf15_V_4_ce0;
input  [15:0] FM_buf15_V_4_q0;
output  [9:0] FM_buf15_V_4_address1;
output   FM_buf15_V_4_ce1;
input  [15:0] FM_buf15_V_4_q1;
output  [7:0] FM_buf_pool_V_4_address0;
output   FM_buf_pool_V_4_ce0;
output   FM_buf_pool_V_4_we0;
output  [15:0] FM_buf_pool_V_4_d0;
output  [9:0] FM_buf15_V_5_address0;
output   FM_buf15_V_5_ce0;
input  [15:0] FM_buf15_V_5_q0;
output  [9:0] FM_buf15_V_5_address1;
output   FM_buf15_V_5_ce1;
input  [15:0] FM_buf15_V_5_q1;
output  [7:0] FM_buf_pool_V_5_address0;
output   FM_buf_pool_V_5_ce0;
output   FM_buf_pool_V_5_we0;
output  [15:0] FM_buf_pool_V_5_d0;
output  [9:0] FM_buf15_V_6_address0;
output   FM_buf15_V_6_ce0;
input  [15:0] FM_buf15_V_6_q0;
output  [9:0] FM_buf15_V_6_address1;
output   FM_buf15_V_6_ce1;
input  [15:0] FM_buf15_V_6_q1;
output  [7:0] FM_buf_pool_V_6_address0;
output   FM_buf_pool_V_6_ce0;
output   FM_buf_pool_V_6_we0;
output  [15:0] FM_buf_pool_V_6_d0;
output  [9:0] FM_buf15_V_7_address0;
output   FM_buf15_V_7_ce0;
input  [15:0] FM_buf15_V_7_q0;
output  [9:0] FM_buf15_V_7_address1;
output   FM_buf15_V_7_ce1;
input  [15:0] FM_buf15_V_7_q1;
output  [7:0] FM_buf_pool_V_7_address0;
output   FM_buf_pool_V_7_ce0;
output   FM_buf_pool_V_7_we0;
output  [15:0] FM_buf_pool_V_7_d0;
output  [9:0] FM_buf15_V_8_address0;
output   FM_buf15_V_8_ce0;
input  [15:0] FM_buf15_V_8_q0;
output  [9:0] FM_buf15_V_8_address1;
output   FM_buf15_V_8_ce1;
input  [15:0] FM_buf15_V_8_q1;
output  [7:0] FM_buf_pool_V_8_address0;
output   FM_buf_pool_V_8_ce0;
output   FM_buf_pool_V_8_we0;
output  [15:0] FM_buf_pool_V_8_d0;
output  [9:0] FM_buf15_V_9_address0;
output   FM_buf15_V_9_ce0;
input  [15:0] FM_buf15_V_9_q0;
output  [9:0] FM_buf15_V_9_address1;
output   FM_buf15_V_9_ce1;
input  [15:0] FM_buf15_V_9_q1;
output  [7:0] FM_buf_pool_V_9_address0;
output   FM_buf_pool_V_9_ce0;
output   FM_buf_pool_V_9_we0;
output  [15:0] FM_buf_pool_V_9_d0;
output  [9:0] FM_buf15_V_10_address0;
output   FM_buf15_V_10_ce0;
input  [15:0] FM_buf15_V_10_q0;
output  [9:0] FM_buf15_V_10_address1;
output   FM_buf15_V_10_ce1;
input  [15:0] FM_buf15_V_10_q1;
output  [7:0] FM_buf_pool_V_10_address0;
output   FM_buf_pool_V_10_ce0;
output   FM_buf_pool_V_10_we0;
output  [15:0] FM_buf_pool_V_10_d0;
output  [9:0] FM_buf15_V_11_address0;
output   FM_buf15_V_11_ce0;
input  [15:0] FM_buf15_V_11_q0;
output  [9:0] FM_buf15_V_11_address1;
output   FM_buf15_V_11_ce1;
input  [15:0] FM_buf15_V_11_q1;
output  [7:0] FM_buf_pool_V_11_address0;
output   FM_buf_pool_V_11_ce0;
output   FM_buf_pool_V_11_we0;
output  [15:0] FM_buf_pool_V_11_d0;
output  [9:0] FM_buf15_V_12_address0;
output   FM_buf15_V_12_ce0;
input  [15:0] FM_buf15_V_12_q0;
output  [9:0] FM_buf15_V_12_address1;
output   FM_buf15_V_12_ce1;
input  [15:0] FM_buf15_V_12_q1;
output  [7:0] FM_buf_pool_V_12_address0;
output   FM_buf_pool_V_12_ce0;
output   FM_buf_pool_V_12_we0;
output  [15:0] FM_buf_pool_V_12_d0;
output  [9:0] FM_buf15_V_13_address0;
output   FM_buf15_V_13_ce0;
input  [15:0] FM_buf15_V_13_q0;
output  [9:0] FM_buf15_V_13_address1;
output   FM_buf15_V_13_ce1;
input  [15:0] FM_buf15_V_13_q1;
output  [7:0] FM_buf_pool_V_13_address0;
output   FM_buf_pool_V_13_ce0;
output   FM_buf_pool_V_13_we0;
output  [15:0] FM_buf_pool_V_13_d0;
output  [9:0] FM_buf15_V_14_address0;
output   FM_buf15_V_14_ce0;
input  [15:0] FM_buf15_V_14_q0;
output  [9:0] FM_buf15_V_14_address1;
output   FM_buf15_V_14_ce1;
input  [15:0] FM_buf15_V_14_q1;
output  [7:0] FM_buf_pool_V_14_address0;
output   FM_buf_pool_V_14_ce0;
output   FM_buf_pool_V_14_we0;
output  [15:0] FM_buf_pool_V_14_d0;
output  [9:0] FM_buf15_V_15_address0;
output   FM_buf15_V_15_ce0;
input  [15:0] FM_buf15_V_15_q0;
output  [9:0] FM_buf15_V_15_address1;
output   FM_buf15_V_15_ce1;
input  [15:0] FM_buf15_V_15_q1;
output  [7:0] FM_buf_pool_V_15_address0;
output   FM_buf_pool_V_15_ce0;
output   FM_buf_pool_V_15_we0;
output  [15:0] FM_buf_pool_V_15_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] FM_buf15_V_0_address0;
reg FM_buf15_V_0_ce0;
reg[9:0] FM_buf15_V_0_address1;
reg FM_buf15_V_0_ce1;
reg FM_buf_pool_V_0_ce0;
reg FM_buf_pool_V_0_we0;
reg[9:0] FM_buf15_V_1_address0;
reg FM_buf15_V_1_ce0;
reg[9:0] FM_buf15_V_1_address1;
reg FM_buf15_V_1_ce1;
reg FM_buf_pool_V_1_ce0;
reg FM_buf_pool_V_1_we0;
reg[9:0] FM_buf15_V_2_address0;
reg FM_buf15_V_2_ce0;
reg[9:0] FM_buf15_V_2_address1;
reg FM_buf15_V_2_ce1;
reg FM_buf_pool_V_2_ce0;
reg FM_buf_pool_V_2_we0;
reg[9:0] FM_buf15_V_3_address0;
reg FM_buf15_V_3_ce0;
reg[9:0] FM_buf15_V_3_address1;
reg FM_buf15_V_3_ce1;
reg FM_buf_pool_V_3_ce0;
reg FM_buf_pool_V_3_we0;
reg[9:0] FM_buf15_V_4_address0;
reg FM_buf15_V_4_ce0;
reg[9:0] FM_buf15_V_4_address1;
reg FM_buf15_V_4_ce1;
reg FM_buf_pool_V_4_ce0;
reg FM_buf_pool_V_4_we0;
reg[9:0] FM_buf15_V_5_address0;
reg FM_buf15_V_5_ce0;
reg[9:0] FM_buf15_V_5_address1;
reg FM_buf15_V_5_ce1;
reg FM_buf_pool_V_5_ce0;
reg FM_buf_pool_V_5_we0;
reg[9:0] FM_buf15_V_6_address0;
reg FM_buf15_V_6_ce0;
reg[9:0] FM_buf15_V_6_address1;
reg FM_buf15_V_6_ce1;
reg FM_buf_pool_V_6_ce0;
reg FM_buf_pool_V_6_we0;
reg[9:0] FM_buf15_V_7_address0;
reg FM_buf15_V_7_ce0;
reg[9:0] FM_buf15_V_7_address1;
reg FM_buf15_V_7_ce1;
reg FM_buf_pool_V_7_ce0;
reg FM_buf_pool_V_7_we0;
reg[9:0] FM_buf15_V_8_address0;
reg FM_buf15_V_8_ce0;
reg[9:0] FM_buf15_V_8_address1;
reg FM_buf15_V_8_ce1;
reg FM_buf_pool_V_8_ce0;
reg FM_buf_pool_V_8_we0;
reg[9:0] FM_buf15_V_9_address0;
reg FM_buf15_V_9_ce0;
reg[9:0] FM_buf15_V_9_address1;
reg FM_buf15_V_9_ce1;
reg FM_buf_pool_V_9_ce0;
reg FM_buf_pool_V_9_we0;
reg[9:0] FM_buf15_V_10_address0;
reg FM_buf15_V_10_ce0;
reg[9:0] FM_buf15_V_10_address1;
reg FM_buf15_V_10_ce1;
reg FM_buf_pool_V_10_ce0;
reg FM_buf_pool_V_10_we0;
reg[9:0] FM_buf15_V_11_address0;
reg FM_buf15_V_11_ce0;
reg[9:0] FM_buf15_V_11_address1;
reg FM_buf15_V_11_ce1;
reg FM_buf_pool_V_11_ce0;
reg FM_buf_pool_V_11_we0;
reg[9:0] FM_buf15_V_12_address0;
reg FM_buf15_V_12_ce0;
reg[9:0] FM_buf15_V_12_address1;
reg FM_buf15_V_12_ce1;
reg FM_buf_pool_V_12_ce0;
reg FM_buf_pool_V_12_we0;
reg[9:0] FM_buf15_V_13_address0;
reg FM_buf15_V_13_ce0;
reg[9:0] FM_buf15_V_13_address1;
reg FM_buf15_V_13_ce1;
reg FM_buf_pool_V_13_ce0;
reg FM_buf_pool_V_13_we0;
reg[9:0] FM_buf15_V_14_address0;
reg FM_buf15_V_14_ce0;
reg[9:0] FM_buf15_V_14_address1;
reg FM_buf15_V_14_ce1;
reg FM_buf_pool_V_14_ce0;
reg FM_buf_pool_V_14_we0;
reg[9:0] FM_buf15_V_15_address0;
reg FM_buf15_V_15_ce0;
reg[9:0] FM_buf15_V_15_address1;
reg FM_buf15_V_15_ce1;
reg FM_buf_pool_V_15_ce0;
reg FM_buf_pool_V_15_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] indvar_flatten_reg_984;
reg   [3:0] i_reg_995;
reg   [4:0] j_reg_1006;
wire   [7:0] add_ln409_2_fu_1241_p2;
reg   [7:0] add_ln409_2_reg_1680;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln409_fu_1247_p2;
reg   [0:0] icmp_ln409_reg_1685;
reg   [0:0] icmp_ln409_reg_1685_pp0_iter1_reg;
wire   [4:0] select_ln409_fu_1265_p3;
reg   [4:0] select_ln409_reg_1689;
wire   [3:0] select_ln409_1_fu_1273_p3;
reg   [3:0] select_ln409_1_reg_1696;
wire   [4:0] p_cast_mid2_v_v_fu_1281_p3;
reg   [4:0] p_cast_mid2_v_v_reg_1703;
wire   [9:0] mul_ln409_fu_1299_p2;
reg   [9:0] mul_ln409_reg_1708;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [9:0] add_ln415_fu_1362_p2;
reg   [9:0] add_ln415_reg_1719;
wire   [9:0] add_ln415_1_fu_1403_p2;
reg   [9:0] add_ln415_1_reg_1804;
wire   [4:0] add_ln410_fu_1409_p2;
reg   [4:0] add_ln410_reg_1884;
wire   [7:0] add_ln414_1_fu_1441_p2;
reg   [7:0] add_ln414_1_reg_1889;
wire   [15:0] grp_fu_1023_p3;
reg   [15:0] t1_V_2_reg_2054;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] grp_fu_1037_p3;
reg   [15:0] t1_V_6_reg_2060;
wire   [15:0] grp_fu_1051_p3;
reg   [15:0] t1_V_10_reg_2066;
wire   [15:0] grp_fu_1065_p3;
reg   [15:0] t1_V_14_reg_2072;
wire   [15:0] grp_fu_1079_p3;
reg   [15:0] t1_V_18_reg_2078;
wire   [15:0] grp_fu_1093_p3;
reg   [15:0] t1_V_22_reg_2084;
wire   [15:0] grp_fu_1107_p3;
reg   [15:0] t1_V_26_reg_2090;
wire   [15:0] grp_fu_1121_p3;
reg   [15:0] t1_V_30_reg_2096;
wire   [15:0] grp_fu_1135_p3;
reg   [15:0] t1_V_34_reg_2102;
wire   [15:0] grp_fu_1149_p3;
reg   [15:0] t1_V_38_reg_2108;
wire   [15:0] grp_fu_1163_p3;
reg   [15:0] t1_V_42_reg_2114;
wire   [15:0] grp_fu_1177_p3;
reg   [15:0] t1_V_46_reg_2120;
wire   [15:0] grp_fu_1191_p3;
reg   [15:0] t1_V_50_reg_2126;
wire   [15:0] grp_fu_1205_p3;
reg   [15:0] t1_V_54_reg_2132;
wire   [15:0] grp_fu_1219_p3;
reg   [15:0] t1_V_58_reg_2138;
wire   [15:0] grp_fu_1233_p3;
reg   [15:0] t1_V_62_reg_2144;
reg   [15:0] t2_V_2_reg_2150;
reg   [15:0] t2_V_5_reg_2156;
reg   [15:0] t2_V_8_reg_2162;
reg   [15:0] t2_V_11_reg_2168;
reg   [15:0] t2_V_14_reg_2174;
reg   [15:0] t2_V_17_reg_2180;
reg   [15:0] t2_V_20_reg_2186;
reg   [15:0] t2_V_23_reg_2192;
reg   [15:0] t2_V_26_reg_2198;
reg   [15:0] t2_V_29_reg_2204;
reg   [15:0] t2_V_32_reg_2210;
reg   [15:0] t2_V_35_reg_2216;
reg   [15:0] t2_V_38_reg_2222;
reg   [15:0] t2_V_41_reg_2228;
reg   [15:0] t2_V_44_reg_2234;
reg   [15:0] t2_V_47_reg_2240;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_988_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_i_phi_fu_999_p4;
reg   [4:0] ap_phi_mux_j_phi_fu_1010_p4;
wire   [63:0] zext_ln414_4_fu_1342_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln414_6_fu_1383_p1;
wire   [63:0] zext_ln415_fu_1447_p1;
wire   [63:0] zext_ln415_1_fu_1466_p1;
wire   [63:0] zext_ln414_2_fu_1485_p1;
wire   [0:0] grp_fu_1017_p2;
wire   [0:0] grp_fu_1031_p2;
wire   [0:0] grp_fu_1045_p2;
wire   [0:0] grp_fu_1059_p2;
wire   [0:0] grp_fu_1073_p2;
wire   [0:0] grp_fu_1087_p2;
wire   [0:0] grp_fu_1101_p2;
wire   [0:0] grp_fu_1115_p2;
wire   [0:0] grp_fu_1129_p2;
wire   [0:0] grp_fu_1143_p2;
wire   [0:0] grp_fu_1157_p2;
wire   [0:0] grp_fu_1171_p2;
wire   [0:0] grp_fu_1185_p2;
wire   [0:0] grp_fu_1199_p2;
wire   [0:0] grp_fu_1213_p2;
wire   [0:0] grp_fu_1227_p2;
wire   [0:0] icmp_ln410_fu_1259_p2;
wire   [3:0] add_ln409_fu_1253_p2;
wire   [4:0] or_ln409_fu_1289_p2;
wire   [4:0] mul_ln409_fu_1299_p0;
wire   [6:0] mul_ln409_fu_1299_p1;
wire   [4:0] add_ln409_1_fu_1305_p2;
wire   [4:0] mul_ln410_fu_1314_p0;
wire   [6:0] mul_ln410_fu_1314_p1;
wire   [5:0] tmp_2_fu_1320_p3;
wire   [5:0] empty_578_fu_1327_p2;
wire   [9:0] zext_ln414_3_fu_1333_p1;
wire   [9:0] add_ln414_2_fu_1337_p2;
wire   [9:0] mul_ln410_fu_1314_p2;
wire   [5:0] empty_579_fu_1368_p2;
wire   [9:0] zext_ln414_5_fu_1374_p1;
wire   [9:0] add_ln414_3_fu_1378_p2;
wire   [5:0] tmp_1_fu_1421_p3;
wire   [7:0] tmp_fu_1414_p3;
wire   [7:0] zext_ln414_fu_1428_p1;
wire   [7:0] add_ln414_fu_1432_p2;
wire   [7:0] zext_ln414_1_fu_1438_p1;
wire   [0:0] icmp_ln1494_2_fu_1504_p2;
wire   [0:0] icmp_ln1494_5_fu_1515_p2;
wire   [0:0] icmp_ln1494_8_fu_1526_p2;
wire   [0:0] icmp_ln1494_11_fu_1537_p2;
wire   [0:0] icmp_ln1494_14_fu_1548_p2;
wire   [0:0] icmp_ln1494_17_fu_1559_p2;
wire   [0:0] icmp_ln1494_20_fu_1570_p2;
wire   [0:0] icmp_ln1494_23_fu_1581_p2;
wire   [0:0] icmp_ln1494_26_fu_1592_p2;
wire   [0:0] icmp_ln1494_29_fu_1603_p2;
wire   [0:0] icmp_ln1494_32_fu_1614_p2;
wire   [0:0] icmp_ln1494_35_fu_1625_p2;
wire   [0:0] icmp_ln1494_38_fu_1636_p2;
wire   [0:0] icmp_ln1494_41_fu_1647_p2;
wire   [0:0] icmp_ln1494_44_fu_1658_p2;
wire   [0:0] icmp_ln1494_47_fu_1669_p2;
wire    ap_CS_fsm_state7;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] mul_ln409_fu_1299_p00;
wire   [9:0] mul_ln410_fu_1314_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

mobilenet_mul_5ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_5ns_7ns_10_1_1_U447(
    .din0(mul_ln409_fu_1299_p0),
    .din1(mul_ln409_fu_1299_p1),
    .dout(mul_ln409_fu_1299_p2)
);

mobilenet_mul_5ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_5ns_7ns_10_1_1_U448(
    .din0(mul_ln410_fu_1314_p0),
    .din1(mul_ln410_fu_1314_p1),
    .dout(mul_ln410_fu_1314_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_995 <= select_ln409_1_reg_1696;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_995 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_984 <= add_ln409_2_reg_1680;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_984 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_1006 <= add_ln410_reg_1884;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_1006 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln409_2_reg_1680 <= add_ln409_2_fu_1241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln410_reg_1884 <= add_ln410_fu_1409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln414_1_reg_1889 <= add_ln414_1_fu_1441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln415_1_reg_1804 <= add_ln415_1_fu_1403_p2;
        add_ln415_reg_1719 <= add_ln415_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln409_reg_1685 <= icmp_ln409_fu_1247_p2;
        icmp_ln409_reg_1685_pp0_iter1_reg <= icmp_ln409_reg_1685;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_fu_1247_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln409_reg_1708 <= mul_ln409_fu_1299_p2;
        p_cast_mid2_v_v_reg_1703[4 : 1] <= p_cast_mid2_v_v_fu_1281_p3[4 : 1];
        select_ln409_reg_1689 <= select_ln409_fu_1265_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln409_fu_1247_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln409_1_reg_1696 <= select_ln409_1_fu_1273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t1_V_10_reg_2066 <= grp_fu_1051_p3;
        t1_V_14_reg_2072 <= grp_fu_1065_p3;
        t1_V_18_reg_2078 <= grp_fu_1079_p3;
        t1_V_22_reg_2084 <= grp_fu_1093_p3;
        t1_V_26_reg_2090 <= grp_fu_1107_p3;
        t1_V_2_reg_2054 <= grp_fu_1023_p3;
        t1_V_30_reg_2096 <= grp_fu_1121_p3;
        t1_V_34_reg_2102 <= grp_fu_1135_p3;
        t1_V_38_reg_2108 <= grp_fu_1149_p3;
        t1_V_42_reg_2114 <= grp_fu_1163_p3;
        t1_V_46_reg_2120 <= grp_fu_1177_p3;
        t1_V_50_reg_2126 <= grp_fu_1191_p3;
        t1_V_54_reg_2132 <= grp_fu_1205_p3;
        t1_V_58_reg_2138 <= grp_fu_1219_p3;
        t1_V_62_reg_2144 <= grp_fu_1233_p3;
        t1_V_6_reg_2060 <= grp_fu_1037_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        t2_V_11_reg_2168 <= grp_fu_1065_p3;
        t2_V_14_reg_2174 <= grp_fu_1079_p3;
        t2_V_17_reg_2180 <= grp_fu_1093_p3;
        t2_V_20_reg_2186 <= grp_fu_1107_p3;
        t2_V_23_reg_2192 <= grp_fu_1121_p3;
        t2_V_26_reg_2198 <= grp_fu_1135_p3;
        t2_V_29_reg_2204 <= grp_fu_1149_p3;
        t2_V_2_reg_2150 <= grp_fu_1023_p3;
        t2_V_32_reg_2210 <= grp_fu_1163_p3;
        t2_V_35_reg_2216 <= grp_fu_1177_p3;
        t2_V_38_reg_2222 <= grp_fu_1191_p3;
        t2_V_41_reg_2228 <= grp_fu_1205_p3;
        t2_V_44_reg_2234 <= grp_fu_1219_p3;
        t2_V_47_reg_2240 <= grp_fu_1233_p3;
        t2_V_5_reg_2156 <= grp_fu_1037_p3;
        t2_V_8_reg_2162 <= grp_fu_1051_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_0_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_0_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_0_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_0_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_0_ce0 = 1'b1;
    end else begin
        FM_buf15_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_0_ce1 = 1'b1;
    end else begin
        FM_buf15_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_10_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_10_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_10_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_10_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_10_ce0 = 1'b1;
    end else begin
        FM_buf15_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_10_ce1 = 1'b1;
    end else begin
        FM_buf15_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_11_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_11_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_11_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_11_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_11_ce0 = 1'b1;
    end else begin
        FM_buf15_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_11_ce1 = 1'b1;
    end else begin
        FM_buf15_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_12_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_12_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_12_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_12_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_12_ce0 = 1'b1;
    end else begin
        FM_buf15_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_12_ce1 = 1'b1;
    end else begin
        FM_buf15_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_13_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_13_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_13_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_13_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_13_ce0 = 1'b1;
    end else begin
        FM_buf15_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_13_ce1 = 1'b1;
    end else begin
        FM_buf15_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_14_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_14_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_14_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_14_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_14_ce0 = 1'b1;
    end else begin
        FM_buf15_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_14_ce1 = 1'b1;
    end else begin
        FM_buf15_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_15_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_15_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_15_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_15_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_15_ce0 = 1'b1;
    end else begin
        FM_buf15_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_15_ce1 = 1'b1;
    end else begin
        FM_buf15_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_1_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_1_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_1_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_1_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_1_ce0 = 1'b1;
    end else begin
        FM_buf15_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_1_ce1 = 1'b1;
    end else begin
        FM_buf15_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_2_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_2_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_2_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_2_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_2_ce0 = 1'b1;
    end else begin
        FM_buf15_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_2_ce1 = 1'b1;
    end else begin
        FM_buf15_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_3_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_3_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_3_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_3_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_3_ce0 = 1'b1;
    end else begin
        FM_buf15_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_3_ce1 = 1'b1;
    end else begin
        FM_buf15_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_4_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_4_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_4_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_4_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_4_ce0 = 1'b1;
    end else begin
        FM_buf15_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_4_ce1 = 1'b1;
    end else begin
        FM_buf15_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_5_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_5_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_5_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_5_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_5_ce0 = 1'b1;
    end else begin
        FM_buf15_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_5_ce1 = 1'b1;
    end else begin
        FM_buf15_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_6_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_6_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_6_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_6_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_6_ce0 = 1'b1;
    end else begin
        FM_buf15_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_6_ce1 = 1'b1;
    end else begin
        FM_buf15_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_7_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_7_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_7_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_7_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_7_ce0 = 1'b1;
    end else begin
        FM_buf15_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_7_ce1 = 1'b1;
    end else begin
        FM_buf15_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_8_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_8_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_8_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_8_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_8_ce0 = 1'b1;
    end else begin
        FM_buf15_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_8_ce1 = 1'b1;
    end else begin
        FM_buf15_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_9_address0 = zext_ln415_1_fu_1466_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_9_address0 = zext_ln414_6_fu_1383_p1;
    end else begin
        FM_buf15_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf15_V_9_address1 = zext_ln415_fu_1447_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        FM_buf15_V_9_address1 = zext_ln414_4_fu_1342_p1;
    end else begin
        FM_buf15_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_9_ce0 = 1'b1;
    end else begin
        FM_buf15_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        FM_buf15_V_9_ce1 = 1'b1;
    end else begin
        FM_buf15_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_0_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_0_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_10_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_10_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_11_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_11_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_12_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_12_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_13_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_13_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_14_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_14_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_15_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_15_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_1_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_1_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_2_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_2_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_3_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_3_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_4_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_4_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_5_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_5_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_6_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_6_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_7_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_7_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_8_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_8_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_9_ce0 = 1'b1;
    end else begin
        FM_buf_pool_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln409_reg_1685_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FM_buf_pool_V_9_we0 = 1'b1;
    end else begin
        FM_buf_pool_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln409_fu_1247_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_999_p4 = select_ln409_1_reg_1696;
    end else begin
        ap_phi_mux_i_phi_fu_999_p4 = i_reg_995;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_988_p4 = add_ln409_2_reg_1680;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_988_p4 = indvar_flatten_reg_984;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln409_reg_1685 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_1010_p4 = add_ln410_reg_1884;
    end else begin
        ap_phi_mux_j_phi_fu_1010_p4 = j_reg_1006;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln409_fu_1247_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln409_fu_1247_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FM_buf_pool_V_0_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_0_d0 = ((icmp_ln1494_2_fu_1504_p2[0:0] == 1'b1) ? t1_V_2_reg_2054 : t2_V_2_reg_2150);

assign FM_buf_pool_V_10_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_10_d0 = ((icmp_ln1494_32_fu_1614_p2[0:0] == 1'b1) ? t1_V_42_reg_2114 : t2_V_32_reg_2210);

assign FM_buf_pool_V_11_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_11_d0 = ((icmp_ln1494_35_fu_1625_p2[0:0] == 1'b1) ? t1_V_46_reg_2120 : t2_V_35_reg_2216);

assign FM_buf_pool_V_12_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_12_d0 = ((icmp_ln1494_38_fu_1636_p2[0:0] == 1'b1) ? t1_V_50_reg_2126 : t2_V_38_reg_2222);

assign FM_buf_pool_V_13_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_13_d0 = ((icmp_ln1494_41_fu_1647_p2[0:0] == 1'b1) ? t1_V_54_reg_2132 : t2_V_41_reg_2228);

assign FM_buf_pool_V_14_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_14_d0 = ((icmp_ln1494_44_fu_1658_p2[0:0] == 1'b1) ? t1_V_58_reg_2138 : t2_V_44_reg_2234);

assign FM_buf_pool_V_15_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_15_d0 = ((icmp_ln1494_47_fu_1669_p2[0:0] == 1'b1) ? t1_V_62_reg_2144 : t2_V_47_reg_2240);

assign FM_buf_pool_V_1_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_1_d0 = ((icmp_ln1494_5_fu_1515_p2[0:0] == 1'b1) ? t1_V_6_reg_2060 : t2_V_5_reg_2156);

assign FM_buf_pool_V_2_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_2_d0 = ((icmp_ln1494_8_fu_1526_p2[0:0] == 1'b1) ? t1_V_10_reg_2066 : t2_V_8_reg_2162);

assign FM_buf_pool_V_3_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_3_d0 = ((icmp_ln1494_11_fu_1537_p2[0:0] == 1'b1) ? t1_V_14_reg_2072 : t2_V_11_reg_2168);

assign FM_buf_pool_V_4_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_4_d0 = ((icmp_ln1494_14_fu_1548_p2[0:0] == 1'b1) ? t1_V_18_reg_2078 : t2_V_14_reg_2174);

assign FM_buf_pool_V_5_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_5_d0 = ((icmp_ln1494_17_fu_1559_p2[0:0] == 1'b1) ? t1_V_22_reg_2084 : t2_V_17_reg_2180);

assign FM_buf_pool_V_6_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_6_d0 = ((icmp_ln1494_20_fu_1570_p2[0:0] == 1'b1) ? t1_V_26_reg_2090 : t2_V_20_reg_2186);

assign FM_buf_pool_V_7_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_7_d0 = ((icmp_ln1494_23_fu_1581_p2[0:0] == 1'b1) ? t1_V_30_reg_2096 : t2_V_23_reg_2192);

assign FM_buf_pool_V_8_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_8_d0 = ((icmp_ln1494_26_fu_1592_p2[0:0] == 1'b1) ? t1_V_34_reg_2102 : t2_V_26_reg_2198);

assign FM_buf_pool_V_9_address0 = zext_ln414_2_fu_1485_p1;

assign FM_buf_pool_V_9_d0 = ((icmp_ln1494_29_fu_1603_p2[0:0] == 1'b1) ? t1_V_38_reg_2108 : t2_V_29_reg_2204);

assign add_ln409_1_fu_1305_p2 = (p_cast_mid2_v_v_reg_1703 + 5'd2);

assign add_ln409_2_fu_1241_p2 = (ap_phi_mux_indvar_flatten_phi_fu_988_p4 + 8'd1);

assign add_ln409_fu_1253_p2 = (ap_phi_mux_i_phi_fu_999_p4 + 4'd1);

assign add_ln410_fu_1409_p2 = (select_ln409_reg_1689 + 5'd1);

assign add_ln414_1_fu_1441_p2 = (add_ln414_fu_1432_p2 + zext_ln414_1_fu_1438_p1);

assign add_ln414_2_fu_1337_p2 = (mul_ln409_reg_1708 + zext_ln414_3_fu_1333_p1);

assign add_ln414_3_fu_1378_p2 = (mul_ln409_reg_1708 + zext_ln414_5_fu_1374_p1);

assign add_ln414_fu_1432_p2 = (tmp_fu_1414_p3 + zext_ln414_fu_1428_p1);

assign add_ln415_1_fu_1403_p2 = (mul_ln410_fu_1314_p2 + zext_ln414_5_fu_1374_p1);

assign add_ln415_fu_1362_p2 = (mul_ln410_fu_1314_p2 + zext_ln414_3_fu_1333_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign empty_578_fu_1327_p2 = (tmp_2_fu_1320_p3 | 6'd1);

assign empty_579_fu_1368_p2 = (tmp_2_fu_1320_p3 + 6'd2);

assign grp_fu_1017_p2 = (($signed(FM_buf15_V_0_q1) > $signed(FM_buf15_V_0_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1023_p3 = ((grp_fu_1017_p2[0:0] == 1'b1) ? FM_buf15_V_0_q1 : FM_buf15_V_0_q0);

assign grp_fu_1031_p2 = (($signed(FM_buf15_V_1_q1) > $signed(FM_buf15_V_1_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1037_p3 = ((grp_fu_1031_p2[0:0] == 1'b1) ? FM_buf15_V_1_q1 : FM_buf15_V_1_q0);

assign grp_fu_1045_p2 = (($signed(FM_buf15_V_2_q1) > $signed(FM_buf15_V_2_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1051_p3 = ((grp_fu_1045_p2[0:0] == 1'b1) ? FM_buf15_V_2_q1 : FM_buf15_V_2_q0);

assign grp_fu_1059_p2 = (($signed(FM_buf15_V_3_q1) > $signed(FM_buf15_V_3_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1065_p3 = ((grp_fu_1059_p2[0:0] == 1'b1) ? FM_buf15_V_3_q1 : FM_buf15_V_3_q0);

assign grp_fu_1073_p2 = (($signed(FM_buf15_V_4_q1) > $signed(FM_buf15_V_4_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1079_p3 = ((grp_fu_1073_p2[0:0] == 1'b1) ? FM_buf15_V_4_q1 : FM_buf15_V_4_q0);

assign grp_fu_1087_p2 = (($signed(FM_buf15_V_5_q1) > $signed(FM_buf15_V_5_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1093_p3 = ((grp_fu_1087_p2[0:0] == 1'b1) ? FM_buf15_V_5_q1 : FM_buf15_V_5_q0);

assign grp_fu_1101_p2 = (($signed(FM_buf15_V_6_q1) > $signed(FM_buf15_V_6_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1107_p3 = ((grp_fu_1101_p2[0:0] == 1'b1) ? FM_buf15_V_6_q1 : FM_buf15_V_6_q0);

assign grp_fu_1115_p2 = (($signed(FM_buf15_V_7_q1) > $signed(FM_buf15_V_7_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1121_p3 = ((grp_fu_1115_p2[0:0] == 1'b1) ? FM_buf15_V_7_q1 : FM_buf15_V_7_q0);

assign grp_fu_1129_p2 = (($signed(FM_buf15_V_8_q1) > $signed(FM_buf15_V_8_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1135_p3 = ((grp_fu_1129_p2[0:0] == 1'b1) ? FM_buf15_V_8_q1 : FM_buf15_V_8_q0);

assign grp_fu_1143_p2 = (($signed(FM_buf15_V_9_q1) > $signed(FM_buf15_V_9_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1149_p3 = ((grp_fu_1143_p2[0:0] == 1'b1) ? FM_buf15_V_9_q1 : FM_buf15_V_9_q0);

assign grp_fu_1157_p2 = (($signed(FM_buf15_V_10_q1) > $signed(FM_buf15_V_10_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1163_p3 = ((grp_fu_1157_p2[0:0] == 1'b1) ? FM_buf15_V_10_q1 : FM_buf15_V_10_q0);

assign grp_fu_1171_p2 = (($signed(FM_buf15_V_11_q1) > $signed(FM_buf15_V_11_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1177_p3 = ((grp_fu_1171_p2[0:0] == 1'b1) ? FM_buf15_V_11_q1 : FM_buf15_V_11_q0);

assign grp_fu_1185_p2 = (($signed(FM_buf15_V_12_q1) > $signed(FM_buf15_V_12_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1191_p3 = ((grp_fu_1185_p2[0:0] == 1'b1) ? FM_buf15_V_12_q1 : FM_buf15_V_12_q0);

assign grp_fu_1199_p2 = (($signed(FM_buf15_V_13_q1) > $signed(FM_buf15_V_13_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1205_p3 = ((grp_fu_1199_p2[0:0] == 1'b1) ? FM_buf15_V_13_q1 : FM_buf15_V_13_q0);

assign grp_fu_1213_p2 = (($signed(FM_buf15_V_14_q1) > $signed(FM_buf15_V_14_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1219_p3 = ((grp_fu_1213_p2[0:0] == 1'b1) ? FM_buf15_V_14_q1 : FM_buf15_V_14_q0);

assign grp_fu_1227_p2 = (($signed(FM_buf15_V_15_q1) > $signed(FM_buf15_V_15_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1233_p3 = ((grp_fu_1227_p2[0:0] == 1'b1) ? FM_buf15_V_15_q1 : FM_buf15_V_15_q0);

assign icmp_ln1494_11_fu_1537_p2 = (($signed(t1_V_14_reg_2072) > $signed(t2_V_11_reg_2168)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1548_p2 = (($signed(t1_V_18_reg_2078) > $signed(t2_V_14_reg_2174)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_1559_p2 = (($signed(t1_V_22_reg_2084) > $signed(t2_V_17_reg_2180)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_1570_p2 = (($signed(t1_V_26_reg_2090) > $signed(t2_V_20_reg_2186)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_1581_p2 = (($signed(t1_V_30_reg_2096) > $signed(t2_V_23_reg_2192)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_1592_p2 = (($signed(t1_V_34_reg_2102) > $signed(t2_V_26_reg_2198)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1603_p2 = (($signed(t1_V_38_reg_2108) > $signed(t2_V_29_reg_2204)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1504_p2 = (($signed(t1_V_2_reg_2054) > $signed(t2_V_2_reg_2150)) ? 1'b1 : 1'b0);

assign icmp_ln1494_32_fu_1614_p2 = (($signed(t1_V_42_reg_2114) > $signed(t2_V_32_reg_2210)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_1625_p2 = (($signed(t1_V_46_reg_2120) > $signed(t2_V_35_reg_2216)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_1636_p2 = (($signed(t1_V_50_reg_2126) > $signed(t2_V_38_reg_2222)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_1647_p2 = (($signed(t1_V_54_reg_2132) > $signed(t2_V_41_reg_2228)) ? 1'b1 : 1'b0);

assign icmp_ln1494_44_fu_1658_p2 = (($signed(t1_V_58_reg_2138) > $signed(t2_V_44_reg_2234)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_1669_p2 = (($signed(t1_V_62_reg_2144) > $signed(t2_V_47_reg_2240)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_1515_p2 = (($signed(t1_V_6_reg_2060) > $signed(t2_V_5_reg_2156)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1526_p2 = (($signed(t1_V_10_reg_2066) > $signed(t2_V_8_reg_2162)) ? 1'b1 : 1'b0);

assign icmp_ln409_fu_1247_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_988_p4 == 8'd200) ? 1'b1 : 1'b0);

assign icmp_ln410_fu_1259_p2 = ((ap_phi_mux_j_phi_fu_1010_p4 == 5'd20) ? 1'b1 : 1'b0);

assign mul_ln409_fu_1299_p0 = mul_ln409_fu_1299_p00;

assign mul_ln409_fu_1299_p00 = or_ln409_fu_1289_p2;

assign mul_ln409_fu_1299_p1 = 10'd42;

assign mul_ln410_fu_1314_p0 = mul_ln410_fu_1314_p00;

assign mul_ln410_fu_1314_p00 = add_ln409_1_fu_1305_p2;

assign mul_ln410_fu_1314_p1 = 10'd42;

assign or_ln409_fu_1289_p2 = (p_cast_mid2_v_v_fu_1281_p3 | 5'd1);

assign p_cast_mid2_v_v_fu_1281_p3 = {{select_ln409_1_fu_1273_p3}, {1'd0}};

assign select_ln409_1_fu_1273_p3 = ((icmp_ln410_fu_1259_p2[0:0] == 1'b1) ? add_ln409_fu_1253_p2 : ap_phi_mux_i_phi_fu_999_p4);

assign select_ln409_fu_1265_p3 = ((icmp_ln410_fu_1259_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_j_phi_fu_1010_p4);

assign tmp_1_fu_1421_p3 = {{select_ln409_1_reg_1696}, {2'd0}};

assign tmp_2_fu_1320_p3 = {{select_ln409_reg_1689}, {1'd0}};

assign tmp_fu_1414_p3 = {{select_ln409_1_reg_1696}, {4'd0}};

assign zext_ln414_1_fu_1438_p1 = select_ln409_reg_1689;

assign zext_ln414_2_fu_1485_p1 = add_ln414_1_reg_1889;

assign zext_ln414_3_fu_1333_p1 = empty_578_fu_1327_p2;

assign zext_ln414_4_fu_1342_p1 = add_ln414_2_fu_1337_p2;

assign zext_ln414_5_fu_1374_p1 = empty_579_fu_1368_p2;

assign zext_ln414_6_fu_1383_p1 = add_ln414_3_fu_1378_p2;

assign zext_ln414_fu_1428_p1 = tmp_1_fu_1421_p3;

assign zext_ln415_1_fu_1466_p1 = add_ln415_1_reg_1804;

assign zext_ln415_fu_1447_p1 = add_ln415_reg_1719;

always @ (posedge ap_clk) begin
    p_cast_mid2_v_v_reg_1703[0] <= 1'b0;
end

endmodule //mobilenet_max_pooling
