Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Feb  2 13:19:21 2026
| Host              : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file unified_timing_summary_routed.rpt -pb unified_timing_summary_routed.pb -rpx unified_timing_summary_routed.rpx -warn_on_violation
| Design            : unified
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  115         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                   80        0.067        0.000                      0                   80        1.225        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.284        0.000                      0                   80        0.067        0.000                      0                   80        1.225        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 prng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.820ns (31.607%)  route 1.774ns (68.393%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.212 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X6Y161         FDRE                                         r  prng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.710 f  prng_reg_reg[2]/Q
                         net (fo=31, routed)          0.470     2.180    delay_PRNG_REG/buffer_reg[0][31]_1[2]
    SLICE_X5Y150         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     2.315 r  delay_PRNG_REG/sample[1]_i_13/O
                         net (fo=15, routed)          0.181     2.496    delay_PRNG_REG/sample[1]_i_13_n_0
    SLICE_X6Y150         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.644 f  delay_PRNG_REG/sample[46]_i_5/O
                         net (fo=49, routed)          0.242     2.886    delay_PRNG_REG/sample[46]_i_5_n_0
    SLICE_X7Y149         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     2.952 r  delay_PRNG_REG/sample[0]_i_17/O
                         net (fo=4, routed)           0.231     3.183    delay_PRNG_REG/sample[0]_i_17_n_0
    SLICE_X6Y150         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.333 r  delay_PRNG_REG/sample[0]_i_12/O
                         net (fo=2, routed)           0.225     3.558    delay_PRNG_REG/sample[0]_i_12_n_0
    SLICE_X7Y147         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.609 f  delay_PRNG_REG/sample[1]_i_19/O
                         net (fo=1, routed)           0.091     3.700    delay_PRNG_REG/sample[1]_i_19_n_0
    SLICE_X7Y147         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     3.750 r  delay_PRNG_REG/sample[1]_i_7/O
                         net (fo=1, routed)           0.249     3.999    delay_PRNG_REG/sample[1]_i_7_n_0
    SLICE_X8Y151         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.050 r  delay_PRNG_REG/sample[1]_i_2/O
                         net (fo=1, routed)           0.040     4.090    delay_PRNG_REG/sample[1]_i_2_n_0
    SLICE_X8Y151         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     4.180 r  delay_PRNG_REG/sample[1]_i_1/O
                         net (fo=1, routed)           0.046     4.226    delay_PRNG_REG_n_75
    SLICE_X8Y151         FDRE                                         r  sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.656     4.212    clk_IBUF_BUFG
    SLICE_X8Y151         FDRE                                         r  sample_reg[1]/C
                         clock pessimism              0.309     4.521    
                         clock uncertainty           -0.035     4.485    
    SLICE_X8Y151         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.510    sample_reg[1]
  -------------------------------------------------------------------
                         required time                          4.510    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 prng_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.074ns (43.853%)  route 1.375ns (56.147%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.209 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.001ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.709 r  prng_reg_reg[30]/Q
                         net (fo=11, routed)          0.208     1.917    delay_PRNG_REG/buffer_reg[0][31]_1[30]
    SLICE_X5Y161         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     2.076 r  delay_PRNG_REG/sample[47]_i_164/O
                         net (fo=1, routed)           0.155     2.231    delay_PRNG_REG/sample[47]_i_164_n_0
    SLICE_X5Y161         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     2.383 r  delay_PRNG_REG/sample[47]_i_148/O
                         net (fo=4, routed)           0.117     2.500    delay_PRNG_REG/sample[47]_i_148_n_0
    SLICE_X4Y161         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     2.600 r  delay_PRNG_REG/sample[47]_i_153/O
                         net (fo=1, routed)           0.105     2.705    delay_PRNG_REG/sample[47]_i_153_n_0
    SLICE_X4Y160         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.853 r  delay_PRNG_REG/sample[47]_i_119/O
                         net (fo=1, routed)           0.089     2.942    delay_PRNG_REG/sample[47]_i_119_n_0
    SLICE_X4Y160         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     2.994 r  delay_PRNG_REG/sample[47]_i_43/O
                         net (fo=4, routed)           0.149     3.143    delay_PRNG_REG/sample[47]_i_43_n_0
    SLICE_X4Y160         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.288 r  delay_PRNG_REG/sample[47]_i_9/O
                         net (fo=2, routed)           0.221     3.509    delay_PRNG_REG/sample[47]_i_9_n_0
    SLICE_X6Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.659 r  delay_PRNG_REG/sample[0]_i_2/O
                         net (fo=1, routed)           0.283     3.942    delay_PRNG_REG/sample[0]_i_2_n_0
    SLICE_X8Y150         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.032 r  delay_PRNG_REG/sample[0]_i_1/O
                         net (fo=1, routed)           0.049     4.081    delay_PRNG_REG_n_76
    SLICE_X8Y150         FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.653     4.209    clk_IBUF_BUFG
    SLICE_X8Y150         FDRE                                         r  sample_reg[0]/C
                         clock pessimism              0.309     4.518    
                         clock uncertainty           -0.035     4.482    
    SLICE_X8Y150         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.507    sample_reg[0]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 prng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.793ns (32.759%)  route 1.628ns (67.241%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.212 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X6Y161         FDRE                                         r  prng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.710 r  prng_reg_reg[2]/Q
                         net (fo=31, routed)          0.470     2.180    delay_PRNG_REG/buffer_reg[0][31]_1[2]
    SLICE_X5Y150         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     2.315 f  delay_PRNG_REG/sample[1]_i_13/O
                         net (fo=15, routed)          0.181     2.496    delay_PRNG_REG/sample[1]_i_13_n_0
    SLICE_X6Y150         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.644 r  delay_PRNG_REG/sample[46]_i_5/O
                         net (fo=49, routed)          0.164     2.808    delay_PRNG_REG/sample[46]_i_5_n_0
    SLICE_X6Y151         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     2.881 r  delay_PRNG_REG/sample[1]_i_24/O
                         net (fo=2, routed)           0.120     3.001    delay_PRNG_REG/sample[1]_i_24_n_0
    SLICE_X7Y151         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.100 r  delay_PRNG_REG/sample[1]_i_11/O
                         net (fo=7, routed)           0.112     3.212    delay_PRNG_REG/sample[1]_i_11_n_0
    SLICE_X7Y149         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.074     3.286 r  delay_PRNG_REG/sample[3]_i_9/O
                         net (fo=3, routed)           0.288     3.574    delay_PRNG_REG/sample[3]_i_9_n_0
    SLICE_X7Y149         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.610 r  delay_PRNG_REG/sample[2]_i_7/O
                         net (fo=1, routed)           0.108     3.718    delay_PRNG_REG/sample[2]_i_7_n_0
    SLICE_X7Y151         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     3.768 f  delay_PRNG_REG/sample[2]_i_4/O
                         net (fo=1, routed)           0.136     3.904    delay_PRNG_REG/sample[2]_i_4_n_0
    SLICE_X6Y152         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.003 r  delay_PRNG_REG/sample[2]_i_1/O
                         net (fo=1, routed)           0.049     4.052    delay_PRNG_REG_n_74
    SLICE_X6Y152         FDRE                                         r  sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.657     4.212    clk_IBUF_BUFG
    SLICE_X6Y152         FDRE                                         r  sample_reg[2]/C
                         clock pessimism              0.360     4.572    
                         clock uncertainty           -0.035     4.537    
    SLICE_X6Y152         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.562    sample_reg[2]
  -------------------------------------------------------------------
                         required time                          4.562    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 mul_z1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.085ns (48.048%)  route 1.173ns (51.952%))
  Logic Levels:           12  (CARRY8=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 4.222 - 3.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.774     1.620    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  mul_z1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.700 r  mul_z1/out_reg[6]/Q
                         net (fo=9, routed)           0.165     1.865    delay_PRNG_REG/z1[0]
    SLICE_X8Y154         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.989 r  delay_PRNG_REG/sample[7]_i_12/O
                         net (fo=1, routed)           0.009     1.998    delay_PRNG_REG/sample[7]_i_12_n_0
    SLICE_X8Y154         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.188 r  delay_PRNG_REG/sample_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.214    delay_PRNG_REG/sample_reg[7]_i_3_n_0
    SLICE_X8Y155         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.229 r  delay_PRNG_REG/sample_reg[47]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.255    delay_PRNG_REG/sample_reg[47]_i_29_n_0
    SLICE_X8Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.270 r  delay_PRNG_REG/sample_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.296    delay_PRNG_REG/sample_reg[23]_i_3_n_0
    SLICE_X8Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.311 r  delay_PRNG_REG/sample_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.337    mul_z1/CO[0]
    SLICE_X8Y158         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.352 r  mul_z1/sample_reg[39]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.378    mul_z1/sample_reg[39]_i_3_n_0
    SLICE_X8Y159         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.494 f  mul_z1/sample_reg[47]_i_33/O[5]
                         net (fo=2, routed)           0.151     2.645    mul_z1/result[45]
    SLICE_X8Y160         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.793 r  mul_z1/sample[47]_i_86/O
                         net (fo=1, routed)           0.039     2.832    mul_z1/sample[47]_i_86_n_0
    SLICE_X8Y160         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.868 r  mul_z1/sample[47]_i_32/O
                         net (fo=1, routed)           0.207     3.075    delay_PRNG_REG/sample_reg[47]
    SLICE_X9Y155         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.198 r  delay_PRNG_REG/sample[47]_i_4/O
                         net (fo=48, routed)          0.240     3.439    delay_PRNG_REG/buffer_reg[0][15]_0
    SLICE_X8Y153         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.489 r  delay_PRNG_REG/sample[19]_i_2/O
                         net (fo=1, routed)           0.202     3.691    delay_PRNG_REG/sample[19]_i_2_n_0
    SLICE_X5Y153         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     3.849 r  delay_PRNG_REG/sample[19]_i_1/O
                         net (fo=1, routed)           0.030     3.879    delay_PRNG_REG_n_57
    SLICE_X5Y153         FDRE                                         r  sample_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.666     4.222    clk_IBUF_BUFG
    SLICE_X5Y153         FDRE                                         r  sample_reg[19]/C
                         clock pessimism              0.309     4.531    
                         clock uncertainty           -0.035     4.495    
    SLICE_X5Y153         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.520    sample_reg[19]
  -------------------------------------------------------------------
                         required time                          4.520    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 mul_z1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 1.016ns (44.945%)  route 1.245ns (55.055%))
  Logic Levels:           12  (CARRY8=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.226 - 3.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.774     1.620    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  mul_z1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.700 r  mul_z1/out_reg[6]/Q
                         net (fo=9, routed)           0.165     1.865    delay_PRNG_REG/z1[0]
    SLICE_X8Y154         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.989 r  delay_PRNG_REG/sample[7]_i_12/O
                         net (fo=1, routed)           0.009     1.998    delay_PRNG_REG/sample[7]_i_12_n_0
    SLICE_X8Y154         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.188 r  delay_PRNG_REG/sample_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.214    delay_PRNG_REG/sample_reg[7]_i_3_n_0
    SLICE_X8Y155         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.229 r  delay_PRNG_REG/sample_reg[47]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.255    delay_PRNG_REG/sample_reg[47]_i_29_n_0
    SLICE_X8Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.270 r  delay_PRNG_REG/sample_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.296    delay_PRNG_REG/sample_reg[23]_i_3_n_0
    SLICE_X8Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.311 r  delay_PRNG_REG/sample_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.337    mul_z1/CO[0]
    SLICE_X8Y158         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.352 r  mul_z1/sample_reg[39]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.378    mul_z1/sample_reg[39]_i_3_n_0
    SLICE_X8Y159         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.494 f  mul_z1/sample_reg[47]_i_33/O[5]
                         net (fo=2, routed)           0.151     2.645    mul_z1/result[45]
    SLICE_X8Y160         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.793 r  mul_z1/sample[47]_i_86/O
                         net (fo=1, routed)           0.039     2.832    mul_z1/sample[47]_i_86_n_0
    SLICE_X8Y160         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.868 r  mul_z1/sample[47]_i_32/O
                         net (fo=1, routed)           0.207     3.075    delay_PRNG_REG/sample_reg[47]
    SLICE_X9Y155         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.198 r  delay_PRNG_REG/sample[47]_i_4/O
                         net (fo=48, routed)          0.360     3.558    mul_z1/sample_reg[47]_0
    SLICE_X6Y159         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.609 r  mul_z1/sample[41]_i_2/O
                         net (fo=1, routed)           0.134     3.743    mul_z1/sample[41]_i_2_n_0
    SLICE_X7Y161         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     3.831 r  mul_z1/sample[41]_i_1/O
                         net (fo=1, routed)           0.050     3.881    mul_z1_n_8
    SLICE_X7Y161         FDRE                                         r  sample_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.671     4.226    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[41]/C
                         clock pessimism              0.309     4.535    
                         clock uncertainty           -0.035     4.500    
    SLICE_X7Y161         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.525    sample_reg[41]
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 prng_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.995ns (44.235%)  route 1.254ns (55.765%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.226 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.709 r  prng_reg_reg[30]/Q
                         net (fo=11, routed)          0.208     1.917    delay_PRNG_REG/buffer_reg[0][31]_1[30]
    SLICE_X5Y161         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     2.076 r  delay_PRNG_REG/sample[47]_i_164/O
                         net (fo=1, routed)           0.155     2.231    delay_PRNG_REG/sample[47]_i_164_n_0
    SLICE_X5Y161         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     2.383 r  delay_PRNG_REG/sample[47]_i_148/O
                         net (fo=4, routed)           0.117     2.500    delay_PRNG_REG/sample[47]_i_148_n_0
    SLICE_X4Y161         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     2.600 r  delay_PRNG_REG/sample[47]_i_153/O
                         net (fo=1, routed)           0.105     2.705    delay_PRNG_REG/sample[47]_i_153_n_0
    SLICE_X4Y160         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.853 r  delay_PRNG_REG/sample[47]_i_119/O
                         net (fo=1, routed)           0.089     2.942    delay_PRNG_REG/sample[47]_i_119_n_0
    SLICE_X4Y160         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     2.994 r  delay_PRNG_REG/sample[47]_i_43/O
                         net (fo=4, routed)           0.149     3.143    delay_PRNG_REG/sample[47]_i_43_n_0
    SLICE_X4Y160         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.288 r  delay_PRNG_REG/sample[47]_i_9/O
                         net (fo=2, routed)           0.156     3.444    delay_PRNG_REG/sample[47]_i_9_n_0
    SLICE_X5Y158         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.481 f  delay_PRNG_REG/sample[47]_i_2/O
                         net (fo=47, routed)          0.227     3.708    mul_z1/sample_reg[47]
    SLICE_X7Y161         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.832 r  mul_z1/sample[43]_i_1/O
                         net (fo=1, routed)           0.049     3.881    mul_z1_n_6
    SLICE_X7Y161         FDRE                                         r  sample_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.671     4.226    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[43]/C
                         clock pessimism              0.309     4.535    
                         clock uncertainty           -0.035     4.500    
    SLICE_X7Y161         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.525    sample_reg[43]
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 mul_z1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 1.059ns (46.889%)  route 1.200ns (53.111%))
  Logic Levels:           12  (CARRY8=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 4.225 - 3.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.774     1.620    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  mul_z1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.700 r  mul_z1/out_reg[6]/Q
                         net (fo=9, routed)           0.165     1.865    delay_PRNG_REG/z1[0]
    SLICE_X8Y154         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.989 r  delay_PRNG_REG/sample[7]_i_12/O
                         net (fo=1, routed)           0.009     1.998    delay_PRNG_REG/sample[7]_i_12_n_0
    SLICE_X8Y154         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.188 r  delay_PRNG_REG/sample_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.214    delay_PRNG_REG/sample_reg[7]_i_3_n_0
    SLICE_X8Y155         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.229 r  delay_PRNG_REG/sample_reg[47]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.255    delay_PRNG_REG/sample_reg[47]_i_29_n_0
    SLICE_X8Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.270 r  delay_PRNG_REG/sample_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.296    delay_PRNG_REG/sample_reg[23]_i_3_n_0
    SLICE_X8Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.311 r  delay_PRNG_REG/sample_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.337    mul_z1/CO[0]
    SLICE_X8Y158         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.352 r  mul_z1/sample_reg[39]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.378    mul_z1/sample_reg[39]_i_3_n_0
    SLICE_X8Y159         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.494 f  mul_z1/sample_reg[47]_i_33/O[5]
                         net (fo=2, routed)           0.151     2.645    mul_z1/result[45]
    SLICE_X8Y160         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.793 r  mul_z1/sample[47]_i_86/O
                         net (fo=1, routed)           0.039     2.832    mul_z1/sample[47]_i_86_n_0
    SLICE_X8Y160         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.868 r  mul_z1/sample[47]_i_32/O
                         net (fo=1, routed)           0.207     3.075    delay_PRNG_REG/sample_reg[47]
    SLICE_X9Y155         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.198 r  delay_PRNG_REG/sample[47]_i_4/O
                         net (fo=48, routed)          0.354     3.552    mul_z1/sample_reg[47]_0
    SLICE_X6Y158         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     3.601 r  mul_z1/sample[38]_i_2/O
                         net (fo=1, routed)           0.130     3.731    mul_z1/sample[38]_i_2_n_0
    SLICE_X6Y158         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.864 r  mul_z1/sample[38]_i_1/O
                         net (fo=1, routed)           0.015     3.879    mul_z1_n_11
    SLICE_X6Y158         FDRE                                         r  sample_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.669     4.225    clk_IBUF_BUFG
    SLICE_X6Y158         FDRE                                         r  sample_reg[38]/C
                         clock pessimism              0.309     4.534    
                         clock uncertainty           -0.035     4.498    
    SLICE_X6Y158         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.523    sample_reg[38]
  -------------------------------------------------------------------
                         required time                          4.523    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 mul_z1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 1.124ns (49.922%)  route 1.127ns (50.078%))
  Logic Levels:           12  (CARRY8=6 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 4.218 - 3.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.001ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.774     1.620    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  mul_z1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.700 r  mul_z1/out_reg[6]/Q
                         net (fo=9, routed)           0.165     1.865    delay_PRNG_REG/z1[0]
    SLICE_X8Y154         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     1.989 r  delay_PRNG_REG/sample[7]_i_12/O
                         net (fo=1, routed)           0.009     1.998    delay_PRNG_REG/sample[7]_i_12_n_0
    SLICE_X8Y154         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.188 r  delay_PRNG_REG/sample_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.214    delay_PRNG_REG/sample_reg[7]_i_3_n_0
    SLICE_X8Y155         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.229 r  delay_PRNG_REG/sample_reg[47]_i_29/CO[7]
                         net (fo=1, routed)           0.026     2.255    delay_PRNG_REG/sample_reg[47]_i_29_n_0
    SLICE_X8Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.270 r  delay_PRNG_REG/sample_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.296    delay_PRNG_REG/sample_reg[23]_i_3_n_0
    SLICE_X8Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.311 r  delay_PRNG_REG/sample_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.337    mul_z1/CO[0]
    SLICE_X8Y158         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.352 r  mul_z1/sample_reg[39]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.378    mul_z1/sample_reg[39]_i_3_n_0
    SLICE_X8Y159         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.494 f  mul_z1/sample_reg[47]_i_33/O[5]
                         net (fo=2, routed)           0.151     2.645    mul_z1/result[45]
    SLICE_X8Y160         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.793 r  mul_z1/sample[47]_i_86/O
                         net (fo=1, routed)           0.039     2.832    mul_z1/sample[47]_i_86_n_0
    SLICE_X8Y160         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.868 r  mul_z1/sample[47]_i_32/O
                         net (fo=1, routed)           0.207     3.075    delay_PRNG_REG/sample_reg[47]
    SLICE_X9Y155         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.198 r  delay_PRNG_REG/sample[47]_i_4/O
                         net (fo=48, routed)          0.258     3.456    delay_PRNG_REG/buffer_reg[0][15]_0
    SLICE_X7Y153         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.545 r  delay_PRNG_REG/sample[21]_i_2/O
                         net (fo=1, routed)           0.153     3.698    delay_PRNG_REG/sample[21]_i_2_n_0
    SLICE_X6Y153         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     3.856 r  delay_PRNG_REG/sample[21]_i_1/O
                         net (fo=1, routed)           0.016     3.872    delay_PRNG_REG_n_55
    SLICE_X6Y153         FDRE                                         r  sample_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.662     4.218    clk_IBUF_BUFG
    SLICE_X6Y153         FDRE                                         r  sample_reg[21]/C
                         clock pessimism              0.309     4.527    
                         clock uncertainty           -0.035     4.491    
    SLICE_X6Y153         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.516    sample_reg[21]
  -------------------------------------------------------------------
                         required time                          4.516    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 prng_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.993ns (44.342%)  route 1.246ns (55.658%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.226 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.709 r  prng_reg_reg[30]/Q
                         net (fo=11, routed)          0.208     1.917    delay_PRNG_REG/buffer_reg[0][31]_1[30]
    SLICE_X5Y161         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     2.076 r  delay_PRNG_REG/sample[47]_i_164/O
                         net (fo=1, routed)           0.155     2.231    delay_PRNG_REG/sample[47]_i_164_n_0
    SLICE_X5Y161         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     2.383 r  delay_PRNG_REG/sample[47]_i_148/O
                         net (fo=4, routed)           0.117     2.500    delay_PRNG_REG/sample[47]_i_148_n_0
    SLICE_X4Y161         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     2.600 r  delay_PRNG_REG/sample[47]_i_153/O
                         net (fo=1, routed)           0.105     2.705    delay_PRNG_REG/sample[47]_i_153_n_0
    SLICE_X4Y160         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.853 r  delay_PRNG_REG/sample[47]_i_119/O
                         net (fo=1, routed)           0.089     2.942    delay_PRNG_REG/sample[47]_i_119_n_0
    SLICE_X4Y160         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     2.994 r  delay_PRNG_REG/sample[47]_i_43/O
                         net (fo=4, routed)           0.149     3.143    delay_PRNG_REG/sample[47]_i_43_n_0
    SLICE_X4Y160         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.288 r  delay_PRNG_REG/sample[47]_i_9/O
                         net (fo=2, routed)           0.156     3.444    delay_PRNG_REG/sample[47]_i_9_n_0
    SLICE_X5Y158         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.481 f  delay_PRNG_REG/sample[47]_i_2/O
                         net (fo=47, routed)          0.219     3.700    delay_PRNG_REG/prng_reg_reg[18]
    SLICE_X7Y161         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.822 r  delay_PRNG_REG/sample[30]_i_1/O
                         net (fo=1, routed)           0.049     3.871    delay_PRNG_REG_n_46
    SLICE_X7Y161         FDRE                                         r  sample_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.671     4.226    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[30]/C
                         clock pessimism              0.309     4.535    
                         clock uncertainty           -0.035     4.500    
    SLICE_X7Y161         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.525    sample_reg[30]
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 prng_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.012ns (45.273%)  route 1.223ns (54.727%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.226 - 3.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.001ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.785     1.631    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.709 r  prng_reg_reg[30]/Q
                         net (fo=11, routed)          0.208     1.917    delay_PRNG_REG/buffer_reg[0][31]_1[30]
    SLICE_X5Y161         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     2.076 r  delay_PRNG_REG/sample[47]_i_164/O
                         net (fo=1, routed)           0.155     2.231    delay_PRNG_REG/sample[47]_i_164_n_0
    SLICE_X5Y161         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     2.383 r  delay_PRNG_REG/sample[47]_i_148/O
                         net (fo=4, routed)           0.117     2.500    delay_PRNG_REG/sample[47]_i_148_n_0
    SLICE_X4Y161         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     2.600 r  delay_PRNG_REG/sample[47]_i_153/O
                         net (fo=1, routed)           0.105     2.705    delay_PRNG_REG/sample[47]_i_153_n_0
    SLICE_X4Y160         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.853 r  delay_PRNG_REG/sample[47]_i_119/O
                         net (fo=1, routed)           0.089     2.942    delay_PRNG_REG/sample[47]_i_119_n_0
    SLICE_X4Y160         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     2.994 r  delay_PRNG_REG/sample[47]_i_43/O
                         net (fo=4, routed)           0.149     3.143    delay_PRNG_REG/sample[47]_i_43_n_0
    SLICE_X4Y160         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.288 r  delay_PRNG_REG/sample[47]_i_9/O
                         net (fo=2, routed)           0.156     3.444    delay_PRNG_REG/sample[47]_i_9_n_0
    SLICE_X5Y158         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.481 f  delay_PRNG_REG/sample[47]_i_2/O
                         net (fo=47, routed)          0.227     3.708    mul_z1/sample_reg[47]
    SLICE_X7Y161         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     3.849 r  mul_z1/sample[44]_i_1/O
                         net (fo=1, routed)           0.018     3.867    mul_z1_n_5
    SLICE_X7Y161         FDRE                                         r  sample_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    H23                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     3.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.671     4.226    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[44]/C
                         clock pessimism              0.309     4.535    
                         clock uncertainty           -0.035     4.500    
    SLICE_X7Y161         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.525    sample_reg[44]
  -------------------------------------------------------------------
                         required time                          4.525    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 prng_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.302%)  route 0.136ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.426     0.718    clk_IBUF_BUFG
    SLICE_X3Y161         FDRE                                         r  prng_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.757 r  prng_reg_reg[23]/Q
                         net (fo=5, routed)           0.136     0.892    delay_PRNG_REG/buffer_reg[0][31]_1[23]
    SLICE_X5Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.498     1.014    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y157         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][23]/C
                         clock pessimism             -0.236     0.778    
    SLICE_X5Y157         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.825    delay_PRNG_REG/buffer_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 prng_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.570%)  route 0.091ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.001ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.439     0.730    clk_IBUF_BUFG
    SLICE_X6Y155         FDRE                                         r  prng_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y155         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.770 r  prng_reg_reg[13]/Q
                         net (fo=5, routed)           0.091     0.861    delay_PRNG_REG/buffer_reg[0][31]_1[13]
    SLICE_X5Y155         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.503     1.018    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][13]/C
                         clock pessimism             -0.273     0.745    
    SLICE_X5Y155         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.792    delay_PRNG_REG/buffer_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 prng_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.919%)  route 0.124ns (76.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.429     0.721    clk_IBUF_BUFG
    SLICE_X5Y159         FDRE                                         r  prng_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.760 r  prng_reg_reg[17]/Q
                         net (fo=9, routed)           0.124     0.884    delay_PRNG_REG/buffer_reg[0][31]_1[17]
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.502     1.017    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][17]/C
                         clock pessimism             -0.268     0.749    
    SLICE_X5Y156         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.796    delay_PRNG_REG/buffer_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 prng_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.058ns (21.339%)  route 0.214ns (78.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.657ns (routing 0.001ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.001ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.657     1.213    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.271 r  prng_reg_reg[31]/Q
                         net (fo=6, routed)           0.214     1.484    delay_PRNG_REG/buffer_reg[0][31]_1[31]
    SLICE_X8Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.798     1.644    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X8Y160         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][31]/C
                         clock pessimism             -0.309     1.336    
    SLICE_X8Y160         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.396    delay_PRNG_REG/buffer_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 prng_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.535%)  route 0.114ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.439     0.730    clk_IBUF_BUFG
    SLICE_X5Y156         FDRE                                         r  prng_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.769 r  prng_reg_reg[3]/Q
                         net (fo=21, routed)          0.114     0.883    delay_PRNG_REG/buffer_reg[0][31]_1[3]
    SLICE_X6Y154         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.496     1.012    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y154         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][3]/C
                         clock pessimism             -0.268     0.744    
    SLICE_X6Y154         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.791    delay_PRNG_REG/buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 prng_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.040ns (19.932%)  route 0.161ns (80.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.426     0.718    clk_IBUF_BUFG
    SLICE_X3Y161         FDRE                                         r  prng_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.758 r  prng_reg_reg[21]/Q
                         net (fo=5, routed)           0.161     0.918    delay_PRNG_REG/buffer_reg[0][31]_1[21]
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.499     1.015    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][21]/C
                         clock pessimism             -0.236     0.779    
    SLICE_X6Y158         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.826    delay_PRNG_REG/buffer_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 prng_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.771%)  route 0.144ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.439ns (routing 0.000ns, distribution 0.439ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.439     0.730    clk_IBUF_BUFG
    SLICE_X5Y156         FDRE                                         r  prng_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.770 r  prng_reg_reg[5]/Q
                         net (fo=31, routed)          0.144     0.914    delay_PRNG_REG/buffer_reg[0][31]_1[5]
    SLICE_X9Y154         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.495     1.011    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X9Y154         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][5]/C
                         clock pessimism             -0.236     0.775    
    SLICE_X9Y154         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.821    delay_PRNG_REG/buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 prng_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.034%)  route 0.134ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.429     0.721    clk_IBUF_BUFG
    SLICE_X5Y159         FDRE                                         r  prng_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.759 r  prng_reg_reg[15]/Q
                         net (fo=9, routed)           0.134     0.893    delay_PRNG_REG/buffer_reg[0][31]_1[15]
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.502     1.017    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][15]/C
                         clock pessimism             -0.268     0.749    
    SLICE_X5Y156         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.795    delay_PRNG_REG/buffer_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 prng_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.154%)  route 0.133ns (76.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.437     0.729    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.769 r  prng_reg_reg[22]/Q
                         net (fo=12, routed)          0.133     0.901    delay_PRNG_REG/buffer_reg[0][31]_1[22]
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.502     1.017    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y156         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][22]/C
                         clock pessimism             -0.267     0.749    
    SLICE_X5Y156         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.796    delay_PRNG_REG/buffer_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 prng_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.037ns (21.674%)  route 0.134ns (78.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.437     0.729    clk_IBUF_BUFG
    SLICE_X5Y161         FDRE                                         r  prng_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.766 r  prng_reg_reg[20]/Q
                         net (fo=12, routed)          0.134     0.899    delay_PRNG_REG/buffer_reg[0][31]_1[20]
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.499     1.015    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X6Y158         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][20]/C
                         clock pessimism             -0.268     0.747    
    SLICE_X6Y158         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.793    delay_PRNG_REG/buffer_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         3.000       1.710      BUFGCE_X0Y52  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y161  prng_reg_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y161  prng_reg_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y155  prng_reg_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y161  prng_reg_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X6Y155  prng_reg_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y162  prng_reg_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y159  prng_reg_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y161  prng_reg_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.000       2.450      SLICE_X5Y159  prng_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y155  prng_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y155  prng_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X6Y155  prng_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X6Y155  prng_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y155  prng_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y155  prng_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X5Y161  prng_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X6Y155  prng_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.500       1.225      SLICE_X6Y155  prng_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.982ns (36.923%)  route 1.678ns (63.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.772     1.618    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.697 r  sample_reg[41]/Q
                         net (fo=1, routed)           1.678     3.375    sample_OBUF[41]
    M21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     4.279 r  sample_OBUF[41]_inst/O
                         net (fo=0)                   0.000     4.279    sample[41]
    M21                                                               r  sample[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.587ns  (logic 0.983ns (37.991%)  route 1.604ns (62.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.778     1.624    clk_IBUF_BUFG
    SLICE_X5Y154         FDRE                                         r  sample_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.701 r  sample_reg[8]/Q
                         net (fo=1, routed)           1.604     3.305    sample_OBUF[8]
    E26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.906     4.211 r  sample_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.211    sample[8]
    E26                                                               r  sample[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.586ns  (logic 1.006ns (38.895%)  route 1.580ns (61.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.772     1.618    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.698 r  sample_reg[42]/Q
                         net (fo=1, routed)           1.580     3.278    sample_OBUF[42]
    L18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.926     4.204 r  sample_OBUF[42]_inst/O
                         net (fo=0)                   0.000     4.204    sample[42]
    L18                                                               r  sample[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.557ns  (logic 0.980ns (38.335%)  route 1.577ns (61.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.793ns (routing 0.001ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.793     1.639    clk_IBUF_BUFG
    SLICE_X7Y160         FDRE                                         r  sample_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.720 r  sample_reg[40]/Q
                         net (fo=1, routed)           1.577     3.297    sample_OBUF[40]
    M20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899     4.197 r  sample_OBUF[40]_inst/O
                         net (fo=0)                   0.000     4.197    sample[40]
    M20                                                               r  sample[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 1.000ns (40.076%)  route 1.495ns (59.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.776ns (routing 0.001ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.776     1.622    clk_IBUF_BUFG
    SLICE_X6Y158         FDRE                                         r  sample_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.703 r  sample_reg[38]/Q
                         net (fo=1, routed)           1.495     3.198    sample_OBUF[38]
    J19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.919     4.117 r  sample_OBUF[38]_inst/O
                         net (fo=0)                   0.000     4.117    sample[38]
    J19                                                               r  sample[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.489ns  (logic 0.942ns (37.834%)  route 1.547ns (62.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.772     1.618    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.699 r  sample_reg[31]/Q
                         net (fo=1, routed)           1.547     3.246    sample_OBUF[31]
    L23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.861     4.107 r  sample_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.107    sample[31]
    L23                                                               r  sample[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 0.940ns (38.844%)  route 1.480ns (61.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.772     1.618    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.697 r  sample_reg[30]/Q
                         net (fo=1, routed)           1.480     3.177    sample_OBUF[30]
    L22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.861     4.038 r  sample_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.038    sample[30]
    L22                                                               r  sample[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 0.949ns (39.766%)  route 1.438ns (60.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.777ns (routing 0.001ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.777     1.623    clk_IBUF_BUFG
    SLICE_X5Y153         FDRE                                         r  sample_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.700 r  sample_reg[25]/Q
                         net (fo=1, routed)           1.438     3.138    sample_OBUF[25]
    L25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.872     4.011 r  sample_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.011    sample[25]
    L25                                                               r  sample[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.371ns  (logic 0.987ns (41.635%)  route 1.384ns (58.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.793ns (routing 0.001ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.793     1.639    clk_IBUF_BUFG
    SLICE_X7Y160         FDRE                                         r  sample_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.718 r  sample_reg[39]/Q
                         net (fo=1, routed)           1.384     3.102    sample_OBUF[39]
    J20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.908     4.011 r  sample_OBUF[39]_inst/O
                         net (fo=0)                   0.000     4.011    sample[39]
    J20                                                               r  sample[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.392ns  (logic 1.004ns (41.968%)  route 1.388ns (58.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.818    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.846 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.772     1.618    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.697 r  sample_reg[43]/Q
                         net (fo=1, routed)           1.388     3.085    sample_OBUF[43]
    K18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.925     4.010 r  sample_OBUF[43]_inst/O
                         net (fo=0)                   0.000     4.010    sample[43]
    K18                                                               r  sample[43] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.417ns (45.603%)  route 0.498ns (54.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.436     0.727    clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.766 r  sample_reg[14]/Q
                         net (fo=1, routed)           0.498     1.264    sample_OBUF[14]
    F25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     1.643 r  sample_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.643    sample[14]
    F25                                                               r  sample[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.420ns (45.508%)  route 0.503ns (54.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.433     0.725    clk_IBUF_BUFG
    SLICE_X5Y153         FDRE                                         r  sample_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.766 r  sample_reg[19]/Q
                         net (fo=1, routed)           0.503     1.269    sample_OBUF[19]
    G25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.379     1.648 r  sample_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.648    sample[19]
    G25                                                               r  sample[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.929ns  (logic 0.406ns (43.684%)  route 0.523ns (56.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.434     0.726    clk_IBUF_BUFG
    SLICE_X5Y154         FDRE                                         r  sample_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.767 r  sample_reg[17]/Q
                         net (fo=1, routed)           0.523     1.290    sample_OBUF[17]
    H24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.365     1.654 r  sample_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.654    sample[17]
    H24                                                               r  sample[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.404ns (43.548%)  route 0.524ns (56.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.441     0.732    clk_IBUF_BUFG
    SLICE_X7Y160         FDRE                                         r  sample_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.771 r  sample_reg[45]/Q
                         net (fo=1, routed)           0.524     1.295    sample_OBUF[45]
    G22                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.365     1.660 r  sample_OBUF[45]_inst/O
                         net (fo=0)                   0.000     1.660    sample[45]
    G22                                                               r  sample[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.419ns (44.505%)  route 0.522ns (55.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.433     0.725    clk_IBUF_BUFG
    SLICE_X5Y153         FDRE                                         r  sample_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.764 r  sample_reg[18]/Q
                         net (fo=1, routed)           0.522     1.286    sample_OBUF[18]
    G24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.380     1.665 r  sample_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.665    sample[18]
    G24                                                               r  sample[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.419ns (44.580%)  route 0.521ns (55.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.437     0.729    clk_IBUF_BUFG
    SLICE_X5Y158         FDRE                                         r  sample_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.770 r  sample_reg[13]/Q
                         net (fo=1, routed)           0.521     1.291    sample_OBUF[13]
    F24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     1.669 r  sample_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.669    sample[13]
    F24                                                               r  sample[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.430ns (45.496%)  route 0.515ns (54.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.434     0.726    clk_IBUF_BUFG
    SLICE_X5Y154         FDRE                                         r  sample_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.765 r  sample_reg[16]/Q
                         net (fo=1, routed)           0.515     1.280    sample_OBUF[16]
    J26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.391     1.671 r  sample_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.671    sample[16]
    J26                                                               r  sample[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.425ns (44.567%)  route 0.528ns (55.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.437     0.729    clk_IBUF_BUFG
    SLICE_X5Y158         FDRE                                         r  sample_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.768 r  sample_reg[12]/Q
                         net (fo=1, routed)           0.528     1.296    sample_OBUF[12]
    G26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.386     1.681 r  sample_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.681    sample[12]
    G26                                                               r  sample[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.402ns (41.687%)  route 0.562ns (58.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.430     0.722    clk_IBUF_BUFG
    SLICE_X6Y153         FDRE                                         r  sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.762 r  sample_reg[23]/Q
                         net (fo=1, routed)           0.562     1.324    sample_OBUF[23]
    K23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.362     1.685 r  sample_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.685    sample[23]
    K23                                                               r  sample[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            sample[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.428ns (44.379%)  route 0.537ns (55.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.275    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.292 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.430     0.722    clk_IBUF_BUFG
    SLICE_X6Y153         FDRE                                         r  sample_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.763 r  sample_reg[11]/Q
                         net (fo=1, routed)           0.537     1.300    sample_OBUF[11]
    H26                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.387     1.687 r  sample_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.687    sample[11]
    H26                                                               r  sample[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z1/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.719ns (39.573%)  route 2.625ns (60.427%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.566     2.092    mul_z1/prng_input_IBUF[0]
    SLICE_X10Y158        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.241 r  mul_z1/out[8]_i_16/O
                         net (fo=1, routed)           0.016     2.257    mul_z1/out[8]_i_16_n_0
    SLICE_X10Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.447 r  mul_z1/out_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.473    mul_z1/out_reg[8]_i_1_n_0
    SLICE_X10Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.540 r  mul_z1/out_reg[11]_i_12/O[2]
                         net (fo=3, routed)           0.206     2.746    mul_z1/out_reg[11]_i_12_n_13
    SLICE_X9Y159         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     2.895 r  mul_z1/out[23]_i_64/O
                         net (fo=1, routed)           0.016     2.911    mul_z1/out[23]_i_64_n_0
    SLICE_X9Y159         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.115 r  mul_z1/out_reg[23]_i_11/O[4]
                         net (fo=3, routed)           0.235     3.350    mul_z1/out_reg[23]_i_11_n_11
    SLICE_X8Y161         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.483 r  mul_z1/out[23]_i_8/O
                         net (fo=2, routed)           0.140     3.623    mul_z1/out[23]_i_8_n_0
    SLICE_X9Y161         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.771 r  mul_z1/out[23]_i_2/O
                         net (fo=2, routed)           0.378     4.149    mul_z1/out[23]_i_2_n_0
    SLICE_X9Y161         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     4.186 r  mul_z1/out[23]_i_5/O
                         net (fo=1, routed)           0.016     4.202    mul_z1/out[23]_i_5_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.319 r  mul_z1/out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.345    mul_z1/res[23]
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.673     1.229    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[23]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z1/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.658ns (38.722%)  route 2.624ns (61.278%))
  Logic Levels:           11  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.566     2.092    mul_z1/prng_input_IBUF[0]
    SLICE_X10Y158        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.241 r  mul_z1/out[8]_i_16/O
                         net (fo=1, routed)           0.016     2.257    mul_z1/out[8]_i_16_n_0
    SLICE_X10Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.447 r  mul_z1/out_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.473    mul_z1/out_reg[8]_i_1_n_0
    SLICE_X10Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.540 r  mul_z1/out_reg[11]_i_12/O[2]
                         net (fo=3, routed)           0.206     2.746    mul_z1/out_reg[11]_i_12_n_13
    SLICE_X9Y159         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     2.895 r  mul_z1/out[23]_i_64/O
                         net (fo=1, routed)           0.016     2.911    mul_z1/out[23]_i_64_n_0
    SLICE_X9Y159         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.115 r  mul_z1/out_reg[23]_i_11/O[4]
                         net (fo=3, routed)           0.235     3.350    mul_z1/out_reg[23]_i_11_n_11
    SLICE_X8Y161         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.483 r  mul_z1/out[23]_i_8/O
                         net (fo=2, routed)           0.140     3.623    mul_z1/out[23]_i_8_n_0
    SLICE_X9Y161         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.771 r  mul_z1/out[23]_i_2/O
                         net (fo=2, routed)           0.378     4.149    mul_z1/out[23]_i_2_n_0
    SLICE_X9Y161         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     4.186 r  mul_z1/out[23]_i_5/O
                         net (fo=1, routed)           0.016     4.202    mul_z1/out[23]_i_5_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.258 r  mul_z1/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.283    mul_z1/res[22]
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.673     1.229    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[22]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.202ns  (logic 1.541ns (36.679%)  route 2.661ns (63.321%))
  Logic Levels:           11  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.035 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.061    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.177 r  mul_z0/out_reg[29]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.202    mul_z0/res[28]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.669     1.225    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[28]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.517ns (36.298%)  route 2.663ns (63.702%))
  Logic Levels:           11  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.035 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.061    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     4.153 r  mul_z0/out_reg[29]_i_1/CO[6]
                         net (fo=1, routed)           0.027     4.180    mul_z0/res[29]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.669     1.225    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[29]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 1.511ns (36.224%)  route 2.661ns (63.776%))
  Logic Levels:           11  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.035 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.061    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     4.147 r  mul_z0/out_reg[29]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.172    mul_z0/res[27]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.669     1.225    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[27]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.507ns (36.154%)  route 2.662ns (63.846%))
  Logic Levels:           11  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.001ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.035 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.061    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.143 r  mul_z0/out_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.169    mul_z0/res[26]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.667     1.223    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[26]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.700ns (40.784%)  route 2.469ns (59.216%))
  Logic Levels:           12  (CARRY8=6 IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.566     2.092    mul_z1/prng_input_IBUF[0]
    SLICE_X10Y158        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.241 r  mul_z1/out[8]_i_16/O
                         net (fo=1, routed)           0.016     2.257    mul_z1/out[8]_i_16_n_0
    SLICE_X10Y158        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.447 r  mul_z1/out_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.473    mul_z1/out_reg[8]_i_1_n_0
    SLICE_X10Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.529 r  mul_z1/out_reg[11]_i_12/O[0]
                         net (fo=4, routed)           0.238     2.767    mul_z1/out_reg[11]_i_12_n_15
    SLICE_X9Y158         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.868 r  mul_z1/out[11]_i_4/O
                         net (fo=1, routed)           0.015     2.883    mul_z1/out[11]_i_4_n_0
    SLICE_X9Y158         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.000 r  mul_z1/out_reg[11]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.026    mul_z1/out_reg[11]_i_1_n_0
    SLICE_X9Y159         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.102 r  mul_z1/out_reg[23]_i_11/O[1]
                         net (fo=4, routed)           0.349     3.451    mul_z1/out_reg[23]_i_11_n_14
    SLICE_X8Y160         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.574 r  mul_z1/out[20]_i_19/O
                         net (fo=1, routed)           0.159     3.733    mul_z1/out[20]_i_19_n_0
    SLICE_X9Y160         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.881 r  mul_z1/out[20]_i_12/O
                         net (fo=1, routed)           0.022     3.903    mul_z1/out[20]_i_12_n_0
    SLICE_X9Y160         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.062 r  mul_z1/out_reg[20]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.088    mul_z1/out_reg[20]_i_1_n_0
    SLICE_X9Y161         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.144 r  mul_z1/out_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.169    mul_z1/res[21]
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.673     1.229    mul_z1/clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  mul_z1/out_reg[21]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.526ns (36.671%)  route 2.636ns (63.329%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.136 r  mul_z0/out_reg[22]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.162    mul_z0/res[22]
    SLICE_X6Y156         FDRE                                         r  mul_z0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.673     1.228    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y156         FDRE                                         r  mul_z0/out_reg[22]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.501ns (36.071%)  route 2.661ns (63.929%))
  Logic Levels:           11  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.001ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.035 r  mul_z0/out_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.061    mul_z0/out_reg[22]_i_1_n_0
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.137 r  mul_z0/out_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.162    mul_z0/res[24]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.667     1.223    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[24]/C

Slack:                    inf
  Source:                 prng_input[47]
                            (input port)
  Destination:            mul_z0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.161ns  (logic 1.526ns (36.680%)  route 2.635ns (63.320%))
  Logic Levels:           10  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=3 LUT4=1)
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.001ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  prng_input[47] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[47]_inst/I
    F18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.525     0.525 r  prng_input_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.525    prng_input_IBUF[47]_inst/OUT
    F18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.525 r  prng_input_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          1.645     2.170    mul_z0/prng_input_IBUF[0]
    SLICE_X11Y154        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.294 r  mul_z0/out[2]_i_2/O
                         net (fo=1, routed)           0.009     2.303    mul_z0/out[2]_i_2_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.435 r  mul_z0/out_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.268     2.703    mul_z0/out_reg[2]_i_1_n_13
    SLICE_X10Y154        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.740 r  mul_z0/out[5]_i_4/O
                         net (fo=1, routed)           0.016     2.756    mul_z0/out[5]_i_4_n_0
    SLICE_X10Y154        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.993 r  mul_z0/out_reg[5]_i_1/O[5]
                         net (fo=2, routed)           0.355     3.348    mul_z0/out_reg[5]_i_1_n_10
    SLICE_X6Y155         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.452 r  mul_z0/out[14]_i_6/O
                         net (fo=2, routed)           0.281     3.733    mul_z0/out[14]_i_6_n_0
    SLICE_X6Y155         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.829 r  mul_z0/out[14]_i_14/O
                         net (fo=1, routed)           0.010     3.839    mul_z0/out[14]_i_14_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.994 r  mul_z0/out_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.020    mul_z0/out_reg[14]_i_1_n_0
    SLICE_X6Y156         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.136 r  mul_z0/out_reg[22]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.161    mul_z0/res[20]
    SLICE_X6Y156         FDRE                                         r  mul_z0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.532    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.556 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.673     1.228    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y156         FDRE                                         r  mul_z0/out_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.171ns (27.355%)  route 0.454ns (72.645%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    D26                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rstn_IBUF_inst/OUT
    D26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=112, routed)         0.454     0.625    delay_PRNG_REG_n_90
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[27]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.488     1.003    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.171ns (27.355%)  route 0.454ns (72.645%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    D26                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rstn_IBUF_inst/OUT
    D26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=112, routed)         0.454     0.625    delay_PRNG_REG_n_90
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[29]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.488     1.003    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.171ns (27.355%)  route 0.454ns (72.645%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    D26                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rstn_IBUF_inst/OUT
    D26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=112, routed)         0.454     0.625    delay_PRNG_REG_n_90
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[31]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.488     1.003    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[31]/C

Slack:                    inf
  Source:                 prng_input[31]
                            (input port)
  Destination:            prng_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.135ns (20.733%)  route 0.518ns (79.267%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  prng_input[31] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[31]_inst/I
    G21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.135     0.135 r  prng_input_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    prng_input_IBUF[31]_inst/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.135 r  prng_input_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.518     0.653    prng_input_IBUF[31]
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.488     1.003    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.171ns (24.209%)  route 0.535ns (75.791%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    D26                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.171     0.171 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.171    rstn_IBUF_inst/OUT
    D26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.171 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=112, routed)         0.535     0.706    delay_PRNG_REG_n_90
    SLICE_X5Y162         FDRE                                         r  prng_reg_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.493     1.008    clk_IBUF_BUFG
    SLICE_X5Y162         FDRE                                         r  prng_reg_reg[14]/C

Slack:                    inf
  Source:                 prng_input[29]
                            (input port)
  Destination:            prng_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.139ns (19.681%)  route 0.568ns (80.319%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  prng_input[29] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[29]_inst/I
    E20                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.139     0.139 r  prng_input_IBUF[29]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.139    prng_input_IBUF[29]_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.139 r  prng_input_IBUF[29]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.568     0.707    prng_input_IBUF[29]
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.488     1.003    clk_IBUF_BUFG
    SLICE_X3Y162         FDRE                                         r  prng_reg_reg[29]/C

Slack:                    inf
  Source:                 prng_input[53]
                            (input port)
  Destination:            mul_z1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.189ns (26.773%)  route 0.518ns (73.227%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.503ns (routing 0.001ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  prng_input[53] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[53]_inst/I
    H16                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.139     0.139 r  prng_input_IBUF[53]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.139    prng_input_IBUF[53]_inst/OUT
    H16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.139 r  prng_input_IBUF[53]_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.502     0.641    mul_z1/prng_input_IBUF[6]
    SLICE_X8Y160         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     0.691 r  mul_z1/out[12]_i_1/O
                         net (fo=1, routed)           0.016     0.707    mul_z1/res[12]
    SLICE_X8Y160         FDRE                                         r  mul_z1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.503     1.018    mul_z1/clk_IBUF_BUFG
    SLICE_X8Y160         FDRE                                         r  mul_z1/out_reg[12]/C

Slack:                    inf
  Source:                 prng_input[62]
                            (input port)
  Destination:            mul_z0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.179ns (25.236%)  route 0.529ns (74.764%))
  Logic Levels:           3  (CARRY8=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  prng_input[62] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[62]_inst/I
    F15                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.162     0.162 r  prng_input_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.162    prng_input_IBUF[62]_inst/OUT
    F15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.162 r  prng_input_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.522     0.683    mul_z0/prng_input_IBUF[15]
    SLICE_X6Y157         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.700 r  mul_z0/out_reg[29]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.707    mul_z0/res[28]
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.499     1.015    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y157         FDRE                                         r  mul_z0/out_reg[28]/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            sample_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.204ns (28.493%)  route 0.512ns (71.507%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B25                                               0.000     0.000 f  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    B25                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.169     0.169 f  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.169    mode_IBUF[0]_inst/OUT
    B25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.169 f  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=55, routed)          0.466     0.635    delay_PRNG_REG/mode_IBUF[0]
    SLICE_X7Y161         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.650 r  delay_PRNG_REG/sample[31]_i_2/O
                         net (fo=1, routed)           0.040     0.690    delay_PRNG_REG/sample[31]_i_2_n_0
    SLICE_X7Y161         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.710 r  delay_PRNG_REG/sample[31]_i_1/O
                         net (fo=1, routed)           0.006     0.716    delay_PRNG_REG_n_45
    SLICE_X7Y161         FDRE                                         r  sample_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.494     1.010    clk_IBUF_BUFG
    SLICE_X7Y161         FDRE                                         r  sample_reg[31]/C

Slack:                    inf
  Source:                 prng_input[59]
                            (input port)
  Destination:            mul_z0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.179ns (24.978%)  route 0.538ns (75.022%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  prng_input[59] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[59]_inst/I
    H17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  prng_input_IBUF[59]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    prng_input_IBUF[59]_inst/OUT
    H17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  prng_input_IBUF[59]_inst/IBUFCTRL_INST/O
                         net (fo=18, routed)          0.522     0.662    mul_z0/prng_input_IBUF[12]
    SLICE_X6Y155         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     0.684 r  mul_z0/out[14]_i_11/O
                         net (fo=1, routed)           0.009     0.693    mul_z0/out[14]_i_11_n_0
    SLICE_X6Y155         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.710 r  mul_z0/out_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.717    mul_z0/res[12]
    SLICE_X6Y155         FDRE                                         r  mul_z0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.315     0.315 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.315    clk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.496    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=159, routed)         0.502     1.017    mul_z0/clk_IBUF_BUFG
    SLICE_X6Y155         FDRE                                         r  mul_z0/out_reg[12]/C





