-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/01/2021 20:09:48"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RV32I_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END RV32I_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF RV32I_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~1\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~3\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~5\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~7\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~9\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~11\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~13\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~15\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs1_exe~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs2_exe~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[4]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~2\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~6\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~8\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~14\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~18\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_memtoreg~q\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_memtoreg~q\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[3]~feeder_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \iGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~22\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rd~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~3_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector3~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~7_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \iGPIO|DataOut[0]~0_combout\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal3~0_combout\ : std_logic;
SIGNAL \read_data[4]~48_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[2]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[4]~feeder_combout\ : std_logic;
SIGNAL \read_data[9]~125_combout\ : std_logic;
SIGNAL \read_data[4]~49_combout\ : std_logic;
SIGNAL \iTimer|Equal2~0_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \iTimer|Equal2~1_combout\ : std_logic;
SIGNAL \read_data[9]~116_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \read_data[4]~50_combout\ : std_logic;
SIGNAL \read_data[4]~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~9_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_regwrite~q\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_regwrite~q\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_regwrite~q\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~182_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~183_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~199_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~200_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~194_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~195_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~196_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~197_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~191_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~192_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~184_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~185_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~188_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~189_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~186_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~187_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~190_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~193_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~198_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~201_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~202_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~203_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[6]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~190_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~feeder_combout\ : std_logic;
SIGNAL \read_data[10]~63_combout\ : std_logic;
SIGNAL \iTimer|CompareR~20_combout\ : std_logic;
SIGNAL \iTimer|CounterR[9]~51\ : std_logic;
SIGNAL \iTimer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \iTimer|CounterR[10]~53\ : std_logic;
SIGNAL \iTimer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \iTimer|CounterR[11]~55\ : std_logic;
SIGNAL \iTimer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \iTimer|CounterR[12]~57\ : std_logic;
SIGNAL \iTimer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \iTimer|CounterR[13]~59\ : std_logic;
SIGNAL \iTimer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \read_data[14]~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[30]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[31]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_taken~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~250_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~251_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~257_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~258_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~252_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~253_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~254_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~255_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~256_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~259_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~260_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~261_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~262_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~263_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~264_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~248_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~249_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~265_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~266_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~267_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~268_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~269_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[10]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~26\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~28\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~226_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~227_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~230_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~228_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~229_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~231_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~232_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~233_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~234_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~223_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~224_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~216_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~217_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~218_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~219_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~220_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~221_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~222_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~225_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~235_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~236_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~237_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~238_combout\ : std_logic;
SIGNAL \iTimer|CompareR~2_combout\ : std_logic;
SIGNAL \read_data[11]~72_combout\ : std_logic;
SIGNAL \read_data[11]~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~30\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~285_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~286_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~302_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~303_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~294_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~295_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~287_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~288_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~291_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~292_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~289_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~290_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~293_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~296_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~297_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~298_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~299_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~300_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~301_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~304_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~305_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~306_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~307_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[11]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~1_combout\ : std_logic;
SIGNAL \read_data[10]~64_combout\ : std_logic;
SIGNAL \read_data[10]~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~224_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~221_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~222_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~214_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~215_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~218_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~216_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~217_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~219_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~220_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~204_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~205_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~208_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~209_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~206_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~207_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~210_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~211_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~212_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~213_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~223_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~225_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \iTimer|CompareR~4_combout\ : std_logic;
SIGNAL \read_data[12]~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[28]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[7]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[2]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[5]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~13_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~8_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \read_data[5]~54_combout\ : std_logic;
SIGNAL \read_data[5]~55_combout\ : std_logic;
SIGNAL \read_data[5]~56_combout\ : std_logic;
SIGNAL \read_data[5]~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~155_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~156_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~140_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~141_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~147_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~148_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~142_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~143_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~144_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~145_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~146_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~149_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~150_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~151_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~152_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~153_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~154_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~138_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~139_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~157_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~158_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~159_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \iTimer|CounterR[14]~61\ : std_logic;
SIGNAL \iTimer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \iTimer|CounterR[15]~63\ : std_logic;
SIGNAL \iTimer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \iTimer|CounterR[16]~65\ : std_logic;
SIGNAL \iTimer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \iTimer|CounterR[17]~67\ : std_logic;
SIGNAL \iTimer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \iTimer|CompareR~16_combout\ : std_logic;
SIGNAL \read_data[18]~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~576_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~577_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~593_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~594_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~585_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~586_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~578_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~579_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~580_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~581_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~582_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~583_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~584_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~587_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~588_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~589_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~590_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~591_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~592_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~595_combout\ : std_logic;
SIGNAL \iTimer|CompareR~17_combout\ : std_logic;
SIGNAL \read_data[17]~102_combout\ : std_logic;
SIGNAL \read_data[17]~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~441_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~442_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~443_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~444_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~431_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~432_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~433_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~434_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~435_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~436_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~437_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~438_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~439_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~440_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~445_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~446_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~447_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~429_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~430_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~448_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~449_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~450_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~451_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[16]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[14]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[12]~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[11]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~282_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~283_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~284_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~285_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~272_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~273_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~279_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~280_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~274_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~275_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~276_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~277_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~278_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~281_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~286_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~287_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~288_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~270_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~271_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~289_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~290_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~291_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[7]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[5]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[6]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[8]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[9]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[10]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[11]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~296_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~297_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~298_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~299_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~300_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~301_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~302_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~294_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~295_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~303_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~304_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~305_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~306_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~307_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~308_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~309_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~310_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~292_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~293_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~311_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~312_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~313_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~314_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[15]~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux15~3_combout\ : std_logic;
SIGNAL \iTimer|CompareR~18_combout\ : std_logic;
SIGNAL \read_data[16]~104_combout\ : std_logic;
SIGNAL \read_data[16]~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~38\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~42\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~44\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~50\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~52\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~426_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~423_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~424_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~410_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~411_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~408_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~409_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~412_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~413_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~414_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~406_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~407_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~415_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~416_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~417_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~418_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~419_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~420_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~421_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~422_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~425_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~427_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~428_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[17]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[19]~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux12~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~596_combout\ : std_logic;
SIGNAL \iTimer|CounterR[18]~69\ : std_logic;
SIGNAL \iTimer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \iTimer|CompareR~15_combout\ : std_logic;
SIGNAL \read_data[19]~98_combout\ : std_logic;
SIGNAL \read_data[19]~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~597_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~598_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[19]~feeder_combout\ : std_logic;
SIGNAL \read_data[18]~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~619_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[17]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~54\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~56\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~609_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~610_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~613_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~611_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~612_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~614_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~615_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~616_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~617_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~601_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~602_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~603_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~604_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~605_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~599_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~600_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~606_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~607_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~608_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~618_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~620_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~621_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[18]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux13~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~472_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~462_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~463_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~464_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~465_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~466_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~467_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~468_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~456_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~457_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~454_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~455_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~458_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~459_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~460_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~452_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~453_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~461_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~469_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~470_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~471_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~473_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~474_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[18]~35\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[19]~37\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[20]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~31\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~33\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~35\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[19]~37\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[20]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \iTimer|CompareR~14_combout\ : std_logic;
SIGNAL \iTimer|CounterR[19]~71\ : std_logic;
SIGNAL \iTimer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \read_data[20]~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[20]~39\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[21]~41\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[22]~43\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[23]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[21]~41\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[22]~43\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[23]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~37\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~39\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~41\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~49_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_jalr~q\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~6_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_branch~q\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_inst~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_inst~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_taken~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~58\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~60\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~62\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~64\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~66\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~67_combout\ : std_logic;
SIGNAL \iTimer|CounterR[20]~73\ : std_logic;
SIGNAL \iTimer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \iTimer|CounterR[21]~75\ : std_logic;
SIGNAL \iTimer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \iTimer|CounterR[22]~77\ : std_logic;
SIGNAL \iTimer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \iTimer|CompareR~11_combout\ : std_logic;
SIGNAL \read_data[23]~90_combout\ : std_logic;
SIGNAL \read_data[23]~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~501_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~502_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~496_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~497_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~498_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~499_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~493_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~494_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~486_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~487_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~490_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~491_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~488_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~489_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~492_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~495_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~500_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~484_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~485_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~503_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~504_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~505_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~506_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[23]~feeder_combout\ : std_logic;
SIGNAL \read_data[20]~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~518_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~515_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~516_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~512_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~510_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~511_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~513_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~508_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~509_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~514_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~505_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~506_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~498_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~499_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~500_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~501_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~502_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~503_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~504_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~507_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~517_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~519_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~520_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[20]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux11~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[20]~39\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~538_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~539_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~523_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~524_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~530_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~531_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~525_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~526_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~527_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~528_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~529_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~532_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~533_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~534_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~535_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~536_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~537_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~521_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~522_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~540_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~541_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~542_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~543_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[28]~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[23]~45\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[24]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[23]~45\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[24]~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~43\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[24]~47\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[25]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[24]~47\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[25]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~45\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~68\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~70\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~72\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~73_combout\ : std_logic;
SIGNAL \iTimer|CounterR[23]~79\ : std_logic;
SIGNAL \iTimer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \iTimer|CounterR[24]~81\ : std_logic;
SIGNAL \iTimer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \iTimer|CounterR[25]~83\ : std_logic;
SIGNAL \iTimer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[26]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~418_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~419_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~425_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~426_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~420_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~421_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~422_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~423_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~424_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~427_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~435_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~436_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~432_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~430_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~431_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~433_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~428_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~429_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~434_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~437_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~438_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~439_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[26]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~8_combout\ : std_logic;
SIGNAL \read_data[26]~84_combout\ : std_logic;
SIGNAL \read_data[26]~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~647_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~648_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~649_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~650_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~645_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~646_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~651_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~635_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~636_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~637_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~638_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~639_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~640_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~641_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~642_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~643_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~644_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~652_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~653_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~654_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~655_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~656_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~657_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[25]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[22]~39_combout\ : std_logic;
SIGNAL \iTimer|CompareR~12_combout\ : std_logic;
SIGNAL \read_data[22]~92_combout\ : std_logic;
SIGNAL \read_data[22]~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[21]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux9~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~564_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~561_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~562_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~556_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~557_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~558_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~559_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~554_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~555_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~560_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~544_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~545_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~546_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~547_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~548_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~549_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~550_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~551_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~552_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~553_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~563_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~565_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~566_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[23]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ : std_logic;
SIGNAL \iTimer|CompareR~10_combout\ : std_logic;
SIGNAL \read_data[24]~88_combout\ : std_logic;
SIGNAL \read_data[24]~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~610_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~604_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~602_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~603_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~605_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~600_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~601_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~606_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~597_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~598_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~590_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~591_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~592_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~593_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~594_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~595_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~596_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~599_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~607_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~608_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~609_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~611_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~612_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[24]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~749_combout\ : std_logic;
SIGNAL \iTimer|CompareR~9_combout\ : std_logic;
SIGNAL \read_data[25]~86_combout\ : std_logic;
SIGNAL \read_data[25]~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~625_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~626_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~627_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~628_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~615_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~616_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~617_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~618_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~619_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~620_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~621_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~622_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~623_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~624_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~629_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~613_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~614_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~630_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~631_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~632_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~633_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~634_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~750_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[27]~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[26]~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux4~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~74\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~396_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~397_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~413_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~414_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~408_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~409_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~410_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~411_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~405_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~406_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~398_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~399_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~402_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~403_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~400_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~401_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~404_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~407_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~412_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~415_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~416_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~417_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[27]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~7_combout\ : std_logic;
SIGNAL \iTimer|CounterR[26]~85\ : std_logic;
SIGNAL \iTimer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \read_data[27]~82_combout\ : std_logic;
SIGNAL \read_data[27]~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~670_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~671_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~672_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~673_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~667_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~668_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~660_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~661_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~662_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~663_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~664_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~665_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~666_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~669_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~674_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~658_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~659_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~675_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~676_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~677_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~678_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~679_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~680_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~747_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~681_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~682_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~688_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~689_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~683_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~684_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~685_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~686_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~687_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~690_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~698_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~699_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~695_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~693_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~694_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~696_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~691_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~692_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~697_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~700_combout\ : std_logic;
SIGNAL \iTimer|CompareR~6_combout\ : std_logic;
SIGNAL \iTimer|CounterR[27]~87\ : std_logic;
SIGNAL \iTimer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \read_data[28]~80_combout\ : std_logic;
SIGNAL \read_data[28]~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~748_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[29]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux2~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~356_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~357_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~358_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~359_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~360_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~354_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~355_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~361_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~362_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~363_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~364_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~365_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~366_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~367_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~368_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~369_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~370_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~352_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~353_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~371_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~372_combout\ : std_logic;
SIGNAL \iTimer|CompareR~5_combout\ : std_logic;
SIGNAL \iTimer|CounterR[28]~89\ : std_logic;
SIGNAL \iTimer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \read_data[29]~78_combout\ : std_logic;
SIGNAL \read_data[29]~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~373_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[29]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[1]~1\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[2]~3\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[3]~5\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[4]~7\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[5]~9\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[6]~11\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[7]~13\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[8]~15\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[9]~17\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[10]~19\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[11]~21\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[12]~23\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[13]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~17\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~19\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~21\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[1]~1\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[2]~3\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[3]~5\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[4]~7\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[5]~9\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[6]~11\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[7]~13\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[8]~15\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[9]~17\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[10]~19\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[11]~21\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[12]~23\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[13]~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[13]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[13]~25\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[14]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~23\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[13]~25\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[14]~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[14]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[14]~27\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[15]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[14]~27\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[15]~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~25\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[15]~29\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[16]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~27\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[15]~29\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[16]~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~29\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[16]~31\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[17]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[16]~31\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[17]~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[17]~33\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[18]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[17]~33\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[18]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[18]~35\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[19]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[19]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~475_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~476_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~492_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~493_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~487_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~488_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~489_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~490_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~484_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~485_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~477_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~478_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~481_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~482_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~479_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~480_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~483_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~486_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~491_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~494_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~495_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~496_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~497_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux5~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[25]~49\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[26]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~47\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[25]~49\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[26]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[26]~51\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[27]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[26]~51\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[27]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~49\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[27]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~76\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~394_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~391_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~392_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~381_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~382_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~374_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~375_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~378_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~379_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~376_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~377_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~380_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~383_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~384_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~385_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~388_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~386_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~387_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~389_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~390_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~393_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~395_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[28]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~3_combout\ : std_logic;
SIGNAL \read_data[13]~74_combout\ : std_logic;
SIGNAL \read_data[13]~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~308_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~309_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~325_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~326_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~320_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~321_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~322_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~323_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~310_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~311_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~312_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~313_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~314_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~315_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~316_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~317_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~318_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~319_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~324_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~327_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~328_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~329_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[13]~feeder_combout\ : std_logic;
SIGNAL \read_data[12]~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~335_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~315_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~316_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~322_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~323_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~317_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~318_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~319_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~320_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~321_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~324_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~332_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~333_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~327_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~328_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~329_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~330_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~325_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~326_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~331_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~334_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~336_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~337_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux19~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux3~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[27]~53\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[28]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~51\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[27]~53\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[28]~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~53\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[28]~55\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[29]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[28]~55\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[29]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~78\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~338_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~339_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~355_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~356_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~350_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~351_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~352_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~353_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~347_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~348_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~344_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~345_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~342_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~343_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~346_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~340_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~341_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~349_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~354_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~357_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~358_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~359_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~751_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~752_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ : std_logic;
SIGNAL \iTimer|CounterR[29]~91\ : std_logic;
SIGNAL \iTimer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \iTimer|CounterR[30]~93\ : std_logic;
SIGNAL \iTimer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \read_data[31]~112_combout\ : std_logic;
SIGNAL \read_data[31]~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[29]~57\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[30]~59\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[31]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[29]~57\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[30]~59\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[31]~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~55\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~57\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~80\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~114\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~736_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~737_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~738_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~739_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~733_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~734_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~726_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~727_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~728_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~729_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~730_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~731_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~732_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~735_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~740_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~724_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~725_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~741_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~742_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~743_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~744_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~745_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~746_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_taken~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_inst~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_taken~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[30]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[30]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~113_combout\ : std_logic;
SIGNAL \iTimer|CompareR~21_combout\ : std_logic;
SIGNAL \read_data[30]~110_combout\ : std_logic;
SIGNAL \read_data[30]~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~721_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~708_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~709_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~701_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~702_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~703_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~704_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~705_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~706_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~707_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~710_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~718_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~719_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~711_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~712_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~715_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~713_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~714_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~716_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~717_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~720_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~722_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~723_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux1~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~712_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~713_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~714_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~715_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~716_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~717_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~718_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~719_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~720_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~721_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~729_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~730_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~722_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~723_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~726_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~724_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~725_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~727_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~728_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~731_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~732_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~733_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~734_combout\ : std_logic;
SIGNAL \iTimer|CompareR~19_combout\ : std_logic;
SIGNAL \read_data[15]~106_combout\ : std_logic;
SIGNAL \read_data[15]~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~383_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~384_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~395_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~396_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~397_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~398_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~392_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~393_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~385_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~386_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~387_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~388_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~389_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~390_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~391_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~394_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~399_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~400_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~401_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~402_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~403_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~404_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~405_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc1~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[15]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~680_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~681_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~682_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~683_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~670_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~671_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~677_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~678_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~674_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~675_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~672_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~673_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~676_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~679_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~684_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~668_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~669_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~685_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~686_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~687_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~688_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~689_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[15]~feeder_combout\ : std_logic;
SIGNAL \read_data[14]~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~710_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~707_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~708_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~697_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~698_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~690_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~691_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~692_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~693_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~694_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~695_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~696_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~699_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~700_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~701_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~704_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~702_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~703_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~705_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~706_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~709_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~711_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[22]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[22]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~507_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~508_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~514_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~515_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~509_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~510_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~511_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~512_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~513_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~516_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~524_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~525_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~517_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~518_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~519_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~520_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~521_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~522_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~523_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~526_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~527_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~528_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~529_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[22]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~13_combout\ : std_logic;
SIGNAL \read_data[21]~94_combout\ : std_logic;
SIGNAL \read_data[21]~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~530_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~531_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~542_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~543_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~544_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~545_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~532_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~533_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~539_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~540_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~536_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~537_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~534_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~535_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~538_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~541_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~546_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~547_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~548_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~549_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~550_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~551_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~552_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~182_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~183_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~184_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~185_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~180_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~181_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~186_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~187_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~188_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~172_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~173_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~174_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~175_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~176_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~177_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~178_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~170_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~171_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~179_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~189_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~191_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~192_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~9_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \read_data[6]~57_combout\ : std_logic;
SIGNAL \read_data[6]~58_combout\ : std_logic;
SIGNAL \read_data[6]~59_combout\ : std_logic;
SIGNAL \read_data[6]~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~180_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~167_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~168_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~162_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~163_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~164_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~165_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~166_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~160_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~161_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~169_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~170_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~171_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~172_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~173_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~174_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~175_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~176_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~177_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~178_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~179_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~181_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux14~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~631_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~632_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~626_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~627_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~628_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~629_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~630_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~624_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~625_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~633_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~634_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~635_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~636_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~637_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~638_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~622_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~623_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~639_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~640_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~641_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~642_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~643_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~644_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~121_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~122_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~123_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~124_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~127_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~128_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~129_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~130_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~125_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~126_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~131_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~132_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~133_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~134_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~135_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~136_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~137_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux17~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~377_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~378_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~360_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~361_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~367_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~368_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~362_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~363_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~364_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~365_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~366_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~369_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~370_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~371_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~372_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~373_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~374_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~375_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~376_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~379_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~380_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~381_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~382_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux6~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~457_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~458_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~452_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~453_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~454_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~455_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~449_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~450_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~442_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~443_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~446_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~447_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~444_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~445_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~448_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~451_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~456_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~440_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~441_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~459_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~460_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~461_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[25]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~21_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector3~1_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector3~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~747_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~748_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~749_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~750_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~737_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~738_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~739_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~740_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~741_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~742_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~743_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~744_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~745_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~746_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~751_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~752_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~753_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~735_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~736_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~754_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~755_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~756_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~757_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[31]~feeder_combout\ : std_logic;
SIGNAL \iTimer|CompareR~22_combout\ : std_logic;
SIGNAL \iTimer|Equal0~19_combout\ : std_logic;
SIGNAL \iTimer|Equal0~16_combout\ : std_logic;
SIGNAL \iTimer|Equal0~15_combout\ : std_logic;
SIGNAL \iTimer|Equal0~17_combout\ : std_logic;
SIGNAL \iTimer|Equal0~12_combout\ : std_logic;
SIGNAL \iTimer|Equal0~10_combout\ : std_logic;
SIGNAL \iTimer|Equal0~13_combout\ : std_logic;
SIGNAL \iTimer|Equal0~11_combout\ : std_logic;
SIGNAL \iTimer|Equal0~14_combout\ : std_logic;
SIGNAL \iTimer|Equal0~18_combout\ : std_logic;
SIGNAL \iTimer|Equal0~20_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \iTimer|Equal0~0_combout\ : std_logic;
SIGNAL \iTimer|Equal0~2_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \iTimer|Equal0~1_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~1_combout\ : std_logic;
SIGNAL \iTimer|Equal0~3_combout\ : std_logic;
SIGNAL \iTimer|Equal0~4_combout\ : std_logic;
SIGNAL \iTimer|Equal3~0_combout\ : std_logic;
SIGNAL \iTimer|StatusR~0_combout\ : std_logic;
SIGNAL \iTimer|Equal0~8_combout\ : std_logic;
SIGNAL \iTimer|Equal0~6_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~2_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \iTimer|Equal0~5_combout\ : std_logic;
SIGNAL \iTimer|Equal0~7_combout\ : std_logic;
SIGNAL \iTimer|Equal0~9_combout\ : std_logic;
SIGNAL \iTimer|StatusR~1_combout\ : std_logic;
SIGNAL \iTimer|always2~0_combout\ : std_logic;
SIGNAL \iTimer|CounterR[0]~33\ : std_logic;
SIGNAL \iTimer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \iTimer|CounterR[1]~35\ : std_logic;
SIGNAL \iTimer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \iTimer|CounterR[2]~37\ : std_logic;
SIGNAL \iTimer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \iTimer|CounterR[3]~39\ : std_logic;
SIGNAL \iTimer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \iTimer|CounterR[4]~41\ : std_logic;
SIGNAL \iTimer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \iTimer|CounterR[5]~43\ : std_logic;
SIGNAL \iTimer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \iTimer|CounterR[6]~45\ : std_logic;
SIGNAL \iTimer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \iTimer|CounterR[7]~47\ : std_logic;
SIGNAL \iTimer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \iTimer|CounterR[8]~49\ : std_logic;
SIGNAL \iTimer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \read_data[9]~66_combout\ : std_logic;
SIGNAL \read_data[9]~67_combout\ : std_logic;
SIGNAL \read_data[9]~68_combout\ : std_logic;
SIGNAL \read_data[9]~122_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~256_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~257_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~239_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~240_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~248_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~249_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~245_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~246_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~243_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~244_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~247_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~241_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~242_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~250_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~251_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~252_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~253_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~254_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~255_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~258_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~259_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~260_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~261_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[9]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rd~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal5~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal5~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux20~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rd~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_regfile|Decoder0~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~238_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~239_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~240_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~241_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~236_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~237_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~242_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~243_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~244_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~233_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~234_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~230_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~231_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~228_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~229_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~232_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~226_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~227_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~235_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~245_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~246_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~247_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux21~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[1]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[1]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_pc[1]~feeder_combout\ : std_logic;
SIGNAL \read_data[1]~114_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \iGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|always0~2_combout\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \read_data[1]~115_combout\ : std_logic;
SIGNAL \read_data[1]~124_combout\ : std_logic;
SIGNAL \read_data[1]~44_combout\ : std_logic;
SIGNAL \read_data[1]~45_combout\ : std_logic;
SIGNAL \read_data[1]~46_combout\ : std_logic;
SIGNAL \read_data[1]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[1]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux22~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[4]~1_combout\ : std_logic;
SIGNAL \iGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \iTimer|CompareR[4]~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \read_data[3]~51_combout\ : std_logic;
SIGNAL \read_data[3]~52_combout\ : std_logic;
SIGNAL \read_data[3]~53_combout\ : std_logic;
SIGNAL \read_data[3]~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~145_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~142_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~143_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~132_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~133_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~125_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~126_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~127_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~128_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~129_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~130_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~131_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~134_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~135_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~136_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~137_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~138_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~139_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~140_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~141_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~144_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~146_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[3]~feeder_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \read_data[7]~60_combout\ : std_logic;
SIGNAL \read_data[7]~61_combout\ : std_logic;
SIGNAL \read_data[7]~62_combout\ : std_logic;
SIGNAL \read_data[7]~121_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~193_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~194_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~210_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~211_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~205_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~206_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~207_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~208_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~195_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~196_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~202_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~203_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~199_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~200_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~197_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~198_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~201_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~204_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~209_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~212_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~213_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~214_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~215_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux24~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~11_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_jal~q\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_jal~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_jal~q\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_jal~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_jal~q\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add3~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~570_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~571_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~555_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~556_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~557_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~558_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~559_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~560_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~561_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~553_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~554_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~562_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~567_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~565_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~566_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~568_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~563_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~564_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~569_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~572_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~573_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~574_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~575_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[20]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~164_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~165_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~147_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~148_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~156_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~157_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~149_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~150_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~151_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~152_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~153_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~154_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~155_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~158_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~159_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~160_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~161_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~162_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~163_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~166_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~167_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~168_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~169_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux26~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux28~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[13]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|result~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux18~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \read_data[8]~69_combout\ : std_logic;
SIGNAL \read_data[8]~70_combout\ : std_logic;
SIGNAL \read_data[8]~71_combout\ : std_logic;
SIGNAL \read_data[8]~123_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~282_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~279_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~280_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~272_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~273_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~274_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~275_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~276_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~277_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~278_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~262_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~263_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~269_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~270_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~264_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~265_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~266_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~267_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~268_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~271_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~281_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~283_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~284_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[8]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rd~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal6~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal6~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal6~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~662_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~663_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~655_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~656_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~657_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~658_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~659_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~660_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~661_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~645_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~646_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~652_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~653_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~649_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~650_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~647_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~648_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~651_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~654_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~664_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~665_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~666_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~667_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[16]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~584_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~585_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~569_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~570_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~576_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~577_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~573_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~574_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~571_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~572_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~575_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~578_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~579_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~580_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~581_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~582_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~583_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~567_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~568_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~586_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~587_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~588_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~589_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux7~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~479_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~480_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~472_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~473_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~476_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~474_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~475_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~477_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~478_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~462_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~463_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~469_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~470_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~464_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~465_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~466_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~467_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~468_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~471_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~481_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~482_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~483_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[24]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~350_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~347_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~348_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~344_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~342_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~343_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~345_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~340_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~341_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~346_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~337_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~338_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~330_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~331_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~334_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~335_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~332_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~333_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~336_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~339_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~349_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~351_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[12]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~27_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~3_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[12]~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[0]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux10~9_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~2_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~1_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~0_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal1~5_combout\ : std_logic;
SIGNAL \iGPIO|always3~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \read_data[2]~40_combout\ : std_logic;
SIGNAL \read_data[2]~41_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \iGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[2]~42_combout\ : std_logic;
SIGNAL \read_data[2]~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~71_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~72_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~73_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~74_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~69_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~70_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~75_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~76_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~77_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~78_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~79_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~80_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_taken~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc[23]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[11]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[11]~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[10]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[10]~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[9]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[9]~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~21_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal9~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~120_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~121_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~103_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~104_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~115_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~116_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~117_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~118_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~107_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~108_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~111_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~112_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~113_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~105_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~106_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~114_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~119_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~122_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~123_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~124_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[4]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux23~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[8]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[8]~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~18_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~19_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~22_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[7]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[7]~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~16_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~17_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~13_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~4_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_lui~q\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux16~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux25~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[6]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[6]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~14_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~15_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~20_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[5]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[5]~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~13_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~18_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector4~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|Selector5~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux27~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[4]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[4]~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~11_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~12_combout\ : std_logic;
SIGNAL \icpu|Equal0~0_combout\ : std_logic;
SIGNAL \icpu|Equal0~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_memread~q\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rd~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs2_exe~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs2_exe~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs2_exe~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|stall~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[3]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[3]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[3]~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~8_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Equal7~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \iGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \iGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \iGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[0]~36_combout\ : std_logic;
SIGNAL \read_data[0]~37_combout\ : std_logic;
SIGNAL \read_data[0]~38_combout\ : std_logic;
SIGNAL \read_data[0]~39_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~66_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~33_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_pc~12_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_pc[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_pc[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|MEM_WB_pc[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|rd_data[0]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~48_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~49_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~50_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~51_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~52_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~47_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~55_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~63_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~64_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~56_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~57_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~58_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~59_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~60_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~61_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~62_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~65_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~67_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs1_data~68_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux29~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|branch_dest[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|jal_dest[2]~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|Add2~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|pc~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~16_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|alucontrol[2]~0_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_aludec|alucontrol[2]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux30~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[1]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~81_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~82_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~85_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~83_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~84_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~87_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~88_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~89_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~90_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~98_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~99_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~91_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~92_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~93_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~94_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~95_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~96_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~97_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~100_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~101_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~102_combout\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[1]~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux8~5_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~2_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~3_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~1_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~0_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~4_combout\ : std_logic;
SIGNAL \iDecoder|Equal0~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~14_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|Decoder0~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_memwrite~q\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_memwrite~q\ : std_logic;
SIGNAL \icpu|i_datapath|IF_flush~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_flush~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_flush~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|IF_flush~q\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~9_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs1_exe~1_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs1_exe~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|fw_rs1_exe~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|flush_flag~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|flush_flag~q\ : std_logic;
SIGNAL \icpu|i_datapath|IF_ID_inst~15_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~2_combout\ : std_logic;
SIGNAL \icpu|i_controller|i_maindec|WideOr1~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_alusrc~q\ : std_logic;
SIGNAL \icpu|i_datapath|alusrc2[3]~10_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~7_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~6_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~4_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~2_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|i_alu|Mux31~5_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data[0]~feeder_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~34_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~35_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~37_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~38_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~41_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~42_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~43_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~44_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~45_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~23_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~24_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~30_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~31_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~27_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~28_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~25_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~26_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~29_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~32_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~46_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~53_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ID_EX_rs2_data~54_combout\ : std_logic;
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[4]~2_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[4]~3_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX3_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[1]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[3]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[1]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX1_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[0]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[6]~0_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[6]~1_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[1]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[1]~0_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[2]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[4]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[5]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[7]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[8]~feeder_combout\ : std_logic;
SIGNAL \iGPIO|LEDG_R[9]~feeder_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|rs2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|rs1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|MEM_WB_rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|MEM_WB_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|MEM_WB_aluout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|MEM_WB_MemRdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|IF_ID_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|IF_ID_inst\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_rs2_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_rs1_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_inst\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_imm_j\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_imm_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ID_EX_alucont\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|EX_MEM_rs2_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|EX_MEM_rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \icpu|i_datapath|EX_MEM_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|EX_MEM_aluout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|i_regfile|x1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iMem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iTimer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \iGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\ : std_logic;
SIGNAL \icpu|i_datapath|ALT_INV_stall~0_combout\ : std_logic;
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(4) & \icpu|i_datapath|EX_MEM_rs2_data\(2) & \icpu|i_datapath|EX_MEM_rs2_data\(1) & \icpu|i_datapath|EX_MEM_rs2_data\(0));

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(0) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(1) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(2) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(4) <= \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(7) & \icpu|i_datapath|EX_MEM_rs2_data\(6) & \icpu|i_datapath|EX_MEM_rs2_data\(5) & \icpu|i_datapath|EX_MEM_rs2_data\(3));

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(3) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(5) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(6) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(7) <= \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(11) & \icpu|i_datapath|EX_MEM_rs2_data\(10) & \icpu|i_datapath|EX_MEM_rs2_data\(9) & \icpu|i_datapath|EX_MEM_rs2_data\(8));

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(8) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(9) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(10) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(11) <= \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(29) & \icpu|i_datapath|EX_MEM_rs2_data\(28) & \icpu|i_datapath|EX_MEM_rs2_data\(13) & \icpu|i_datapath|EX_MEM_rs2_data\(12));

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(12) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(13) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(28) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(29) <= \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(27) & \icpu|i_datapath|EX_MEM_rs2_data\(26) & \icpu|i_datapath|EX_MEM_rs2_data\(25) & \icpu|i_datapath|EX_MEM_rs2_data\(24));

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(24) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(25) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(26) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(27) <= \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(23) & \icpu|i_datapath|EX_MEM_rs2_data\(22) & \icpu|i_datapath|EX_MEM_rs2_data\(21) & \icpu|i_datapath|EX_MEM_rs2_data\(20));

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(20) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(21) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(22) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(23) <= \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(19) & \icpu|i_datapath|EX_MEM_rs2_data\(18) & \icpu|i_datapath|EX_MEM_rs2_data\(17) & \icpu|i_datapath|EX_MEM_rs2_data\(16));

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(16) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(17) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(18) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(19) <= \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\ <= (\icpu|i_datapath|EX_MEM_rs2_data\(31) & \icpu|i_datapath|EX_MEM_rs2_data\(30) & \icpu|i_datapath|EX_MEM_rs2_data\(15) & \icpu|i_datapath|EX_MEM_rs2_data\(14));

\iMem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\icpu|i_datapath|pc\(12) & \icpu|i_datapath|pc\(11) & \icpu|i_datapath|pc\(10) & \icpu|i_datapath|pc\(9) & \icpu|i_datapath|pc\(8) & \icpu|i_datapath|pc\(7) & 
\icpu|i_datapath|pc\(6) & \icpu|i_datapath|pc\(5) & \icpu|i_datapath|pc\(4) & \icpu|i_datapath|pc\(3) & \icpu|i_datapath|pc\(2));

\iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\icpu|i_datapath|EX_MEM_aluout\(12) & \icpu|i_datapath|EX_MEM_aluout\(11) & \icpu|i_datapath|EX_MEM_aluout\(10) & \icpu|i_datapath|EX_MEM_aluout\(9) & 
\icpu|i_datapath|EX_MEM_aluout\(8) & \icpu|i_datapath|EX_MEM_aluout\(7) & \icpu|i_datapath|EX_MEM_aluout\(6) & \icpu|i_datapath|EX_MEM_aluout\(5) & \icpu|i_datapath|EX_MEM_aluout\(4) & \icpu|i_datapath|EX_MEM_aluout\(3) & 
\icpu|i_datapath|EX_MEM_aluout\(2));

\iMem|altsyncram_component|auto_generated|q_a\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_a\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_a\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_a\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);

\iMem|altsyncram_component|auto_generated|q_b\(14) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);
\iMem|altsyncram_component|auto_generated|q_b\(15) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(1);
\iMem|altsyncram_component|auto_generated|q_b\(30) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(2);
\iMem|altsyncram_component|auto_generated|q_b\(31) <= \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(3);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\ <= NOT \icpu|i_datapath|fw_rs1_exe~3_combout\;
\icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\ <= NOT \icpu|i_datapath|fw_rs2_exe~3_combout\;
\icpu|i_datapath|ALT_INV_stall~0_combout\ <= NOT \icpu|i_datapath|stall~0_combout\;
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \iGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5079,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y18_N16
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X15_Y13_N11
\icpu|i_datapath|EX_MEM_aluout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(0));

-- Location: LCCOMB_X20_Y17_N6
\icpu|i_datapath|IF_ID_pc~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~2_combout\ = (\icpu|i_datapath|pc\(3) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~2_combout\);

-- Location: LCCOMB_X20_Y17_N10
\icpu|i_datapath|IF_ID_pc~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~4_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(5),
	combout => \icpu|i_datapath|IF_ID_pc~4_combout\);

-- Location: FF_X20_Y17_N11
\icpu|i_datapath|IF_ID_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~4_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(5));

-- Location: FF_X11_Y15_N21
\icpu|i_datapath|ID_EX_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(5),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(5));

-- Location: LCCOMB_X21_Y16_N6
\icpu|i_datapath|IF_ID_pc~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~6_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(7),
	combout => \icpu|i_datapath|IF_ID_pc~6_combout\);

-- Location: FF_X21_Y16_N7
\icpu|i_datapath|IF_ID_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~6_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(7));

-- Location: LCCOMB_X21_Y16_N16
\icpu|i_datapath|ID_EX_pc[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[7]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(7),
	combout => \icpu|i_datapath|ID_EX_pc[7]~feeder_combout\);

-- Location: FF_X21_Y16_N17
\icpu|i_datapath|ID_EX_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[7]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(7));

-- Location: LCCOMB_X14_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[4]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[4]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N2
\icpu|i_datapath|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~0_combout\ = \icpu|i_datapath|pc\(2) $ (VCC)
-- \icpu|i_datapath|Add2~1\ = CARRY(\icpu|i_datapath|pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(2),
	datad => VCC,
	combout => \icpu|i_datapath|Add2~0_combout\,
	cout => \icpu|i_datapath|Add2~1\);

-- Location: LCCOMB_X22_Y16_N4
\icpu|i_datapath|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~2_combout\ = (\icpu|i_datapath|pc\(3) & (!\icpu|i_datapath|Add2~1\)) # (!\icpu|i_datapath|pc\(3) & ((\icpu|i_datapath|Add2~1\) # (GND)))
-- \icpu|i_datapath|Add2~3\ = CARRY((!\icpu|i_datapath|Add2~1\) # (!\icpu|i_datapath|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~1\,
	combout => \icpu|i_datapath|Add2~2_combout\,
	cout => \icpu|i_datapath|Add2~3\);

-- Location: LCCOMB_X22_Y16_N6
\icpu|i_datapath|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~4_combout\ = (\icpu|i_datapath|pc\(4) & (\icpu|i_datapath|Add2~3\ $ (GND))) # (!\icpu|i_datapath|pc\(4) & (!\icpu|i_datapath|Add2~3\ & VCC))
-- \icpu|i_datapath|Add2~5\ = CARRY((\icpu|i_datapath|pc\(4) & !\icpu|i_datapath|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~3\,
	combout => \icpu|i_datapath|Add2~4_combout\,
	cout => \icpu|i_datapath|Add2~5\);

-- Location: LCCOMB_X22_Y16_N8
\icpu|i_datapath|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~6_combout\ = (\icpu|i_datapath|pc\(5) & (!\icpu|i_datapath|Add2~5\)) # (!\icpu|i_datapath|pc\(5) & ((\icpu|i_datapath|Add2~5\) # (GND)))
-- \icpu|i_datapath|Add2~7\ = CARRY((!\icpu|i_datapath|Add2~5\) # (!\icpu|i_datapath|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~5\,
	combout => \icpu|i_datapath|Add2~6_combout\,
	cout => \icpu|i_datapath|Add2~7\);

-- Location: LCCOMB_X22_Y16_N10
\icpu|i_datapath|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~8_combout\ = (\icpu|i_datapath|pc\(6) & (\icpu|i_datapath|Add2~7\ $ (GND))) # (!\icpu|i_datapath|pc\(6) & (!\icpu|i_datapath|Add2~7\ & VCC))
-- \icpu|i_datapath|Add2~9\ = CARRY((\icpu|i_datapath|pc\(6) & !\icpu|i_datapath|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~7\,
	combout => \icpu|i_datapath|Add2~8_combout\,
	cout => \icpu|i_datapath|Add2~9\);

-- Location: LCCOMB_X22_Y16_N12
\icpu|i_datapath|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~10_combout\ = (\icpu|i_datapath|pc\(7) & (!\icpu|i_datapath|Add2~9\)) # (!\icpu|i_datapath|pc\(7) & ((\icpu|i_datapath|Add2~9\) # (GND)))
-- \icpu|i_datapath|Add2~11\ = CARRY((!\icpu|i_datapath|Add2~9\) # (!\icpu|i_datapath|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~9\,
	combout => \icpu|i_datapath|Add2~10_combout\,
	cout => \icpu|i_datapath|Add2~11\);

-- Location: LCCOMB_X22_Y16_N14
\icpu|i_datapath|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~12_combout\ = (\icpu|i_datapath|pc\(8) & (\icpu|i_datapath|Add2~11\ $ (GND))) # (!\icpu|i_datapath|pc\(8) & (!\icpu|i_datapath|Add2~11\ & VCC))
-- \icpu|i_datapath|Add2~13\ = CARRY((\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~11\,
	combout => \icpu|i_datapath|Add2~12_combout\,
	cout => \icpu|i_datapath|Add2~13\);

-- Location: LCCOMB_X22_Y16_N16
\icpu|i_datapath|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~14_combout\ = (\icpu|i_datapath|pc\(9) & (!\icpu|i_datapath|Add2~13\)) # (!\icpu|i_datapath|pc\(9) & ((\icpu|i_datapath|Add2~13\) # (GND)))
-- \icpu|i_datapath|Add2~15\ = CARRY((!\icpu|i_datapath|Add2~13\) # (!\icpu|i_datapath|pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~13\,
	combout => \icpu|i_datapath|Add2~14_combout\,
	cout => \icpu|i_datapath|Add2~15\);

-- Location: LCCOMB_X22_Y16_N18
\icpu|i_datapath|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~16_combout\ = (\icpu|i_datapath|pc\(10) & (\icpu|i_datapath|Add2~15\ $ (GND))) # (!\icpu|i_datapath|pc\(10) & (!\icpu|i_datapath|Add2~15\ & VCC))
-- \icpu|i_datapath|Add2~17\ = CARRY((\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~15\,
	combout => \icpu|i_datapath|Add2~16_combout\,
	cout => \icpu|i_datapath|Add2~17\);

-- Location: LCCOMB_X14_Y18_N16
\icpu|i_datapath|IF_ID_pc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~9_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\icpu|i_datapath|pc\(10) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \icpu|i_datapath|pc\(10),
	datac => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_pc~9_combout\);

-- Location: FF_X14_Y18_N17
\icpu|i_datapath|IF_ID_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~9_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(10));

-- Location: LCCOMB_X14_Y18_N10
\icpu|i_datapath|ID_EX_pc[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[10]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(10),
	combout => \icpu|i_datapath|ID_EX_pc[10]~feeder_combout\);

-- Location: FF_X14_Y18_N11
\icpu|i_datapath|ID_EX_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[10]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(10));

-- Location: LCCOMB_X14_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[2]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[2]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N8
\icpu|i_datapath|ID_EX_rs2_data[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~feeder_combout\);

-- Location: LCCOMB_X15_Y17_N28
\icpu|i_datapath|fw_rs1_exe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs1_exe~3_combout\ = (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|fw_rs1_exe~2_combout\ & ((\icpu|i_datapath|rs1\(4)) # (!\icpu|i_datapath|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(4),
	datab => \icpu|i_datapath|ID_EX_memwrite~q\,
	datac => \icpu|i_datapath|Equal7~0_combout\,
	datad => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	combout => \icpu|i_datapath|fw_rs1_exe~3_combout\);

-- Location: LCCOMB_X14_Y15_N20
\icpu|i_datapath|fw_rs2_exe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs2_exe~3_combout\ = (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|fw_rs2_exe~2_combout\ & ((\icpu|i_datapath|rs2\(4)) # (!\icpu|i_datapath|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_memwrite~q\,
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	datad => \icpu|i_datapath|Equal9~0_combout\,
	combout => \icpu|i_datapath|fw_rs2_exe~3_combout\);

-- Location: FF_X14_Y14_N9
\icpu|i_datapath|EX_MEM_aluout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(8));

-- Location: FF_X17_Y13_N17
\icpu|i_datapath|EX_MEM_aluout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(2));

-- Location: FF_X14_Y19_N15
\icpu|i_datapath|EX_MEM_aluout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(4));

-- Location: LCCOMB_X12_Y15_N22
\icpu|i_datapath|IF_ID_inst~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~10_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(0),
	combout => \icpu|i_datapath|IF_ID_inst~10_combout\);

-- Location: FF_X12_Y15_N23
\icpu|i_datapath|IF_ID_inst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~10_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(0));

-- Location: FF_X19_Y14_N19
\icpu|i_datapath|EX_MEM_aluout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(6));

-- Location: LCCOMB_X21_Y16_N18
\icpu|i_datapath|EX_MEM_pc[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[7]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(7),
	combout => \icpu|i_datapath|EX_MEM_pc[7]~feeder_combout\);

-- Location: FF_X21_Y16_N19
\icpu|i_datapath|EX_MEM_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(7));

-- Location: FF_X20_Y19_N13
\icpu|i_datapath|MEM_WB_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(7));

-- Location: LCCOMB_X20_Y17_N20
\icpu|i_datapath|IF_ID_pc~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~5_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(6),
	combout => \icpu|i_datapath|IF_ID_pc~5_combout\);

-- Location: FF_X20_Y17_N21
\icpu|i_datapath|IF_ID_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~5_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(6));

-- Location: LCCOMB_X20_Y17_N18
\icpu|i_datapath|ID_EX_pc[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[6]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(6),
	combout => \icpu|i_datapath|ID_EX_pc[6]~feeder_combout\);

-- Location: FF_X20_Y17_N19
\icpu|i_datapath|ID_EX_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[6]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(6));

-- Location: LCCOMB_X19_Y16_N0
\icpu|i_datapath|EX_MEM_pc[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[6]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(6),
	combout => \icpu|i_datapath|EX_MEM_pc[6]~feeder_combout\);

-- Location: FF_X19_Y16_N1
\icpu|i_datapath|EX_MEM_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(6));

-- Location: FF_X20_Y19_N11
\icpu|i_datapath|MEM_WB_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(6));

-- Location: LCCOMB_X11_Y15_N24
\icpu|i_datapath|EX_MEM_pc[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[5]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(5),
	combout => \icpu|i_datapath|EX_MEM_pc[5]~feeder_combout\);

-- Location: FF_X11_Y15_N25
\icpu|i_datapath|EX_MEM_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(5));

-- Location: FF_X20_Y19_N9
\icpu|i_datapath|MEM_WB_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(5));

-- Location: LCCOMB_X20_Y17_N0
\icpu|i_datapath|IF_ID_pc~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~3_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(4),
	combout => \icpu|i_datapath|IF_ID_pc~3_combout\);

-- Location: FF_X20_Y17_N1
\icpu|i_datapath|IF_ID_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~3_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(4));

-- Location: LCCOMB_X20_Y17_N24
\icpu|i_datapath|ID_EX_pc[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[4]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(4),
	combout => \icpu|i_datapath|ID_EX_pc[4]~feeder_combout\);

-- Location: FF_X20_Y17_N25
\icpu|i_datapath|ID_EX_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[4]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(4));

-- Location: FF_X20_Y16_N1
\icpu|i_datapath|EX_MEM_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(4));

-- Location: FF_X20_Y19_N7
\icpu|i_datapath|MEM_WB_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(4));

-- Location: FF_X11_Y16_N5
\icpu|i_datapath|EX_MEM_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(3));

-- Location: FF_X20_Y19_N5
\icpu|i_datapath|MEM_WB_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(3));

-- Location: LCCOMB_X20_Y17_N28
\icpu|i_datapath|IF_ID_pc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~0_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(2),
	combout => \icpu|i_datapath|IF_ID_pc~0_combout\);

-- Location: FF_X20_Y17_N29
\icpu|i_datapath|IF_ID_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~0_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(2));

-- Location: LCCOMB_X20_Y17_N12
\icpu|i_datapath|ID_EX_pc[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[2]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(2),
	combout => \icpu|i_datapath|ID_EX_pc[2]~feeder_combout\);

-- Location: FF_X20_Y17_N13
\icpu|i_datapath|ID_EX_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[2]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(2));

-- Location: LCCOMB_X19_Y18_N24
\icpu|i_datapath|EX_MEM_pc[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[2]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(2),
	combout => \icpu|i_datapath|EX_MEM_pc[2]~feeder_combout\);

-- Location: FF_X19_Y18_N25
\icpu|i_datapath|EX_MEM_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(2));

-- Location: FF_X20_Y19_N3
\icpu|i_datapath|MEM_WB_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(2));

-- Location: LCCOMB_X20_Y19_N2
\icpu|i_datapath|Add3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~1_combout\ = \icpu|i_datapath|MEM_WB_pc\(2) $ (VCC)
-- \icpu|i_datapath|Add3~2\ = CARRY(\icpu|i_datapath|MEM_WB_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(2),
	datad => VCC,
	combout => \icpu|i_datapath|Add3~1_combout\,
	cout => \icpu|i_datapath|Add3~2\);

-- Location: LCCOMB_X20_Y19_N4
\icpu|i_datapath|Add3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~5_combout\ = (\icpu|i_datapath|MEM_WB_pc\(3) & (!\icpu|i_datapath|Add3~2\)) # (!\icpu|i_datapath|MEM_WB_pc\(3) & ((\icpu|i_datapath|Add3~2\) # (GND)))
-- \icpu|i_datapath|Add3~6\ = CARRY((!\icpu|i_datapath|Add3~2\) # (!\icpu|i_datapath|MEM_WB_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~2\,
	combout => \icpu|i_datapath|Add3~5_combout\,
	cout => \icpu|i_datapath|Add3~6\);

-- Location: LCCOMB_X20_Y19_N6
\icpu|i_datapath|Add3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~7_combout\ = (\icpu|i_datapath|MEM_WB_pc\(4) & (\icpu|i_datapath|Add3~6\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(4) & (!\icpu|i_datapath|Add3~6\ & VCC))
-- \icpu|i_datapath|Add3~8\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(4) & !\icpu|i_datapath|Add3~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~6\,
	combout => \icpu|i_datapath|Add3~7_combout\,
	cout => \icpu|i_datapath|Add3~8\);

-- Location: LCCOMB_X20_Y19_N8
\icpu|i_datapath|Add3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~13_combout\ = (\icpu|i_datapath|MEM_WB_pc\(5) & (!\icpu|i_datapath|Add3~8\)) # (!\icpu|i_datapath|MEM_WB_pc\(5) & ((\icpu|i_datapath|Add3~8\) # (GND)))
-- \icpu|i_datapath|Add3~14\ = CARRY((!\icpu|i_datapath|Add3~8\) # (!\icpu|i_datapath|MEM_WB_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~8\,
	combout => \icpu|i_datapath|Add3~13_combout\,
	cout => \icpu|i_datapath|Add3~14\);

-- Location: LCCOMB_X20_Y19_N10
\icpu|i_datapath|Add3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~17_combout\ = (\icpu|i_datapath|MEM_WB_pc\(6) & (\icpu|i_datapath|Add3~14\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(6) & (!\icpu|i_datapath|Add3~14\ & VCC))
-- \icpu|i_datapath|Add3~18\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(6) & !\icpu|i_datapath|Add3~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~14\,
	combout => \icpu|i_datapath|Add3~17_combout\,
	cout => \icpu|i_datapath|Add3~18\);

-- Location: LCCOMB_X20_Y19_N12
\icpu|i_datapath|Add3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~21_combout\ = (\icpu|i_datapath|MEM_WB_pc\(7) & (!\icpu|i_datapath|Add3~18\)) # (!\icpu|i_datapath|MEM_WB_pc\(7) & ((\icpu|i_datapath|Add3~18\) # (GND)))
-- \icpu|i_datapath|Add3~22\ = CARRY((!\icpu|i_datapath|Add3~18\) # (!\icpu|i_datapath|MEM_WB_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(7),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~18\,
	combout => \icpu|i_datapath|Add3~21_combout\,
	cout => \icpu|i_datapath|Add3~22\);

-- Location: FF_X14_Y17_N1
\icpu|i_datapath|EX_MEM_memtoreg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_memread~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_memtoreg~q\);

-- Location: FF_X21_Y17_N23
\icpu|i_datapath|MEM_WB_memtoreg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_memtoreg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_memtoreg~q\);

-- Location: FF_X17_Y19_N7
\icpu|i_datapath|MEM_WB_aluout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(7));

-- Location: LCCOMB_X17_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[3]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[3]~feeder_combout\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X17_Y25_N16
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\pll0|altpll_component|auto_generated|wire_pll1_locked\ & \BUTTON[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \BUTTON[0]~input_o\,
	combout => \reset~combout\);

-- Location: FF_X17_Y25_N17
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: LCCOMB_X21_Y21_N8
\iGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~6_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(3)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(3),
	combout => \iGPIO|HEX3_R~6_combout\);

-- Location: LCCOMB_X16_Y17_N4
\icpu|i_datapath|ID_EX_rs1_data[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[8]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[8]~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N22
\icpu|i_datapath|IF_ID_pc~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~7_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\icpu|i_datapath|pc\(8) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \icpu|i_datapath|pc\(8),
	datac => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_pc~7_combout\);

-- Location: FF_X14_Y18_N23
\icpu|i_datapath|IF_ID_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~7_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(8));

-- Location: FF_X14_Y18_N1
\icpu|i_datapath|ID_EX_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(8),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(8));

-- Location: LCCOMB_X14_Y18_N4
\icpu|i_datapath|EX_MEM_pc[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[8]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(8),
	combout => \icpu|i_datapath|EX_MEM_pc[8]~feeder_combout\);

-- Location: FF_X14_Y18_N5
\icpu|i_datapath|EX_MEM_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(8));

-- Location: FF_X20_Y19_N15
\icpu|i_datapath|MEM_WB_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(8));

-- Location: LCCOMB_X20_Y19_N14
\icpu|i_datapath|Add3~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~25_combout\ = (\icpu|i_datapath|MEM_WB_pc\(8) & (\icpu|i_datapath|Add3~22\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(8) & (!\icpu|i_datapath|Add3~22\ & VCC))
-- \icpu|i_datapath|Add3~26\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(8) & !\icpu|i_datapath|Add3~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(8),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~22\,
	combout => \icpu|i_datapath|Add3~25_combout\,
	cout => \icpu|i_datapath|Add3~26\);

-- Location: FF_X16_Y21_N31
\icpu|i_datapath|MEM_WB_MemRdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[8]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(8));

-- Location: FF_X21_Y19_N11
\icpu|i_datapath|MEM_WB_aluout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(8));

-- Location: LCCOMB_X21_Y19_N10
\icpu|i_datapath|Add3~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~34_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(8))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(8),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(8),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~34_combout\);

-- Location: LCCOMB_X21_Y19_N0
\icpu|i_datapath|Add3~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~35_combout\ = (\icpu|i_datapath|Add3~34_combout\) # ((\icpu|i_datapath|Add3~25_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~25_combout\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~34_combout\,
	combout => \icpu|i_datapath|Add3~35_combout\);

-- Location: LCCOMB_X12_Y17_N18
\icpu|i_datapath|ID_EX_rd~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rd~1_combout\ = (\icpu|i_datapath|IF_ID_inst\(8) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|IF_ID_inst\(8),
	datac => \icpu|i_datapath|ID_EX_memread~q\,
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rd~1_combout\);

-- Location: FF_X12_Y17_N19
\icpu|i_datapath|ID_EX_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rd\(1));

-- Location: FF_X14_Y17_N5
\icpu|i_datapath|EX_MEM_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rd\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rd\(1));

-- Location: FF_X14_Y17_N25
\icpu|i_datapath|MEM_WB_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_rd\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_rd\(1));

-- Location: FF_X14_Y17_N9
\icpu|i_datapath|EX_MEM_rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rd\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rd\(0));

-- Location: FF_X14_Y17_N15
\icpu|i_datapath|MEM_WB_rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_rd\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_rd\(0));

-- Location: FF_X15_Y21_N3
\icpu|i_datapath|MEM_WB_MemRdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[2]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(2));

-- Location: FF_X15_Y21_N21
\icpu|i_datapath|MEM_WB_aluout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(2));

-- Location: LCCOMB_X15_Y21_N20
\icpu|i_datapath|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~0_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(2))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(2),
	datac => \icpu|i_datapath|MEM_WB_aluout\(2),
	datad => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	combout => \icpu|i_datapath|Add3~0_combout\);

-- Location: LCCOMB_X30_Y19_N16
\icpu|i_datapath|Add3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~3_combout\ = (\icpu|i_datapath|Add3~0_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~0_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~1_combout\,
	combout => \icpu|i_datapath|Add3~3_combout\);

-- Location: FF_X14_Y16_N11
\icpu|i_datapath|EX_MEM_aluout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(12));

-- Location: LCCOMB_X20_Y26_N0
\iTimer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[0]~32_combout\ = \iTimer|CounterR\(0) $ (VCC)
-- \iTimer|CounterR[0]~33\ = CARRY(\iTimer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(0),
	datad => VCC,
	combout => \iTimer|CounterR[0]~32_combout\,
	cout => \iTimer|CounterR[0]~33\);

-- Location: LCCOMB_X11_Y17_N10
\icpu|i_controller|i_aludec|Selector3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector3~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|Equal0~0_combout\ & (\icpu|i_datapath|IF_ID_inst\(6) $ (\icpu|i_datapath|IF_ID_inst\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|Equal0~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|i_datapath|IF_ID_inst\(4),
	combout => \icpu|i_controller|i_aludec|Selector3~0_combout\);

-- Location: FF_X19_Y16_N7
\icpu|i_datapath|ID_EX_imm_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(10),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_b\(3));

-- Location: FF_X21_Y12_N11
\icpu|i_datapath|ID_EX_imm_j[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs2\(3),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(3));

-- Location: LCCOMB_X21_Y12_N10
\icpu|i_datapath|alusrc2[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~8_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|ID_EX_imm_b\(3))) # (!\icpu|i_datapath|ID_EX_memwrite~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_imm_b\(3),
	datac => \icpu|i_datapath|ID_EX_imm_j\(3),
	datad => \icpu|i_datapath|ID_EX_memwrite~q\,
	combout => \icpu|i_datapath|alusrc2[3]~8_combout\);

-- Location: LCCOMB_X21_Y12_N20
\icpu|i_datapath|alusrc2[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~9_combout\ = (\icpu|i_datapath|alusrc2[3]~8_combout\) # ((!\icpu|i_datapath|ID_EX_alusrc~q\ & \icpu|i_datapath|ID_EX_rs2_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_rs2_data\(3),
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~9_combout\);

-- Location: FF_X14_Y15_N9
\icpu|i_datapath|ID_EX_imm_j[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs2\(4),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(4));

-- Location: FF_X19_Y16_N9
\icpu|i_datapath|ID_EX_imm_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(11),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_b\(4));

-- Location: LCCOMB_X14_Y15_N8
\icpu|i_datapath|alusrc2[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~5_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_memwrite~q\ & ((\icpu|i_datapath|ID_EX_imm_b\(4)))) # (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|ID_EX_imm_j\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_memwrite~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(4),
	datad => \icpu|i_datapath|ID_EX_imm_b\(4),
	combout => \icpu|i_datapath|alusrc2[4]~5_combout\);

-- Location: LCCOMB_X14_Y15_N4
\icpu|i_datapath|alusrc2[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~11_combout\ = (\icpu|i_datapath|alusrc2[4]~5_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(4) & !\icpu|i_datapath|ID_EX_alusrc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(4),
	datac => \icpu|i_datapath|alusrc2[4]~5_combout\,
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[4]~11_combout\);

-- Location: LCCOMB_X21_Y11_N20
\icpu|i_datapath|i_alu|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~5_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~9_combout\) # (\icpu|i_datapath|alusrc2[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[4]~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~5_combout\);

-- Location: LCCOMB_X17_Y11_N28
\icpu|i_datapath|i_alu|ShiftLeft0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(1)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data\(1),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X20_Y10_N2
\icpu|i_datapath|i_alu|ShiftLeft0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(0)))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\);

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X7_Y25_N4
\iGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~36_combout\ = (\reset_ff~q\ & \SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	combout => \iGPIO|sw4|c_state~36_combout\);

-- Location: FF_X7_Y25_N5
\iGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X7_Y25_N18
\iGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~35_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & !\iGPIO|sw4|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S0~q\,
	combout => \iGPIO|sw4|c_state~35_combout\);

-- Location: FF_X7_Y25_N19
\iGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X7_Y25_N8
\iGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~34_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S1~q\,
	combout => \iGPIO|sw4|c_state~34_combout\);

-- Location: FF_X7_Y25_N9
\iGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X7_Y25_N22
\iGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~33_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S2~q\,
	combout => \iGPIO|sw4|c_state~33_combout\);

-- Location: FF_X7_Y25_N23
\iGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X7_Y25_N28
\iGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~32_combout\ = (\SW[4]~input_o\ & (\iGPIO|sw4|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \iGPIO|sw4|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~32_combout\);

-- Location: FF_X7_Y25_N29
\iGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X7_Y25_N10
\iGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~31_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S4~q\,
	combout => \iGPIO|sw4|c_state~31_combout\);

-- Location: FF_X7_Y25_N11
\iGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X7_Y25_N16
\iGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~30_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S5~q\,
	combout => \iGPIO|sw4|c_state~30_combout\);

-- Location: FF_X7_Y25_N17
\iGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X7_Y25_N14
\iGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~29_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S6~q\,
	combout => \iGPIO|sw4|c_state~29_combout\);

-- Location: FF_X7_Y25_N15
\iGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X7_Y25_N20
\iGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~28_combout\ = (\iGPIO|sw4|c_state.S7~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw4|c_state.S7~q\,
	datac => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~28_combout\);

-- Location: FF_X7_Y25_N21
\iGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X7_Y25_N2
\iGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~27_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S8~q\,
	combout => \iGPIO|sw4|c_state~27_combout\);

-- Location: FF_X7_Y25_N3
\iGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X7_Y25_N0
\iGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~26_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S9~q\,
	combout => \iGPIO|sw4|c_state~26_combout\);

-- Location: FF_X7_Y25_N1
\iGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X7_Y25_N6
\iGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~25_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S10~q\,
	combout => \iGPIO|sw4|c_state~25_combout\);

-- Location: FF_X7_Y25_N7
\iGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X7_Y25_N12
\iGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~24_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S11~q\,
	combout => \iGPIO|sw4|c_state~24_combout\);

-- Location: FF_X7_Y25_N13
\iGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X7_Y25_N26
\iGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~23_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \iGPIO|sw4|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \iGPIO|sw4|c_state.S12~q\,
	combout => \iGPIO|sw4|c_state~23_combout\);

-- Location: FF_X7_Y25_N27
\iGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X7_Y25_N24
\iGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw4|c_state~22_combout\ = (\SW[4]~input_o\ & (\iGPIO|sw4|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \iGPIO|sw4|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw4|c_state~22_combout\);

-- Location: FF_X7_Y25_N25
\iGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X14_Y19_N28
\iGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal1~0_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(4) & (!\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(4),
	datac => \icpu|i_datapath|EX_MEM_aluout\(3),
	datad => \iGPIO|HEX3_R[4]~1_combout\,
	combout => \iGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X12_Y21_N18
\iGPIO|DataOut[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|DataOut[0]~0_combout\ = (\iGPIO|Equal1~0_combout\ & (\iDecoder|Equal1~5_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \icpu|i_datapath|EX_MEM_aluout\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \iDecoder|Equal1~5_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \iGPIO|DataOut[0]~0_combout\);

-- Location: LCCOMB_X11_Y21_N2
\iGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~3_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw4|c_state.S14~q\) # (\iGPIO|SW_StatusR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw4|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(4),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~3_combout\);

-- Location: FF_X11_Y21_N3
\iGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X17_Y17_N28
\iDecoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal3~0_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~5_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \iDecoder|Equal3~0_combout\);

-- Location: LCCOMB_X12_Y21_N0
\read_data[4]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~48_combout\ = (\iGPIO|SW_StatusR\(4) & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(4),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \read_data[4]~48_combout\);

-- Location: LCCOMB_X12_Y21_N14
\iDecoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~6_combout\ = (\iDecoder|Equal1~5_combout\ & !\icpu|i_datapath|EX_MEM_aluout\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~5_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \iDecoder|Equal1~6_combout\);

-- Location: LCCOMB_X14_Y19_N30
\icpu|i_datapath|EX_MEM_rs2_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[1]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(1),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[1]~feeder_combout\);

-- Location: FF_X14_Y19_N31
\icpu|i_datapath|EX_MEM_rs2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(1));

-- Location: LCCOMB_X23_Y12_N0
\icpu|i_datapath|EX_MEM_rs2_data[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[2]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(2),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[2]~feeder_combout\);

-- Location: FF_X23_Y12_N1
\icpu|i_datapath|EX_MEM_rs2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(2));

-- Location: LCCOMB_X14_Y19_N10
\icpu|i_datapath|EX_MEM_rs2_data[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[4]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(4),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[4]~feeder_combout\);

-- Location: FF_X14_Y19_N11
\icpu|i_datapath|EX_MEM_rs2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(4));

-- Location: M9K_X13_Y19_N0
\iMem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B3B3B373B33B37333B373B33B373B33B373B33B373B33B373B33B373B33B373B33B373B3333BF3B3B7B3B33B333333B3B73B33B33F33B3737337BBBB73B3BB33B007B",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y21_N22
\read_data[9]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~125_combout\ = ((\iGPIO|Equal0~2_combout\ & !\icpu|i_datapath|EX_MEM_aluout\(13))) # (!\iDecoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~5_combout\,
	datab => \iGPIO|Equal0~2_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \read_data[9]~125_combout\);

-- Location: LCCOMB_X12_Y21_N26
\read_data[4]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~49_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(4)))) # (!\read_data[9]~125_combout\ & 
-- (\read_data[4]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[4]~48_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(4),
	datad => \read_data[9]~125_combout\,
	combout => \read_data[4]~49_combout\);

-- Location: LCCOMB_X24_Y25_N22
\iTimer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~0_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(4) & (!\icpu|i_datapath|EX_MEM_aluout\(3) & !\icpu|i_datapath|EX_MEM_aluout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(4),
	datab => \icpu|i_datapath|EX_MEM_aluout\(3),
	datac => \icpu|i_datapath|EX_MEM_aluout\(2),
	combout => \iTimer|Equal2~0_combout\);

-- Location: FF_X16_Y17_N25
\icpu|i_datapath|EX_MEM_aluout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(1));

-- Location: LCCOMB_X16_Y17_N22
\iGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~0_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(5) & (!\icpu|i_datapath|EX_MEM_aluout\(1) & (!\icpu|i_datapath|EX_MEM_aluout\(0) & !\icpu|i_datapath|EX_MEM_aluout\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(5),
	datab => \icpu|i_datapath|EX_MEM_aluout\(1),
	datac => \icpu|i_datapath|EX_MEM_aluout\(0),
	datad => \icpu|i_datapath|EX_MEM_aluout\(6),
	combout => \iGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y19_N8
\iGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~1_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(11) & (\iGPIO|Equal0~0_combout\ & (!\icpu|i_datapath|EX_MEM_aluout\(7) & !\icpu|i_datapath|EX_MEM_aluout\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(11),
	datab => \iGPIO|Equal0~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(7),
	datad => \icpu|i_datapath|EX_MEM_aluout\(10),
	combout => \iGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y19_N22
\iTimer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal2~1_combout\ = (\iTimer|Equal2~0_combout\ & (!\icpu|i_datapath|EX_MEM_aluout\(9) & (\iGPIO|Equal0~1_combout\ & \icpu|i_datapath|EX_MEM_aluout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~0_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(9),
	datac => \iGPIO|Equal0~1_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(8),
	combout => \iTimer|Equal2~1_combout\);

-- Location: LCCOMB_X14_Y21_N8
\read_data[9]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~116_combout\ = (\iDecoder|Equal1~5_combout\ & (!\icpu|i_datapath|EX_MEM_aluout\(13) & ((\iTimer|Equal2~1_combout\) # (\iGPIO|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iDecoder|Equal1~5_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \read_data[9]~116_combout\);

-- Location: LCCOMB_X14_Y19_N12
\iGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~7_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(4)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(4),
	combout => \iGPIO|HEX3_R~7_combout\);

-- Location: FF_X14_Y19_N13
\iTimer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~7_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(4));

-- Location: LCCOMB_X16_Y21_N8
\read_data[4]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~50_combout\ = (\read_data[4]~49_combout\ & (((\iTimer|CompareR\(4)) # (!\read_data[9]~116_combout\)))) # (!\read_data[4]~49_combout\ & (\iTimer|CounterR\(4) & (\read_data[9]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(4),
	datab => \read_data[4]~49_combout\,
	datac => \read_data[9]~116_combout\,
	datad => \iTimer|CompareR\(4),
	combout => \read_data[4]~50_combout\);

-- Location: LCCOMB_X16_Y21_N18
\read_data[4]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~117_combout\ = (\read_data[4]~50_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \iDecoder|Equal1~5_combout\,
	datac => \read_data[4]~50_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \read_data[4]~117_combout\);

-- Location: FF_X16_Y21_N19
\icpu|i_datapath|MEM_WB_MemRdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[4]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(4));

-- Location: FF_X21_Y19_N7
\icpu|i_datapath|MEM_WB_aluout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(4));

-- Location: LCCOMB_X21_Y19_N6
\icpu|i_datapath|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~4_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(4))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(4),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(4),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~4_combout\);

-- Location: LCCOMB_X21_Y19_N4
\icpu|i_datapath|Add3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~9_combout\ = (\icpu|i_datapath|Add3~4_combout\) # ((\icpu|i_datapath|Add3~7_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~7_combout\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~4_combout\,
	combout => \icpu|i_datapath|Add3~9_combout\);

-- Location: LCCOMB_X12_Y15_N6
\icpu|i_controller|i_maindec|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(6) & (((\icpu|i_datapath|IF_ID_inst\(4)) # (!\icpu|i_datapath|IF_ID_inst\(2))) # (!\icpu|i_datapath|IF_ID_inst\(5)))) # (!\icpu|i_datapath|IF_ID_inst\(6) & 
-- ((\icpu|i_datapath|IF_ID_inst\(5) & (!\icpu|i_datapath|IF_ID_inst\(4))) # (!\icpu|i_datapath|IF_ID_inst\(5) & ((\icpu|i_datapath|IF_ID_inst\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(6),
	datab => \icpu|i_datapath|IF_ID_inst\(5),
	datac => \icpu|i_datapath|IF_ID_inst\(4),
	datad => \icpu|i_datapath|IF_ID_inst\(2),
	combout => \icpu|i_controller|i_maindec|WideOr0~0_combout\);

-- Location: LCCOMB_X12_Y15_N14
\icpu|i_controller|i_maindec|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~2_combout\ = (\icpu|i_datapath|IF_ID_inst\(6) & (!\icpu|i_datapath|IF_ID_inst\(4) & \icpu|i_datapath|IF_ID_inst\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(6),
	datac => \icpu|i_datapath|IF_ID_inst\(4),
	datad => \icpu|i_datapath|IF_ID_inst\(5),
	combout => \icpu|i_controller|i_maindec|Decoder0~2_combout\);

-- Location: LCCOMB_X12_Y15_N8
\icpu|i_controller|i_maindec|WideOr1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~1_combout\ = (\icpu|i_datapath|IF_ID_inst\(2) & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & \icpu|i_datapath|IF_ID_inst\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(2),
	datac => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datad => \icpu|i_datapath|IF_ID_inst\(3),
	combout => \icpu|i_controller|i_maindec|WideOr1~1_combout\);

-- Location: LCCOMB_X12_Y15_N4
\icpu|i_controller|i_maindec|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr0~1_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~1_combout\) # ((!\icpu|i_controller|i_maindec|WideOr0~0_combout\ & !\icpu|i_datapath|IF_ID_inst\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr0~0_combout\,
	datab => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datac => \icpu|i_controller|i_maindec|WideOr1~1_combout\,
	datad => \icpu|i_datapath|IF_ID_inst\(3),
	combout => \icpu|i_controller|i_maindec|WideOr0~1_combout\);

-- Location: FF_X12_Y15_N5
\icpu|i_datapath|ID_EX_regwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_maindec|WideOr0~1_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_regwrite~q\);

-- Location: FF_X22_Y24_N9
\icpu|i_datapath|EX_MEM_regwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_regwrite~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_regwrite~q\);

-- Location: FF_X22_Y24_N3
\icpu|i_datapath|MEM_WB_regwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_regwrite~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_regwrite~q\);

-- Location: LCCOMB_X22_Y24_N4
\icpu|i_datapath|i_regfile|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~10_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(0) & (\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|MEM_WB_regwrite~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(0),
	datab => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|MEM_WB_regwrite~q\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~10_combout\);

-- Location: LCCOMB_X21_Y24_N18
\icpu|i_datapath|i_regfile|Decoder0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~44_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~44_combout\);

-- Location: FF_X15_Y20_N27
\icpu|i_datapath|i_regfile|x30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(4));

-- Location: LCCOMB_X22_Y24_N22
\icpu|i_datapath|i_regfile|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~8_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(0) & (!\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|MEM_WB_regwrite~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(0),
	datab => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|MEM_WB_regwrite~q\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~8_combout\);

-- Location: LCCOMB_X21_Y24_N24
\icpu|i_datapath|i_regfile|Decoder0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~43_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~43_combout\);

-- Location: FF_X15_Y20_N25
\icpu|i_datapath|i_regfile|x26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(4));

-- Location: LCCOMB_X21_Y24_N26
\icpu|i_datapath|i_regfile|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~12_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~12_combout\);

-- Location: FF_X16_Y24_N23
\icpu|i_datapath|i_regfile|x18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(4));

-- Location: LCCOMB_X21_Y24_N8
\icpu|i_datapath|i_regfile|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~11_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~11_combout\);

-- Location: FF_X16_Y24_N29
\icpu|i_datapath|i_regfile|x22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(4));

-- Location: LCCOMB_X16_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~115_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x22\(4)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x18\(4) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(4),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(4),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~115_combout\);

-- Location: LCCOMB_X15_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~116_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~115_combout\ & (\icpu|i_datapath|i_regfile|x30\(4))) # (!\icpu|i_datapath|ID_EX_rs1_data~115_combout\ & ((\icpu|i_datapath|i_regfile|x26\(4)))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(4),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data~115_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~116_combout\);

-- Location: LCCOMB_X22_Y24_N2
\icpu|i_datapath|i_regfile|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~15_combout\ = (\icpu|i_datapath|MEM_WB_regwrite~q\ & \icpu|i_datapath|MEM_WB_rd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|MEM_WB_regwrite~q\,
	datad => \icpu|i_datapath|MEM_WB_rd\(0),
	combout => \icpu|i_datapath|i_regfile|Decoder0~15_combout\);

-- Location: LCCOMB_X21_Y24_N28
\icpu|i_datapath|i_regfile|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~16_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~16_combout\);

-- Location: LCCOMB_X22_Y25_N18
\icpu|i_datapath|i_regfile|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~20_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~16_combout\ & \icpu|i_datapath|MEM_WB_rd\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~20_combout\);

-- Location: FF_X15_Y22_N31
\icpu|i_datapath|i_regfile|x29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(4));

-- Location: LCCOMB_X22_Y24_N14
\icpu|i_datapath|i_regfile|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~13_combout\ = (\icpu|i_datapath|MEM_WB_rd\(0) & (!\icpu|i_datapath|MEM_WB_rd\(3) & (\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|MEM_WB_regwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(0),
	datab => \icpu|i_datapath|MEM_WB_rd\(3),
	datac => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|MEM_WB_regwrite~q\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~13_combout\);

-- Location: LCCOMB_X30_Y22_N28
\icpu|i_datapath|i_regfile|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~14_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & \icpu|i_datapath|i_regfile|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(1),
	datad => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~14_combout\);

-- Location: FF_X15_Y22_N21
\icpu|i_datapath|i_regfile|x21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(4));

-- Location: LCCOMB_X22_Y24_N16
\icpu|i_datapath|i_regfile|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~19_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|i_regfile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(1),
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~19_combout\);

-- Location: FF_X14_Y22_N23
\icpu|i_datapath|i_regfile|x17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(4));

-- Location: LCCOMB_X22_Y25_N16
\icpu|i_datapath|i_regfile|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~17_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~16_combout\ & !\icpu|i_datapath|MEM_WB_rd\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_regfile|Decoder0~16_combout\,
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~17_combout\);

-- Location: FF_X14_Y22_N13
\icpu|i_datapath|i_regfile|x25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(4));

-- Location: LCCOMB_X14_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~117_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(4)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(4) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(4),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(4),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~117_combout\);

-- Location: LCCOMB_X15_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~118_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~117_combout\ & (\icpu|i_datapath|i_regfile|x29\(4))) # (!\icpu|i_datapath|ID_EX_rs1_data~117_combout\ & ((\icpu|i_datapath|i_regfile|x21\(4)))))) 
-- # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(4),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data~117_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~118_combout\);

-- Location: LCCOMB_X19_Y14_N22
\icpu|i_datapath|i_alu|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|alusrc2[4]~6_combout\ & !\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux10~2_combout\);

-- Location: LCCOMB_X22_Y13_N0
\icpu|i_datapath|ID_EX_rs1_data[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[7]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N12
\icpu|i_datapath|i_regfile|Decoder0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~45_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~45_combout\);

-- Location: FF_X26_Y17_N25
\icpu|i_datapath|i_regfile|x10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(7));

-- Location: LCCOMB_X22_Y24_N20
\icpu|i_datapath|i_regfile|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~9_combout\ = (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|MEM_WB_rd\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|MEM_WB_rd\(1),
	combout => \icpu|i_datapath|i_regfile|Decoder0~9_combout\);

-- Location: LCCOMB_X22_Y24_N18
\icpu|i_datapath|i_regfile|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~32_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~15_combout\ & (\icpu|i_datapath|i_regfile|Decoder0~9_combout\ & (!\icpu|i_datapath|MEM_WB_rd\(4) & !\icpu|i_datapath|MEM_WB_rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~32_combout\);

-- Location: FF_X26_Y17_N11
\icpu|i_datapath|i_regfile|x11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(7));

-- Location: LCCOMB_X22_Y24_N0
\icpu|i_datapath|i_regfile|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~29_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~15_combout\ & (\icpu|i_datapath|MEM_WB_rd\(3) & (!\icpu|i_datapath|MEM_WB_rd\(4) & !\icpu|i_datapath|MEM_WB_rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	datab => \icpu|i_datapath|MEM_WB_rd\(3),
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|MEM_WB_rd\(1),
	combout => \icpu|i_datapath|i_regfile|Decoder0~29_combout\);

-- Location: LCCOMB_X22_Y25_N4
\icpu|i_datapath|i_regfile|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~30_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|i_regfile|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~30_combout\);

-- Location: FF_X27_Y17_N25
\icpu|i_datapath|i_regfile|x9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(7));

-- Location: LCCOMB_X21_Y24_N6
\icpu|i_datapath|i_regfile|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~31_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~31_combout\);

-- Location: FF_X27_Y17_N19
\icpu|i_datapath|i_regfile|x8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(7));

-- Location: LCCOMB_X27_Y17_N24
\icpu|i_datapath|ID_EX_rs1_data~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~182_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(7))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x8\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(7),
	datad => \icpu|i_datapath|i_regfile|x8\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~182_combout\);

-- Location: LCCOMB_X26_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~183_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~182_combout\ & ((\icpu|i_datapath|i_regfile|x11\(7)))) # (!\icpu|i_datapath|ID_EX_rs1_data~182_combout\ & (\icpu|i_datapath|i_regfile|x10\(7))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(7),
	datac => \icpu|i_datapath|i_regfile|x11\(7),
	datad => \icpu|i_datapath|ID_EX_rs1_data~182_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~183_combout\);

-- Location: LCCOMB_X22_Y24_N24
\icpu|i_datapath|i_regfile|Decoder0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~42_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~15_combout\ & (\icpu|i_datapath|i_regfile|Decoder0~9_combout\ & (!\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|MEM_WB_rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~42_combout\);

-- Location: FF_X17_Y19_N25
\icpu|i_datapath|i_regfile|x15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~23_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(7));

-- Location: LCCOMB_X21_Y24_N14
\icpu|i_datapath|i_regfile|Decoder0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~46_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~46_combout\);

-- Location: FF_X17_Y21_N9
\icpu|i_datapath|i_regfile|x14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(7));

-- Location: LCCOMB_X21_Y24_N22
\icpu|i_datapath|i_regfile|Decoder0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~41_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~41_combout\);

-- Location: FF_X17_Y21_N19
\icpu|i_datapath|i_regfile|x12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(7));

-- Location: LCCOMB_X17_Y21_N8
\icpu|i_datapath|ID_EX_rs1_data~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~199_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(7))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(7),
	datad => \icpu|i_datapath|i_regfile|x12\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~199_combout\);

-- Location: LCCOMB_X22_Y25_N6
\icpu|i_datapath|i_regfile|Decoder0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~40_combout\ = (\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|i_regfile|Decoder0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|i_regfile|Decoder0~29_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~40_combout\);

-- Location: FF_X22_Y19_N19
\icpu|i_datapath|i_regfile|x13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(7));

-- Location: LCCOMB_X17_Y19_N26
\icpu|i_datapath|ID_EX_rs1_data~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~200_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~199_combout\ & (\icpu|i_datapath|i_regfile|x15\(7))) # (!\icpu|i_datapath|ID_EX_rs1_data~199_combout\ & ((\icpu|i_datapath|i_regfile|x13\(7)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x15\(7),
	datac => \icpu|i_datapath|ID_EX_rs1_data~199_combout\,
	datad => \icpu|i_datapath|i_regfile|x13\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~200_combout\);

-- Location: LCCOMB_X20_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data[3]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ = (\icpu|i_datapath|rs1\(4)) # ((\icpu|i_datapath|rs1\(2) & \icpu|i_datapath|rs1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|rs1\(4),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\);

-- Location: FF_X27_Y22_N27
\icpu|i_datapath|i_regfile|x3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(7));

-- Location: LCCOMB_X22_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ = (!\icpu|i_datapath|rs1\(2) & \icpu|i_datapath|rs1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\);

-- Location: LCCOMB_X21_Y24_N4
\icpu|i_datapath|i_regfile|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~37_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~37_combout\);

-- Location: FF_X27_Y22_N7
\icpu|i_datapath|i_regfile|x2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(7));

-- Location: LCCOMB_X22_Y24_N30
\icpu|i_datapath|i_regfile|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~38_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|i_regfile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(1),
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~38_combout\);

-- Location: FF_X29_Y23_N25
\icpu|i_datapath|i_regfile|x1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(7));

-- Location: LCCOMB_X30_Y22_N26
\icpu|i_datapath|i_regfile|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~36_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & \icpu|i_datapath|i_regfile|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(1),
	datad => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~36_combout\);

-- Location: FF_X30_Y22_N11
\icpu|i_datapath|i_regfile|x7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(7));

-- Location: LCCOMB_X30_Y22_N24
\icpu|i_datapath|i_regfile|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~34_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & \icpu|i_datapath|i_regfile|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(1),
	datad => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~34_combout\);

-- Location: FF_X30_Y22_N9
\icpu|i_datapath|i_regfile|x5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(7));

-- Location: LCCOMB_X21_Y24_N2
\icpu|i_datapath|i_regfile|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~35_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~35_combout\);

-- Location: FF_X23_Y22_N15
\icpu|i_datapath|i_regfile|x4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(7));

-- Location: LCCOMB_X21_Y24_N0
\icpu|i_datapath|i_regfile|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~33_combout\ = (!\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~33_combout\);

-- Location: FF_X23_Y22_N13
\icpu|i_datapath|i_regfile|x6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(7));

-- Location: LCCOMB_X23_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~194_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(7)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(7),
	datac => \icpu|i_datapath|i_regfile|x6\(7),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~194_combout\);

-- Location: LCCOMB_X30_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~195_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~194_combout\ & (\icpu|i_datapath|i_regfile|x7\(7))) # (!\icpu|i_datapath|ID_EX_rs1_data~194_combout\ & ((\icpu|i_datapath|i_regfile|x5\(7)))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(7),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(7),
	datad => \icpu|i_datapath|ID_EX_rs1_data~194_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~195_combout\);

-- Location: LCCOMB_X27_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~196_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~195_combout\) # (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(7) & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(7),
	datac => \icpu|i_datapath|ID_EX_rs1_data~195_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~196_combout\);

-- Location: LCCOMB_X27_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~197_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~196_combout\ & (\icpu|i_datapath|i_regfile|x3\(7))) # (!\icpu|i_datapath|ID_EX_rs1_data~196_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(7)))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(7),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(7),
	datad => \icpu|i_datapath|ID_EX_rs1_data~196_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~197_combout\);

-- Location: LCCOMB_X22_Y24_N26
\icpu|i_datapath|i_regfile|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~27_combout\ = (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|i_regfile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(1),
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~27_combout\);

-- Location: FF_X17_Y22_N31
\icpu|i_datapath|i_regfile|x19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(7));

-- Location: LCCOMB_X30_Y22_N30
\icpu|i_datapath|i_regfile|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~26_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (\icpu|i_datapath|MEM_WB_rd\(1) & \icpu|i_datapath|i_regfile|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(1),
	datad => \icpu|i_datapath|i_regfile|Decoder0~13_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~26_combout\);

-- Location: FF_X17_Y22_N21
\icpu|i_datapath|i_regfile|x23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(7));

-- Location: LCCOMB_X17_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~191_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(7)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(7),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(7),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~191_combout\);

-- Location: LCCOMB_X22_Y24_N28
\icpu|i_datapath|i_regfile|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~25_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~15_combout\ & (\icpu|i_datapath|i_regfile|Decoder0~9_combout\ & (\icpu|i_datapath|MEM_WB_rd\(4) & !\icpu|i_datapath|MEM_WB_rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~25_combout\);

-- Location: FF_X19_Y22_N9
\icpu|i_datapath|i_regfile|x27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(7));

-- Location: LCCOMB_X22_Y24_N10
\icpu|i_datapath|i_regfile|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~28_combout\ = (\icpu|i_datapath|i_regfile|Decoder0~15_combout\ & (\icpu|i_datapath|i_regfile|Decoder0~9_combout\ & (\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|MEM_WB_rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|Decoder0~15_combout\,
	datab => \icpu|i_datapath|i_regfile|Decoder0~9_combout\,
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|MEM_WB_rd\(2),
	combout => \icpu|i_datapath|i_regfile|Decoder0~28_combout\);

-- Location: FF_X19_Y22_N27
\icpu|i_datapath|i_regfile|x31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(7));

-- Location: LCCOMB_X19_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~192_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~191_combout\ & ((\icpu|i_datapath|i_regfile|x31\(7)))) # (!\icpu|i_datapath|ID_EX_rs1_data~191_combout\ & (\icpu|i_datapath|i_regfile|x27\(7))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~191_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(7),
	datad => \icpu|i_datapath|i_regfile|x31\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~192_combout\);

-- Location: FF_X20_Y22_N9
\icpu|i_datapath|i_regfile|x25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(7));

-- Location: FF_X20_Y22_N3
\icpu|i_datapath|i_regfile|x17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(7));

-- Location: LCCOMB_X20_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~184_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(7))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(7),
	datad => \icpu|i_datapath|i_regfile|x17\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~184_combout\);

-- Location: FF_X21_Y22_N1
\icpu|i_datapath|i_regfile|x21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(7));

-- Location: FF_X21_Y22_N19
\icpu|i_datapath|i_regfile|x29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(7));

-- Location: LCCOMB_X21_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~185_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~184_combout\ & (((\icpu|i_datapath|i_regfile|x29\(7))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~184_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~184_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(7),
	datad => \icpu|i_datapath|i_regfile|x29\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~185_combout\);

-- Location: LCCOMB_X21_Y24_N10
\icpu|i_datapath|i_regfile|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~23_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~23_combout\);

-- Location: FF_X20_Y23_N15
\icpu|i_datapath|i_regfile|x16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(7));

-- Location: LCCOMB_X21_Y24_N30
\icpu|i_datapath|i_regfile|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~21_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~8_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~21_combout\);

-- Location: FF_X20_Y23_N13
\icpu|i_datapath|i_regfile|x24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(7));

-- Location: LCCOMB_X20_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~188_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(7)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(7),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(7),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~188_combout\);

-- Location: LCCOMB_X21_Y24_N20
\icpu|i_datapath|i_regfile|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~24_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~24_combout\);

-- Location: FF_X21_Y23_N15
\icpu|i_datapath|i_regfile|x28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(7));

-- Location: LCCOMB_X21_Y24_N16
\icpu|i_datapath|i_regfile|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~22_combout\ = (\icpu|i_datapath|MEM_WB_rd\(4) & (!\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(3) & \icpu|i_datapath|i_regfile|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(4),
	datab => \icpu|i_datapath|MEM_WB_rd\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|i_regfile|Decoder0~10_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~22_combout\);

-- Location: FF_X21_Y23_N29
\icpu|i_datapath|i_regfile|x20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(7));

-- Location: LCCOMB_X21_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~189_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~188_combout\ & ((\icpu|i_datapath|i_regfile|x28\(7)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~188_combout\ & (((\icpu|i_datapath|i_regfile|x20\(7) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~188_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(7),
	datac => \icpu|i_datapath|i_regfile|x20\(7),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~189_combout\);

-- Location: FF_X23_Y24_N27
\icpu|i_datapath|i_regfile|x30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(7));

-- Location: FF_X24_Y24_N25
\icpu|i_datapath|i_regfile|x22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(7));

-- Location: FF_X24_Y24_N3
\icpu|i_datapath|i_regfile|x18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(7));

-- Location: LCCOMB_X24_Y24_N24
\icpu|i_datapath|ID_EX_rs1_data~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~186_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(7))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(7),
	datad => \icpu|i_datapath|i_regfile|x18\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~186_combout\);

-- Location: FF_X23_Y24_N17
\icpu|i_datapath|i_regfile|x26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~23_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(7));

-- Location: LCCOMB_X23_Y24_N16
\icpu|i_datapath|ID_EX_rs1_data~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~187_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~186_combout\ & ((\icpu|i_datapath|i_regfile|x30\(7)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~186_combout\ & (((\icpu|i_datapath|i_regfile|x26\(7) 
-- & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(7),
	datab => \icpu|i_datapath|ID_EX_rs1_data~186_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(7),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~187_combout\);

-- Location: LCCOMB_X23_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~190_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~187_combout\) # (\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~189_combout\ & 
-- ((!\icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~189_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~187_combout\,
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~190_combout\);

-- Location: LCCOMB_X23_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~193_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~190_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~192_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~190_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~185_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~192_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~185_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~190_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~193_combout\);

-- Location: LCCOMB_X23_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~198_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~193_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~197_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~193_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~198_combout\);

-- Location: LCCOMB_X17_Y19_N28
\icpu|i_datapath|ID_EX_rs1_data~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~201_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~198_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~200_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~198_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~183_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~183_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~200_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~198_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~201_combout\);

-- Location: LCCOMB_X22_Y13_N12
\icpu|i_datapath|ID_EX_rs1_data~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~202_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~201_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & \icpu|i_datapath|EX_MEM_aluout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~201_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(7),
	combout => \icpu|i_datapath|ID_EX_rs1_data~202_combout\);

-- Location: LCCOMB_X22_Y13_N22
\icpu|i_datapath|ID_EX_rs1_data~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~203_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~202_combout\ & (\icpu|i_datapath|Add3~23_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~202_combout\ & 
-- ((\read_data[7]~121_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~23_combout\,
	datab => \read_data[7]~121_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~202_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~203_combout\);

-- Location: FF_X22_Y13_N1
\icpu|i_datapath|ID_EX_rs1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[7]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~203_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(7));

-- Location: LCCOMB_X19_Y14_N16
\icpu|i_datapath|ID_EX_rs1_data[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[6]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[6]~feeder_combout\);

-- Location: FF_X21_Y19_N27
\icpu|i_datapath|MEM_WB_aluout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(6));

-- Location: LCCOMB_X23_Y19_N26
\icpu|i_datapath|ID_EX_rs2_data~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~190_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # ((\read_data[6]~120_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \read_data[6]~120_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~190_combout\);

-- Location: LCCOMB_X16_Y16_N16
\icpu|i_datapath|ID_EX_rs2_data[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~feeder_combout\);

-- Location: FF_X16_Y16_N27
\icpu|i_datapath|EX_MEM_aluout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(14));

-- Location: LCCOMB_X17_Y17_N10
\read_data[10]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[10]~63_combout\ = ((!\icpu|i_datapath|EX_MEM_aluout\(13) & !\icpu|i_datapath|EX_MEM_memwrite~q\)) # (!\iDecoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~5_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	datad => \icpu|i_datapath|EX_MEM_memwrite~q\,
	combout => \read_data[10]~63_combout\);

-- Location: LCCOMB_X19_Y25_N4
\iTimer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~20_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(14)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(14),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~20_combout\);

-- Location: FF_X19_Y25_N5
\iTimer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~20_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(14));

-- Location: LCCOMB_X20_Y26_N18
\iTimer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[9]~50_combout\ = (\iTimer|CounterR\(9) & (!\iTimer|CounterR[8]~49\)) # (!\iTimer|CounterR\(9) & ((\iTimer|CounterR[8]~49\) # (GND)))
-- \iTimer|CounterR[9]~51\ = CARRY((!\iTimer|CounterR[8]~49\) # (!\iTimer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(9),
	datad => VCC,
	cin => \iTimer|CounterR[8]~49\,
	combout => \iTimer|CounterR[9]~50_combout\,
	cout => \iTimer|CounterR[9]~51\);

-- Location: LCCOMB_X20_Y26_N20
\iTimer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[10]~52_combout\ = (\iTimer|CounterR\(10) & (\iTimer|CounterR[9]~51\ $ (GND))) # (!\iTimer|CounterR\(10) & (!\iTimer|CounterR[9]~51\ & VCC))
-- \iTimer|CounterR[10]~53\ = CARRY((\iTimer|CounterR\(10) & !\iTimer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(10),
	datad => VCC,
	cin => \iTimer|CounterR[9]~51\,
	combout => \iTimer|CounterR[10]~52_combout\,
	cout => \iTimer|CounterR[10]~53\);

-- Location: FF_X20_Y26_N21
\iTimer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[10]~52_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(10));

-- Location: LCCOMB_X20_Y26_N22
\iTimer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[11]~54_combout\ = (\iTimer|CounterR\(11) & (!\iTimer|CounterR[10]~53\)) # (!\iTimer|CounterR\(11) & ((\iTimer|CounterR[10]~53\) # (GND)))
-- \iTimer|CounterR[11]~55\ = CARRY((!\iTimer|CounterR[10]~53\) # (!\iTimer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(11),
	datad => VCC,
	cin => \iTimer|CounterR[10]~53\,
	combout => \iTimer|CounterR[11]~54_combout\,
	cout => \iTimer|CounterR[11]~55\);

-- Location: FF_X20_Y26_N23
\iTimer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[11]~54_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(11));

-- Location: LCCOMB_X20_Y26_N24
\iTimer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[12]~56_combout\ = (\iTimer|CounterR\(12) & (\iTimer|CounterR[11]~55\ $ (GND))) # (!\iTimer|CounterR\(12) & (!\iTimer|CounterR[11]~55\ & VCC))
-- \iTimer|CounterR[12]~57\ = CARRY((\iTimer|CounterR\(12) & !\iTimer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(12),
	datad => VCC,
	cin => \iTimer|CounterR[11]~55\,
	combout => \iTimer|CounterR[12]~56_combout\,
	cout => \iTimer|CounterR[12]~57\);

-- Location: FF_X20_Y26_N25
\iTimer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[12]~56_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(12));

-- Location: LCCOMB_X20_Y26_N26
\iTimer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[13]~58_combout\ = (\iTimer|CounterR\(13) & (!\iTimer|CounterR[12]~57\)) # (!\iTimer|CounterR\(13) & ((\iTimer|CounterR[12]~57\) # (GND)))
-- \iTimer|CounterR[13]~59\ = CARRY((!\iTimer|CounterR[12]~57\) # (!\iTimer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(13),
	datad => VCC,
	cin => \iTimer|CounterR[12]~57\,
	combout => \iTimer|CounterR[13]~58_combout\,
	cout => \iTimer|CounterR[13]~59\);

-- Location: FF_X20_Y26_N27
\iTimer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[13]~58_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(13));

-- Location: LCCOMB_X20_Y26_N28
\iTimer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[14]~60_combout\ = (\iTimer|CounterR\(14) & (\iTimer|CounterR[13]~59\ $ (GND))) # (!\iTimer|CounterR\(14) & (!\iTimer|CounterR[13]~59\ & VCC))
-- \iTimer|CounterR[14]~61\ = CARRY((\iTimer|CounterR\(14) & !\iTimer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(14),
	datad => VCC,
	cin => \iTimer|CounterR[13]~59\,
	combout => \iTimer|CounterR[14]~60_combout\,
	cout => \iTimer|CounterR[14]~61\);

-- Location: FF_X20_Y26_N29
\iTimer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[14]~60_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(14));

-- Location: LCCOMB_X19_Y25_N22
\read_data[14]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[14]~108_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(14))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(14),
	datad => \iTimer|CounterR\(14),
	combout => \read_data[14]~108_combout\);

-- Location: LCCOMB_X20_Y13_N20
\icpu|i_datapath|i_alu|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~10_combout\ = ((!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[4]~6_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~10_combout\);

-- Location: LCCOMB_X24_Y13_N2
\icpu|i_datapath|alusrc2[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~56_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(30),
	combout => \icpu|i_datapath|alusrc2[30]~56_combout\);

-- Location: LCCOMB_X24_Y13_N20
\icpu|i_datapath|alusrc2[30]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[30]~57_combout\ = (\icpu|i_datapath|alusrc2[30]~56_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(10),
	datad => \icpu|i_datapath|alusrc2[30]~56_combout\,
	combout => \icpu|i_datapath|alusrc2[30]~57_combout\);

-- Location: LCCOMB_X23_Y15_N4
\icpu|i_datapath|alusrc2[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[31]~58_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # 
-- (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs2_data\(31),
	combout => \icpu|i_datapath|alusrc2[31]~58_combout\);

-- Location: LCCOMB_X19_Y12_N8
\icpu|i_datapath|branch_taken~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_taken~2_combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[31]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[31]~58_combout\,
	combout => \icpu|i_datapath|branch_taken~2_combout\);

-- Location: LCCOMB_X14_Y14_N18
\icpu|i_datapath|i_alu|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0)) # (\icpu|i_datapath|ID_EX_alucont\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux16~4_combout\);

-- Location: LCCOMB_X20_Y10_N0
\icpu|i_datapath|i_alu|ShiftLeft0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X20_Y12_N0
\icpu|i_datapath|i_alu|ShiftLeft0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X22_Y14_N24
\icpu|i_datapath|ID_EX_rs1_data[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[9]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[9]~feeder_combout\);

-- Location: FF_X20_Y22_N25
\icpu|i_datapath|i_regfile|x25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(9));

-- Location: FF_X20_Y22_N19
\icpu|i_datapath|i_regfile|x17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(9));

-- Location: LCCOMB_X20_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~250_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(9))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x17\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(9),
	datad => \icpu|i_datapath|i_regfile|x17\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~250_combout\);

-- Location: FF_X21_Y22_N9
\icpu|i_datapath|i_regfile|x21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(9));

-- Location: FF_X21_Y22_N11
\icpu|i_datapath|i_regfile|x29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(9));

-- Location: LCCOMB_X21_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~251_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~250_combout\ & (((\icpu|i_datapath|i_regfile|x29\(9))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~250_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~250_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(9),
	datad => \icpu|i_datapath|i_regfile|x29\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~251_combout\);

-- Location: FF_X19_Y22_N11
\icpu|i_datapath|i_regfile|x31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(9));

-- Location: FF_X19_Y22_N1
\icpu|i_datapath|i_regfile|x27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(9));

-- Location: FF_X15_Y18_N23
\icpu|i_datapath|i_regfile|x19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(9));

-- Location: FF_X15_Y23_N31
\icpu|i_datapath|i_regfile|x23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(9));

-- Location: LCCOMB_X15_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~257_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x23\(9)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x19\(9) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(9),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(9),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~257_combout\);

-- Location: LCCOMB_X19_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~258_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~257_combout\ & (\icpu|i_datapath|i_regfile|x31\(9))) # (!\icpu|i_datapath|ID_EX_rs1_data~257_combout\ & ((\icpu|i_datapath|i_regfile|x27\(9)))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(9),
	datac => \icpu|i_datapath|i_regfile|x27\(9),
	datad => \icpu|i_datapath|ID_EX_rs1_data~257_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~258_combout\);

-- Location: FF_X23_Y24_N11
\icpu|i_datapath|i_regfile|x30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(9));

-- Location: FF_X24_Y24_N27
\icpu|i_datapath|i_regfile|x18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(9));

-- Location: FF_X24_Y24_N9
\icpu|i_datapath|i_regfile|x22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(9));

-- Location: LCCOMB_X24_Y24_N8
\icpu|i_datapath|ID_EX_rs1_data~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~252_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(9)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(9),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(9),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~252_combout\);

-- Location: FF_X23_Y24_N1
\icpu|i_datapath|i_regfile|x26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(9));

-- Location: LCCOMB_X23_Y24_N0
\icpu|i_datapath|ID_EX_rs1_data~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~253_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~252_combout\ & ((\icpu|i_datapath|i_regfile|x30\(9)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~252_combout\ & (((\icpu|i_datapath|i_regfile|x26\(9) 
-- & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(9),
	datab => \icpu|i_datapath|ID_EX_rs1_data~252_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(9),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~253_combout\);

-- Location: FF_X21_Y23_N23
\icpu|i_datapath|i_regfile|x28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(9));

-- Location: FF_X12_Y23_N1
\icpu|i_datapath|i_regfile|x24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(9));

-- Location: FF_X12_Y23_N11
\icpu|i_datapath|i_regfile|x16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(9));

-- Location: LCCOMB_X12_Y23_N0
\icpu|i_datapath|ID_EX_rs1_data~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~254_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x24\(9))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(9),
	datad => \icpu|i_datapath|i_regfile|x16\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~254_combout\);

-- Location: FF_X21_Y23_N5
\icpu|i_datapath|i_regfile|x20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(9));

-- Location: LCCOMB_X21_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~255_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~254_combout\ & ((\icpu|i_datapath|i_regfile|x28\(9)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~254_combout\ & (((\icpu|i_datapath|i_regfile|x20\(9) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(9),
	datab => \icpu|i_datapath|ID_EX_rs1_data~254_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(9),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~255_combout\);

-- Location: LCCOMB_X26_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~256_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~253_combout\) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((!\icpu|i_datapath|rs1\(0) & 
-- \icpu|i_datapath|ID_EX_rs1_data~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~253_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~255_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~256_combout\);

-- Location: LCCOMB_X26_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~259_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~256_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~258_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~256_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~251_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~251_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~258_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~256_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~259_combout\);

-- Location: FF_X27_Y20_N11
\icpu|i_datapath|i_regfile|x3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(9));

-- Location: FF_X27_Y20_N9
\icpu|i_datapath|i_regfile|x2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(9));

-- Location: FF_X28_Y20_N5
\icpu|i_datapath|i_regfile|x1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(9));

-- Location: FF_X27_Y23_N31
\icpu|i_datapath|i_regfile|x7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(9));

-- Location: FF_X28_Y23_N29
\icpu|i_datapath|i_regfile|x6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(9));

-- Location: FF_X28_Y23_N7
\icpu|i_datapath|i_regfile|x4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(9));

-- Location: LCCOMB_X28_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~260_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x6\(9))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(9),
	datad => \icpu|i_datapath|i_regfile|x4\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~260_combout\);

-- Location: FF_X27_Y23_N13
\icpu|i_datapath|i_regfile|x5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(9));

-- Location: LCCOMB_X27_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~261_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~260_combout\ & ((\icpu|i_datapath|i_regfile|x7\(9)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~260_combout\ & (((\icpu|i_datapath|i_regfile|x5\(9) & 
-- \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(9),
	datab => \icpu|i_datapath|ID_EX_rs1_data~260_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(9),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~261_combout\);

-- Location: LCCOMB_X28_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~262_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~261_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(9),
	datad => \icpu|i_datapath|ID_EX_rs1_data~261_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~262_combout\);

-- Location: LCCOMB_X27_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~263_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~262_combout\ & (\icpu|i_datapath|i_regfile|x3\(9))) # (!\icpu|i_datapath|ID_EX_rs1_data~262_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(9)))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(9),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(9),
	datad => \icpu|i_datapath|ID_EX_rs1_data~262_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~263_combout\);

-- Location: LCCOMB_X26_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~264_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~259_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~263_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~259_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~263_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~264_combout\);

-- Location: FF_X26_Y17_N29
\icpu|i_datapath|i_regfile|x10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(9));

-- Location: FF_X26_Y17_N7
\icpu|i_datapath|i_regfile|x11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(9));

-- Location: FF_X22_Y17_N27
\icpu|i_datapath|i_regfile|x8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(9));

-- Location: FF_X22_Y17_N9
\icpu|i_datapath|i_regfile|x9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(9));

-- Location: LCCOMB_X22_Y17_N8
\icpu|i_datapath|ID_EX_rs1_data~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~248_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x9\(9)) # (\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x8\(9) & ((!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(9),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(9),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~248_combout\);

-- Location: LCCOMB_X26_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~249_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~248_combout\ & ((\icpu|i_datapath|i_regfile|x11\(9)))) # (!\icpu|i_datapath|ID_EX_rs1_data~248_combout\ & (\icpu|i_datapath|i_regfile|x10\(9))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(9),
	datac => \icpu|i_datapath|i_regfile|x11\(9),
	datad => \icpu|i_datapath|ID_EX_rs1_data~248_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~249_combout\);

-- Location: FF_X21_Y19_N29
\icpu|i_datapath|i_regfile|x15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~33_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(9));

-- Location: FF_X17_Y21_N31
\icpu|i_datapath|i_regfile|x14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(9));

-- Location: FF_X17_Y21_N25
\icpu|i_datapath|i_regfile|x12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(9));

-- Location: LCCOMB_X17_Y21_N30
\icpu|i_datapath|ID_EX_rs1_data~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~265_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(9))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(9),
	datad => \icpu|i_datapath|i_regfile|x12\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~265_combout\);

-- Location: FF_X22_Y19_N29
\icpu|i_datapath|i_regfile|x13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~33_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(9));

-- Location: LCCOMB_X22_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~266_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~265_combout\ & (\icpu|i_datapath|i_regfile|x15\(9))) # (!\icpu|i_datapath|ID_EX_rs1_data~265_combout\ & ((\icpu|i_datapath|i_regfile|x13\(9)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x15\(9),
	datac => \icpu|i_datapath|ID_EX_rs1_data~265_combout\,
	datad => \icpu|i_datapath|i_regfile|x13\(9),
	combout => \icpu|i_datapath|ID_EX_rs1_data~266_combout\);

-- Location: LCCOMB_X22_Y14_N20
\icpu|i_datapath|ID_EX_rs1_data~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~267_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~264_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~266_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~264_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~264_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~249_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~266_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~267_combout\);

-- Location: LCCOMB_X22_Y14_N22
\icpu|i_datapath|ID_EX_rs1_data~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~268_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~267_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(9),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~267_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~268_combout\);

-- Location: LCCOMB_X22_Y14_N8
\icpu|i_datapath|ID_EX_rs1_data~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~269_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~268_combout\ & (((\icpu|i_datapath|Add3~33_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~268_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\read_data[9]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~268_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|Add3~33_combout\,
	datad => \read_data[9]~122_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~269_combout\);

-- Location: FF_X22_Y14_N25
\icpu|i_datapath|ID_EX_rs1_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[9]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~269_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(9));

-- Location: LCCOMB_X16_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[10]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[10]~feeder_combout\);

-- Location: LCCOMB_X14_Y18_N26
\icpu|i_datapath|EX_MEM_pc[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[10]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(10),
	combout => \icpu|i_datapath|EX_MEM_pc[10]~feeder_combout\);

-- Location: FF_X14_Y18_N27
\icpu|i_datapath|EX_MEM_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(10));

-- Location: FF_X20_Y19_N19
\icpu|i_datapath|MEM_WB_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(10));

-- Location: LCCOMB_X16_Y15_N0
\icpu|i_datapath|IF_ID_pc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~8_combout\ = (\icpu|i_datapath|pc\(9) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(9),
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~8_combout\);

-- Location: FF_X16_Y15_N1
\icpu|i_datapath|IF_ID_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~8_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(9));

-- Location: LCCOMB_X16_Y15_N8
\icpu|i_datapath|ID_EX_pc[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[9]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(9),
	combout => \icpu|i_datapath|ID_EX_pc[9]~feeder_combout\);

-- Location: FF_X16_Y15_N9
\icpu|i_datapath|ID_EX_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[9]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(9));

-- Location: FF_X11_Y15_N3
\icpu|i_datapath|EX_MEM_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(9));

-- Location: FF_X20_Y19_N17
\icpu|i_datapath|MEM_WB_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(9));

-- Location: LCCOMB_X20_Y19_N16
\icpu|i_datapath|Add3~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~27_combout\ = (\icpu|i_datapath|MEM_WB_pc\(9) & (!\icpu|i_datapath|Add3~26\)) # (!\icpu|i_datapath|MEM_WB_pc\(9) & ((\icpu|i_datapath|Add3~26\) # (GND)))
-- \icpu|i_datapath|Add3~28\ = CARRY((!\icpu|i_datapath|Add3~26\) # (!\icpu|i_datapath|MEM_WB_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~26\,
	combout => \icpu|i_datapath|Add3~27_combout\,
	cout => \icpu|i_datapath|Add3~28\);

-- Location: LCCOMB_X20_Y19_N18
\icpu|i_datapath|Add3~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~29_combout\ = (\icpu|i_datapath|MEM_WB_pc\(10) & (\icpu|i_datapath|Add3~28\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(10) & (!\icpu|i_datapath|Add3~28\ & VCC))
-- \icpu|i_datapath|Add3~30\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(10) & !\icpu|i_datapath|Add3~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~28\,
	combout => \icpu|i_datapath|Add3~29_combout\,
	cout => \icpu|i_datapath|Add3~30\);

-- Location: FF_X24_Y23_N5
\icpu|i_datapath|i_regfile|x9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(10));

-- Location: FF_X24_Y23_N31
\icpu|i_datapath|i_regfile|x11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(10));

-- Location: FF_X26_Y23_N5
\icpu|i_datapath|i_regfile|x8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(10));

-- Location: FF_X26_Y23_N3
\icpu|i_datapath|i_regfile|x10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(10));

-- Location: LCCOMB_X26_Y23_N4
\icpu|i_datapath|ID_EX_rs2_data~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~226_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(10))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x8\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(10),
	datad => \icpu|i_datapath|i_regfile|x10\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~226_combout\);

-- Location: LCCOMB_X24_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~227_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~226_combout\ & ((\icpu|i_datapath|i_regfile|x11\(10)))) # (!\icpu|i_datapath|ID_EX_rs2_data~226_combout\ & (\icpu|i_datapath|i_regfile|x9\(10))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(10),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(10),
	datad => \icpu|i_datapath|ID_EX_rs2_data~226_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~227_combout\);

-- Location: LCCOMB_X15_Y24_N26
\icpu|i_datapath|ID_EX_rs2_data[5]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ = (!\icpu|i_datapath|rs2\(4) & \icpu|i_datapath|rs2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rs2\(4),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\);

-- Location: LCCOMB_X14_Y15_N16
\icpu|i_datapath|ID_EX_rs2_data[5]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ = (\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|rs2\(1) & \icpu|i_datapath|rs2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(2),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\);

-- Location: FF_X29_Y20_N23
\icpu|i_datapath|i_regfile|x2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(10));

-- Location: LCCOMB_X14_Y15_N10
\icpu|i_datapath|ID_EX_rs2_data[5]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ = (!\icpu|i_datapath|rs2\(2) & \icpu|i_datapath|rs2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\);

-- Location: FF_X29_Y21_N9
\icpu|i_datapath|i_regfile|x1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(10));

-- Location: LCCOMB_X29_Y21_N8
\icpu|i_datapath|ID_EX_rs2_data~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~230_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x2\(10)) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(10) & !\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(10),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(10),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~230_combout\);

-- Location: FF_X29_Y20_N17
\icpu|i_datapath|i_regfile|x3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(10));

-- Location: FF_X28_Y19_N7
\icpu|i_datapath|i_regfile|x7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(10));

-- Location: FF_X29_Y19_N29
\icpu|i_datapath|i_regfile|x6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(10));

-- Location: FF_X29_Y19_N15
\icpu|i_datapath|i_regfile|x4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(10));

-- Location: FF_X28_Y19_N21
\icpu|i_datapath|i_regfile|x5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(10));

-- Location: LCCOMB_X29_Y19_N14
\icpu|i_datapath|ID_EX_rs2_data~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~228_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x5\(10)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(10),
	datad => \icpu|i_datapath|i_regfile|x5\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~228_combout\);

-- Location: LCCOMB_X29_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~229_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~228_combout\ & (\icpu|i_datapath|i_regfile|x7\(10))) # (!\icpu|i_datapath|ID_EX_rs2_data~228_combout\ & ((\icpu|i_datapath|i_regfile|x6\(10)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x7\(10),
	datac => \icpu|i_datapath|i_regfile|x6\(10),
	datad => \icpu|i_datapath|ID_EX_rs2_data~228_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~229_combout\);

-- Location: LCCOMB_X29_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~231_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~230_combout\ & (\icpu|i_datapath|i_regfile|x3\(10))) # (!\icpu|i_datapath|ID_EX_rs2_data~230_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~229_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~230_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(10),
	datad => \icpu|i_datapath|ID_EX_rs2_data~229_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~231_combout\);

-- Location: LCCOMB_X24_Y22_N28
\icpu|i_datapath|ID_EX_rs2_data~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~232_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~227_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~231_combout\ & !\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~227_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~231_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~232_combout\);

-- Location: FF_X16_Y18_N23
\icpu|i_datapath|i_regfile|x13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(10));

-- Location: FF_X16_Y18_N9
\icpu|i_datapath|i_regfile|x12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(10));

-- Location: LCCOMB_X16_Y18_N8
\icpu|i_datapath|ID_EX_rs2_data~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~233_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(10)) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x12\(10) & !\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(10),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(10),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~233_combout\);

-- Location: FF_X17_Y21_N29
\icpu|i_datapath|i_regfile|x14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(10));

-- Location: FF_X20_Y21_N21
\icpu|i_datapath|i_regfile|x15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~31_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(10));

-- Location: LCCOMB_X17_Y21_N28
\icpu|i_datapath|ID_EX_rs2_data~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~234_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~233_combout\ & ((\icpu|i_datapath|i_regfile|x15\(10)))) # (!\icpu|i_datapath|ID_EX_rs2_data~233_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(10))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~233_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(10),
	datad => \icpu|i_datapath|i_regfile|x15\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~234_combout\);

-- Location: FF_X17_Y22_N9
\icpu|i_datapath|i_regfile|x23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(10));

-- Location: FF_X17_Y22_N19
\icpu|i_datapath|i_regfile|x19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(10));

-- Location: LCCOMB_X17_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~223_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x23\(10))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(10),
	datac => \icpu|i_datapath|i_regfile|x19\(10),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~223_combout\);

-- Location: FF_X19_Y22_N5
\icpu|i_datapath|i_regfile|x27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(10));

-- Location: FF_X19_Y22_N7
\icpu|i_datapath|i_regfile|x31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(10));

-- Location: LCCOMB_X19_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~224_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~223_combout\ & (((\icpu|i_datapath|i_regfile|x31\(10))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~223_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x27\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~223_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(10),
	datad => \icpu|i_datapath|i_regfile|x31\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~224_combout\);

-- Location: FF_X24_Y24_N23
\icpu|i_datapath|i_regfile|x18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(10));

-- Location: FF_X24_Y24_N13
\icpu|i_datapath|i_regfile|x22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(10));

-- Location: LCCOMB_X24_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~216_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(10))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x18\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x18\(10),
	datad => \icpu|i_datapath|i_regfile|x22\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~216_combout\);

-- Location: FF_X23_Y24_N13
\icpu|i_datapath|i_regfile|x26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(10));

-- Location: FF_X23_Y24_N7
\icpu|i_datapath|i_regfile|x30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(10));

-- Location: LCCOMB_X23_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~217_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~216_combout\ & ((\icpu|i_datapath|i_regfile|x30\(10)))) # (!\icpu|i_datapath|ID_EX_rs2_data~216_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(10))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~216_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(10),
	datad => \icpu|i_datapath|i_regfile|x30\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~217_combout\);

-- Location: FF_X21_Y22_N13
\icpu|i_datapath|i_regfile|x21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(10));

-- Location: FF_X21_Y22_N23
\icpu|i_datapath|i_regfile|x29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(10));

-- Location: FF_X20_Y22_N29
\icpu|i_datapath|i_regfile|x25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(10));

-- Location: FF_X20_Y22_N23
\icpu|i_datapath|i_regfile|x17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(10));

-- Location: LCCOMB_X20_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~218_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(10)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x17\(10) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(10),
	datac => \icpu|i_datapath|i_regfile|x17\(10),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~218_combout\);

-- Location: LCCOMB_X21_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~219_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~218_combout\ & ((\icpu|i_datapath|i_regfile|x29\(10)))) # (!\icpu|i_datapath|ID_EX_rs2_data~218_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(10))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(10),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(10),
	datad => \icpu|i_datapath|ID_EX_rs2_data~218_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~219_combout\);

-- Location: FF_X20_Y23_N9
\icpu|i_datapath|i_regfile|x24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(10));

-- Location: FF_X20_Y23_N11
\icpu|i_datapath|i_regfile|x16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(10));

-- Location: LCCOMB_X20_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~220_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(10)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x16\(10) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(10),
	datac => \icpu|i_datapath|i_regfile|x16\(10),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~220_combout\);

-- Location: FF_X21_Y23_N27
\icpu|i_datapath|i_regfile|x28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(10));

-- Location: FF_X21_Y23_N17
\icpu|i_datapath|i_regfile|x20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~31_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(10));

-- Location: LCCOMB_X21_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~221_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~220_combout\ & (((\icpu|i_datapath|i_regfile|x28\(10))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~220_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~220_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(10),
	datad => \icpu|i_datapath|i_regfile|x20\(10),
	combout => \icpu|i_datapath|ID_EX_rs2_data~221_combout\);

-- Location: LCCOMB_X24_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~222_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~219_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((!\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|ID_EX_rs2_data~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~219_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~221_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~222_combout\);

-- Location: LCCOMB_X24_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~225_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~222_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~224_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~222_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~217_combout\))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~224_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~217_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~222_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~225_combout\);

-- Location: LCCOMB_X24_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~235_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~232_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~234_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~232_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~225_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~232_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~234_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~225_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~235_combout\);

-- Location: LCCOMB_X20_Y21_N10
\icpu|i_datapath|ID_EX_rs2_data~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~236_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- ((\read_data[10]~65_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(10),
	datad => \read_data[10]~65_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~236_combout\);

-- Location: LCCOMB_X20_Y21_N12
\icpu|i_datapath|ID_EX_rs2_data~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~237_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~236_combout\ & (\icpu|i_datapath|Add3~31_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~236_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~235_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|Add3~31_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~235_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~236_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~237_combout\);

-- Location: LCCOMB_X16_Y13_N30
\icpu|i_datapath|ID_EX_rs2_data~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~238_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~237_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~238_combout\);

-- Location: FF_X16_Y13_N31
\icpu|i_datapath|ID_EX_rs2_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(10));

-- Location: FF_X27_Y13_N9
\icpu|i_datapath|EX_MEM_rs2_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(10));

-- Location: M9K_X13_Y20_N0
\iMem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400770077A770078770077A770077A770077A770077A770077A770077A770077A770077A7677E46101457677777CE46106770776776770605405577007274CE10001",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y25_N30
\iTimer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~2_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(11)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(11),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~2_combout\);

-- Location: FF_X19_Y25_N31
\iTimer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~2_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(11));

-- Location: LCCOMB_X19_Y25_N16
\read_data[11]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[11]~72_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(11))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(11),
	datad => \iTimer|CounterR\(11),
	combout => \read_data[11]~72_combout\);

-- Location: LCCOMB_X21_Y18_N2
\read_data[11]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[11]~73_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[11]~72_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(11),
	datac => \read_data[11]~72_combout\,
	datad => \read_data[10]~63_combout\,
	combout => \read_data[11]~73_combout\);

-- Location: FF_X21_Y18_N3
\icpu|i_datapath|MEM_WB_MemRdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[11]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(11));

-- Location: FF_X21_Y18_N5
\icpu|i_datapath|MEM_WB_aluout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(11));

-- Location: LCCOMB_X21_Y18_N4
\icpu|i_datapath|Add3~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~36_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(11))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(11),
	datac => \icpu|i_datapath|MEM_WB_aluout\(11),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~36_combout\);

-- Location: LCCOMB_X21_Y16_N8
\icpu|i_datapath|IF_ID_pc~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~10_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\icpu|i_datapath|pc\(11) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|pc\(11),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_pc~10_combout\);

-- Location: FF_X21_Y16_N9
\icpu|i_datapath|IF_ID_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~10_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(11));

-- Location: FF_X21_Y16_N11
\icpu|i_datapath|ID_EX_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(11),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(11));

-- Location: LCCOMB_X21_Y16_N12
\icpu|i_datapath|EX_MEM_pc[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[11]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(11),
	combout => \icpu|i_datapath|EX_MEM_pc[11]~feeder_combout\);

-- Location: FF_X21_Y16_N13
\icpu|i_datapath|EX_MEM_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(11));

-- Location: FF_X20_Y19_N21
\icpu|i_datapath|MEM_WB_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(11));

-- Location: LCCOMB_X20_Y19_N20
\icpu|i_datapath|Add3~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~37_combout\ = (\icpu|i_datapath|MEM_WB_pc\(11) & (!\icpu|i_datapath|Add3~30\)) # (!\icpu|i_datapath|MEM_WB_pc\(11) & ((\icpu|i_datapath|Add3~30\) # (GND)))
-- \icpu|i_datapath|Add3~38\ = CARRY((!\icpu|i_datapath|Add3~30\) # (!\icpu|i_datapath|MEM_WB_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~30\,
	combout => \icpu|i_datapath|Add3~37_combout\,
	cout => \icpu|i_datapath|Add3~38\);

-- Location: LCCOMB_X22_Y19_N26
\icpu|i_datapath|Add3~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~39_combout\ = (\icpu|i_datapath|Add3~36_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~36_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~37_combout\,
	combout => \icpu|i_datapath|Add3~39_combout\);

-- Location: FF_X22_Y17_N31
\icpu|i_datapath|i_regfile|x8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(11));

-- Location: FF_X22_Y17_N13
\icpu|i_datapath|i_regfile|x9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(11));

-- Location: LCCOMB_X22_Y17_N30
\icpu|i_datapath|ID_EX_rs2_data~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~285_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(11))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x8\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(11),
	datad => \icpu|i_datapath|i_regfile|x9\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~285_combout\);

-- Location: FF_X26_Y17_N1
\icpu|i_datapath|i_regfile|x10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(11));

-- Location: FF_X26_Y17_N19
\icpu|i_datapath|i_regfile|x11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(11));

-- Location: LCCOMB_X26_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~286_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~285_combout\ & ((\icpu|i_datapath|i_regfile|x11\(11)))) # (!\icpu|i_datapath|ID_EX_rs2_data~285_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(11))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~285_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(11),
	datad => \icpu|i_datapath|i_regfile|x11\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~286_combout\);

-- Location: FF_X27_Y18_N11
\icpu|i_datapath|i_regfile|x14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(11));

-- Location: FF_X27_Y18_N13
\icpu|i_datapath|i_regfile|x12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(11));

-- Location: LCCOMB_X27_Y18_N12
\icpu|i_datapath|ID_EX_rs2_data~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~302_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x14\(11)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x12\(11) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(11),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(11),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~302_combout\);

-- Location: FF_X22_Y19_N17
\icpu|i_datapath|i_regfile|x13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(11));

-- Location: FF_X22_Y19_N27
\icpu|i_datapath|i_regfile|x15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~39_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(11));

-- Location: LCCOMB_X22_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~303_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~302_combout\ & ((\icpu|i_datapath|i_regfile|x15\(11)))) # (!\icpu|i_datapath|ID_EX_rs2_data~302_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(11))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~302_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(11),
	datad => \icpu|i_datapath|i_regfile|x15\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~303_combout\);

-- Location: FF_X17_Y23_N9
\icpu|i_datapath|i_regfile|x23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(11));

-- Location: FF_X17_Y23_N27
\icpu|i_datapath|i_regfile|x19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(11));

-- Location: LCCOMB_X17_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~294_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(11)) # ((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x19\(11) & !\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x23\(11),
	datac => \icpu|i_datapath|i_regfile|x19\(11),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~294_combout\);

-- Location: FF_X19_Y22_N19
\icpu|i_datapath|i_regfile|x31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(11));

-- Location: FF_X19_Y22_N17
\icpu|i_datapath|i_regfile|x27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(11));

-- Location: LCCOMB_X19_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~295_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~294_combout\ & (((\icpu|i_datapath|i_regfile|x31\(11))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~294_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~294_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(11),
	datad => \icpu|i_datapath|i_regfile|x27\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~295_combout\);

-- Location: FF_X20_Y22_N11
\icpu|i_datapath|i_regfile|x17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(11));

-- Location: FF_X20_Y22_N1
\icpu|i_datapath|i_regfile|x25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(11));

-- Location: LCCOMB_X20_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~287_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(11)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(11),
	datad => \icpu|i_datapath|i_regfile|x25\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~287_combout\);

-- Location: FF_X21_Y22_N27
\icpu|i_datapath|i_regfile|x29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(11));

-- Location: FF_X21_Y22_N17
\icpu|i_datapath|i_regfile|x21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(11));

-- Location: LCCOMB_X21_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~288_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~287_combout\ & (((\icpu|i_datapath|i_regfile|x29\(11))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~287_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~287_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(11),
	datad => \icpu|i_datapath|i_regfile|x21\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~288_combout\);

-- Location: FF_X12_Y23_N9
\icpu|i_datapath|i_regfile|x24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(11));

-- Location: FF_X12_Y23_N27
\icpu|i_datapath|i_regfile|x16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(11));

-- Location: LCCOMB_X12_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~291_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(11))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x24\(11),
	datac => \icpu|i_datapath|i_regfile|x16\(11),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~291_combout\);

-- Location: FF_X21_Y23_N7
\icpu|i_datapath|i_regfile|x28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(11));

-- Location: FF_X21_Y23_N21
\icpu|i_datapath|i_regfile|x20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(11));

-- Location: LCCOMB_X21_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~292_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~291_combout\ & (((\icpu|i_datapath|i_regfile|x28\(11))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~291_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~291_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(11),
	datad => \icpu|i_datapath|i_regfile|x20\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~292_combout\);

-- Location: FF_X24_Y24_N11
\icpu|i_datapath|i_regfile|x18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(11));

-- Location: FF_X24_Y24_N17
\icpu|i_datapath|i_regfile|x22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(11));

-- Location: LCCOMB_X24_Y24_N10
\icpu|i_datapath|ID_EX_rs2_data~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~289_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(11))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x18\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x18\(11),
	datad => \icpu|i_datapath|i_regfile|x22\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~289_combout\);

-- Location: FF_X23_Y24_N19
\icpu|i_datapath|i_regfile|x30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(11));

-- Location: FF_X23_Y24_N25
\icpu|i_datapath|i_regfile|x26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(11));

-- Location: LCCOMB_X23_Y24_N18
\icpu|i_datapath|ID_EX_rs2_data~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~290_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~289_combout\ & (\icpu|i_datapath|i_regfile|x30\(11))) # (!\icpu|i_datapath|ID_EX_rs2_data~289_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(11)))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~289_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(11),
	datad => \icpu|i_datapath|i_regfile|x26\(11),
	combout => \icpu|i_datapath|ID_EX_rs2_data~290_combout\);

-- Location: LCCOMB_X26_Y18_N0
\icpu|i_datapath|ID_EX_rs2_data~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~293_combout\ = (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~290_combout\))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|ID_EX_rs2_data~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~292_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~290_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~293_combout\);

-- Location: LCCOMB_X26_Y18_N10
\icpu|i_datapath|ID_EX_rs2_data~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~296_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~293_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~295_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~293_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~288_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~295_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~288_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~293_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~296_combout\);

-- Location: FF_X27_Y22_N13
\icpu|i_datapath|i_regfile|x2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(11));

-- Location: FF_X27_Y24_N25
\icpu|i_datapath|i_regfile|x1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(11));

-- Location: FF_X28_Y23_N1
\icpu|i_datapath|i_regfile|x6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(11));

-- Location: FF_X28_Y23_N27
\icpu|i_datapath|i_regfile|x4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(11));

-- Location: LCCOMB_X28_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~297_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x6\(11))) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(11),
	datac => \icpu|i_datapath|i_regfile|x4\(11),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~297_combout\);

-- Location: FF_X28_Y19_N29
\icpu|i_datapath|i_regfile|x5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(11));

-- Location: FF_X28_Y19_N31
\icpu|i_datapath|i_regfile|x7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(11));

-- Location: LCCOMB_X28_Y19_N30
\icpu|i_datapath|ID_EX_rs2_data~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~298_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~297_combout\ & (((\icpu|i_datapath|i_regfile|x7\(11)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~297_combout\ & (\icpu|i_datapath|i_regfile|x5\(11) & 
-- ((\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~297_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(11),
	datac => \icpu|i_datapath|i_regfile|x7\(11),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~298_combout\);

-- Location: LCCOMB_X27_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~299_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~298_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|i_regfile|x1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(11),
	datad => \icpu|i_datapath|ID_EX_rs2_data~298_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~299_combout\);

-- Location: FF_X27_Y22_N23
\icpu|i_datapath|i_regfile|x3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~39_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(11));

-- Location: LCCOMB_X27_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~300_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~299_combout\ & (((\icpu|i_datapath|i_regfile|x3\(11)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~299_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(11) & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(11),
	datab => \icpu|i_datapath|ID_EX_rs2_data~299_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(11),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~300_combout\);

-- Location: LCCOMB_X26_Y18_N12
\icpu|i_datapath|ID_EX_rs2_data~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~301_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~296_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & \icpu|i_datapath|ID_EX_rs2_data~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~296_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~300_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~301_combout\);

-- Location: LCCOMB_X26_Y18_N22
\icpu|i_datapath|ID_EX_rs2_data~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~304_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~301_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~303_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~301_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~286_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~286_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~303_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~301_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~304_combout\);

-- Location: LCCOMB_X15_Y15_N12
\icpu|i_datapath|ID_EX_rs2_data~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~305_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~304_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(11),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~304_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~305_combout\);

-- Location: LCCOMB_X15_Y15_N22
\icpu|i_datapath|ID_EX_rs2_data~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~306_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~305_combout\ & (\icpu|i_datapath|Add3~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~305_combout\ & 
-- ((\read_data[11]~73_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \read_data[11]~73_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~305_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~306_combout\);

-- Location: LCCOMB_X15_Y15_N20
\icpu|i_datapath|ID_EX_rs2_data~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~307_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~306_combout\,
	datab => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~307_combout\);

-- Location: FF_X15_Y15_N21
\icpu|i_datapath|ID_EX_rs2_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(11));

-- Location: LCCOMB_X15_Y15_N8
\icpu|i_datapath|EX_MEM_rs2_data[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[11]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(11),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[11]~feeder_combout\);

-- Location: FF_X15_Y15_N9
\icpu|i_datapath|EX_MEM_rs2_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(11));

-- Location: LCCOMB_X19_Y25_N26
\iTimer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~1_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(10)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(10),
	combout => \iTimer|CompareR~1_combout\);

-- Location: FF_X19_Y25_N27
\iTimer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~1_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(10));

-- Location: LCCOMB_X19_Y25_N28
\read_data[10]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[10]~64_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(10))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(10) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|CounterR\(10),
	datac => \iTimer|CompareR\(10),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[10]~64_combout\);

-- Location: LCCOMB_X20_Y21_N18
\read_data[10]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[10]~65_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[10]~64_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(10),
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[10]~64_combout\,
	combout => \read_data[10]~65_combout\);

-- Location: FF_X20_Y21_N19
\icpu|i_datapath|MEM_WB_MemRdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[10]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(10));

-- Location: FF_X20_Y21_N23
\icpu|i_datapath|MEM_WB_aluout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(10));

-- Location: LCCOMB_X20_Y21_N22
\icpu|i_datapath|Add3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~24_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(10))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(10),
	datac => \icpu|i_datapath|MEM_WB_aluout\(10),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~24_combout\);

-- Location: LCCOMB_X20_Y21_N20
\icpu|i_datapath|Add3~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~31_combout\ = (\icpu|i_datapath|Add3~24_combout\) # ((\icpu|i_datapath|Add3~29_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~29_combout\,
	datac => \icpu|i_datapath|Add3~24_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~31_combout\);

-- Location: LCCOMB_X20_Y21_N4
\icpu|i_datapath|ID_EX_rs1_data~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~224_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[10]~65_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(10),
	datad => \read_data[10]~65_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~224_combout\);

-- Location: LCCOMB_X16_Y18_N22
\icpu|i_datapath|ID_EX_rs1_data~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~221_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x13\(10)) # (\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(10) & ((!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x12\(10),
	datac => \icpu|i_datapath|i_regfile|x13\(10),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~221_combout\);

-- Location: LCCOMB_X20_Y21_N30
\icpu|i_datapath|ID_EX_rs1_data~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~222_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~221_combout\ & (((\icpu|i_datapath|i_regfile|x15\(10)) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~221_combout\ & (\icpu|i_datapath|i_regfile|x14\(10) 
-- & (\icpu|i_datapath|rs1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(10),
	datab => \icpu|i_datapath|ID_EX_rs1_data~221_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|i_regfile|x15\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~222_combout\);

-- Location: LCCOMB_X26_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~214_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(10)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x8\(10),
	datac => \icpu|i_datapath|i_regfile|x10\(10),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~214_combout\);

-- Location: LCCOMB_X24_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~215_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~214_combout\ & ((\icpu|i_datapath|i_regfile|x11\(10)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~214_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(10) & \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(10),
	datab => \icpu|i_datapath|ID_EX_rs1_data~214_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(10),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~215_combout\);

-- Location: LCCOMB_X29_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~218_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(10))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x1\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(10),
	datad => \icpu|i_datapath|i_regfile|x1\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~218_combout\);

-- Location: LCCOMB_X28_Y19_N20
\icpu|i_datapath|ID_EX_rs1_data~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~216_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(10))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(10),
	datad => \icpu|i_datapath|i_regfile|x4\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~216_combout\);

-- Location: LCCOMB_X28_Y19_N6
\icpu|i_datapath|ID_EX_rs1_data~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~217_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~216_combout\ & (\icpu|i_datapath|i_regfile|x7\(10))) # (!\icpu|i_datapath|ID_EX_rs1_data~216_combout\ & ((\icpu|i_datapath|i_regfile|x6\(10)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~216_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(10),
	datad => \icpu|i_datapath|i_regfile|x6\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~217_combout\);

-- Location: LCCOMB_X29_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~219_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~218_combout\ & ((\icpu|i_datapath|i_regfile|x3\(10)) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~218_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~217_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~218_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(10),
	datac => \icpu|i_datapath|ID_EX_rs1_data~217_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~219_combout\);

-- Location: LCCOMB_X20_Y21_N26
\icpu|i_datapath|ID_EX_rs1_data~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~220_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~215_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~215_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~219_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~220_combout\);

-- Location: LCCOMB_X24_Y24_N12
\icpu|i_datapath|ID_EX_rs1_data~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~204_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(10))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(10),
	datad => \icpu|i_datapath|i_regfile|x18\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~204_combout\);

-- Location: LCCOMB_X23_Y24_N6
\icpu|i_datapath|ID_EX_rs1_data~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~205_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~204_combout\ & (((\icpu|i_datapath|i_regfile|x30\(10)) # (!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~204_combout\ & (\icpu|i_datapath|i_regfile|x26\(10) 
-- & ((\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(10),
	datab => \icpu|i_datapath|ID_EX_rs1_data~204_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(10),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~205_combout\);

-- Location: LCCOMB_X20_Y23_N8
\icpu|i_datapath|ID_EX_rs1_data~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~208_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(10)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(10),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(10),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~208_combout\);

-- Location: LCCOMB_X21_Y23_N16
\icpu|i_datapath|ID_EX_rs1_data~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~209_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~208_combout\ & ((\icpu|i_datapath|i_regfile|x28\(10)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~208_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(10) & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(10),
	datab => \icpu|i_datapath|ID_EX_rs1_data~208_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(10),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~209_combout\);

-- Location: LCCOMB_X20_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~206_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(10)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(10),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(10),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~206_combout\);

-- Location: LCCOMB_X21_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~207_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~206_combout\ & (\icpu|i_datapath|i_regfile|x29\(10))) # (!\icpu|i_datapath|ID_EX_rs1_data~206_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(10)))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(10),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(10),
	datad => \icpu|i_datapath|ID_EX_rs1_data~206_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~207_combout\);

-- Location: LCCOMB_X23_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~210_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~207_combout\))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|ID_EX_rs1_data~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~209_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~207_combout\,
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~210_combout\);

-- Location: LCCOMB_X17_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~211_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(10))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(10),
	datad => \icpu|i_datapath|i_regfile|x19\(10),
	combout => \icpu|i_datapath|ID_EX_rs1_data~211_combout\);

-- Location: LCCOMB_X19_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~212_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~211_combout\ & ((\icpu|i_datapath|i_regfile|x31\(10)))) # (!\icpu|i_datapath|ID_EX_rs1_data~211_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(10))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(10),
	datac => \icpu|i_datapath|i_regfile|x31\(10),
	datad => \icpu|i_datapath|ID_EX_rs1_data~211_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~212_combout\);

-- Location: LCCOMB_X20_Y21_N0
\icpu|i_datapath|ID_EX_rs1_data~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~213_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~210_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~212_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~210_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~205_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~205_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~210_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~212_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~213_combout\);

-- Location: LCCOMB_X20_Y21_N24
\icpu|i_datapath|ID_EX_rs1_data~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~223_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~220_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~222_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~220_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~213_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~222_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~220_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~213_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~223_combout\);

-- Location: LCCOMB_X20_Y21_N16
\icpu|i_datapath|ID_EX_rs1_data~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~225_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~224_combout\ & (\icpu|i_datapath|Add3~31_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~224_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~223_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|Add3~31_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~224_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~223_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~225_combout\);

-- Location: FF_X16_Y17_N27
\icpu|i_datapath|ID_EX_rs1_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[10]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~225_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(10));

-- Location: LCCOMB_X15_Y12_N16
\icpu|i_datapath|i_alu|ShiftLeft0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(9))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(9),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(10),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X19_Y25_N12
\iTimer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~4_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(12)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(12),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~4_combout\);

-- Location: FF_X19_Y25_N13
\iTimer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~4_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(12));

-- Location: LCCOMB_X19_Y25_N14
\read_data[12]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[12]~76_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(12))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(12) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(12),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CompareR\(12),
	combout => \read_data[12]~76_combout\);

-- Location: LCCOMB_X16_Y13_N10
\icpu|i_datapath|ID_EX_rs2_data[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[13]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[13]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N8
\icpu|i_datapath|ID_EX_rs2_data[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[28]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[28]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N28
\icpu|i_datapath|IF_ID_pc~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~15_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(28),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~15_combout\);

-- Location: FF_X21_Y15_N29
\icpu|i_datapath|IF_ID_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~15_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(28));

-- Location: FF_X20_Y15_N25
\icpu|i_datapath|ID_EX_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(28),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(28));

-- Location: LCCOMB_X19_Y18_N20
\icpu|i_datapath|EX_MEM_pc[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[28]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(28),
	combout => \icpu|i_datapath|EX_MEM_pc[28]~feeder_combout\);

-- Location: FF_X19_Y18_N21
\icpu|i_datapath|EX_MEM_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(28));

-- Location: FF_X20_Y18_N23
\icpu|i_datapath|MEM_WB_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(28));

-- Location: FF_X19_Y13_N3
\icpu|i_datapath|ID_EX_imm_j[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs1\(3),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(18));

-- Location: FF_X19_Y13_N15
\icpu|i_datapath|ID_EX_imm_j[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs1\(2),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(17));

-- Location: FF_X21_Y12_N27
\icpu|i_datapath|ID_EX_imm_j[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs1\(1),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(16));

-- Location: LCCOMB_X20_Y17_N22
\icpu|i_datapath|IF_ID_pc~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~27_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(16),
	combout => \icpu|i_datapath|IF_ID_pc~27_combout\);

-- Location: FF_X20_Y17_N23
\icpu|i_datapath|IF_ID_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~27_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(16));

-- Location: FF_X20_Y15_N1
\icpu|i_datapath|ID_EX_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(16),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(16));

-- Location: FF_X16_Y15_N25
\icpu|i_datapath|ID_EX_imm_j[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs1\(0),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(15));

-- Location: FF_X17_Y16_N15
\icpu|i_datapath|ID_EX_imm_j[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(14),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(14));

-- Location: LCCOMB_X14_Y18_N2
\icpu|i_datapath|IF_ID_pc~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~11_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \icpu|i_datapath|pc\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|pc\(12),
	combout => \icpu|i_datapath|IF_ID_pc~11_combout\);

-- Location: FF_X14_Y18_N3
\icpu|i_datapath|IF_ID_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~11_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(12));

-- Location: LCCOMB_X14_Y18_N12
\icpu|i_datapath|ID_EX_pc[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[12]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(12),
	combout => \icpu|i_datapath|ID_EX_pc[12]~feeder_combout\);

-- Location: FF_X14_Y18_N13
\icpu|i_datapath|ID_EX_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[12]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(12));

-- Location: LCCOMB_X17_Y15_N4
\icpu|i_datapath|EX_MEM_rs2_data[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[5]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(5),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[5]~feeder_combout\);

-- Location: FF_X17_Y15_N5
\icpu|i_datapath|EX_MEM_rs2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(5));

-- Location: LCCOMB_X22_Y13_N20
\icpu|i_datapath|EX_MEM_rs2_data[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[7]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(7),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[7]~feeder_combout\);

-- Location: FF_X22_Y13_N21
\icpu|i_datapath|EX_MEM_rs2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(7));

-- Location: M9K_X13_Y17_N0
\iMem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060002087208680728680720868072086807208680720868072086807208680720868072086828A2020600082A8808220207E80288EA028872F02F08807282802200070",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N2
\icpu|i_datapath|IF_ID_inst~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~29_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(7) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(7),
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_inst~29_combout\);

-- Location: FF_X20_Y17_N3
\icpu|i_datapath|IF_ID_inst[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~29_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(7));

-- Location: FF_X19_Y16_N23
\icpu|i_datapath|ID_EX_imm_b[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(7),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_b\(11));

-- Location: LCCOMB_X19_Y11_N10
\icpu|i_datapath|i_alu|ShiftLeft0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\);

-- Location: FF_X23_Y12_N19
\icpu|i_datapath|ID_EX_imm_j[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs2\(2),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(2));

-- Location: FF_X19_Y16_N5
\icpu|i_datapath|ID_EX_imm_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(9),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_b\(2));

-- Location: LCCOMB_X23_Y12_N18
\icpu|i_datapath|alusrc2[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~0_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_memwrite~q\ & ((\icpu|i_datapath|ID_EX_imm_b\(2)))) # (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|ID_EX_imm_j\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_memwrite~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(2),
	datad => \icpu|i_datapath|ID_EX_imm_b\(2),
	combout => \icpu|i_datapath|alusrc2[2]~0_combout\);

-- Location: LCCOMB_X23_Y12_N12
\icpu|i_datapath|alusrc2[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[2]~1_combout\ = (\icpu|i_datapath|alusrc2[2]~0_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(2) & !\icpu|i_datapath|ID_EX_alusrc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data\(2),
	datac => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|alusrc2[2]~0_combout\,
	combout => \icpu|i_datapath|alusrc2[2]~1_combout\);

-- Location: LCCOMB_X19_Y11_N24
\icpu|i_datapath|i_alu|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~4_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (((!\icpu|i_datapath|alusrc2[1]~3_combout\) # (!\icpu|i_datapath|alusrc2[3]~9_combout\)) # (!\icpu|i_datapath|alusrc2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~4_combout\);

-- Location: LCCOMB_X17_Y15_N24
\icpu|i_datapath|ID_EX_rs1_data[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[5]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[5]~feeder_combout\);

-- Location: FF_X21_Y19_N31
\icpu|i_datapath|MEM_WB_aluout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(5));

-- Location: LCCOMB_X11_Y22_N20
\iGPIO|HEX3_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~8_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(5)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(5),
	combout => \iGPIO|HEX3_R~8_combout\);

-- Location: FF_X11_Y22_N21
\iTimer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~8_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(5));

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X7_Y22_N20
\iGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~36_combout\ = (\reset_ff~q\ & \SW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~36_combout\);

-- Location: FF_X7_Y22_N21
\iGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X7_Y22_N10
\iGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~35_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & !\iGPIO|sw5|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S0~q\,
	combout => \iGPIO|sw5|c_state~35_combout\);

-- Location: FF_X7_Y22_N11
\iGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X7_Y22_N0
\iGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~34_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S1~q\,
	combout => \iGPIO|sw5|c_state~34_combout\);

-- Location: FF_X7_Y22_N1
\iGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X7_Y22_N6
\iGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~33_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S2~q\,
	combout => \iGPIO|sw5|c_state~33_combout\);

-- Location: FF_X7_Y22_N7
\iGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X7_Y22_N4
\iGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~32_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S3~q\,
	combout => \iGPIO|sw5|c_state~32_combout\);

-- Location: FF_X7_Y22_N5
\iGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X7_Y22_N26
\iGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~31_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw5|c_state.S4~q\,
	combout => \iGPIO|sw5|c_state~31_combout\);

-- Location: FF_X7_Y22_N27
\iGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X7_Y22_N8
\iGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~30_combout\ = (\iGPIO|sw5|c_state.S5~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S5~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~30_combout\);

-- Location: FF_X7_Y22_N9
\iGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X7_Y22_N22
\iGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~29_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \iGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw5|c_state.S6~q\,
	combout => \iGPIO|sw5|c_state~29_combout\);

-- Location: FF_X7_Y22_N23
\iGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X7_Y22_N28
\iGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~28_combout\ = (\iGPIO|sw5|c_state.S7~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~28_combout\);

-- Location: FF_X7_Y22_N29
\iGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X7_Y22_N18
\iGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~27_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S8~q\,
	combout => \iGPIO|sw5|c_state~27_combout\);

-- Location: FF_X7_Y22_N19
\iGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X7_Y22_N16
\iGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~26_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S9~q\,
	combout => \iGPIO|sw5|c_state~26_combout\);

-- Location: FF_X7_Y22_N17
\iGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X7_Y22_N30
\iGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~25_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S10~q\,
	combout => \iGPIO|sw5|c_state~25_combout\);

-- Location: FF_X7_Y22_N31
\iGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X7_Y22_N12
\iGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~24_combout\ = (\iGPIO|sw5|c_state.S11~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \iGPIO|sw5|c_state~24_combout\);

-- Location: FF_X7_Y22_N13
\iGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X7_Y22_N2
\iGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~23_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S12~q\,
	combout => \iGPIO|sw5|c_state~23_combout\);

-- Location: FF_X7_Y22_N3
\iGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X7_Y22_N24
\iGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw5|c_state~22_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \iGPIO|sw5|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \iGPIO|sw5|c_state.S13~q\,
	combout => \iGPIO|sw5|c_state~22_combout\);

-- Location: FF_X7_Y22_N25
\iGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N22
\iGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~5_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw5|c_state.S14~q\) # (\iGPIO|SW_StatusR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw5|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(5),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~5_combout\);

-- Location: FF_X11_Y21_N23
\iGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(5));

-- Location: LCCOMB_X12_Y21_N22
\read_data[5]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~54_combout\ = (\iGPIO|Equal1~0_combout\ & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|SW_StatusR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|SW_StatusR\(5),
	combout => \read_data[5]~54_combout\);

-- Location: LCCOMB_X12_Y21_N16
\read_data[5]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~55_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(5))) # (!\read_data[9]~125_combout\ & 
-- ((\read_data[5]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(5),
	datab => \iDecoder|Equal1~6_combout\,
	datac => \read_data[5]~54_combout\,
	datad => \read_data[9]~125_combout\,
	combout => \read_data[5]~55_combout\);

-- Location: LCCOMB_X16_Y21_N4
\read_data[5]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~56_combout\ = (\read_data[9]~116_combout\ & ((\read_data[5]~55_combout\ & (\iTimer|CompareR\(5))) # (!\read_data[5]~55_combout\ & ((\iTimer|CounterR\(5)))))) # (!\read_data[9]~116_combout\ & (((\read_data[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(5),
	datab => \iTimer|CounterR\(5),
	datac => \read_data[9]~116_combout\,
	datad => \read_data[5]~55_combout\,
	combout => \read_data[5]~56_combout\);

-- Location: LCCOMB_X16_Y21_N14
\read_data[5]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~119_combout\ = (\read_data[5]~56_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(13),
	datac => \iDecoder|Equal1~5_combout\,
	datad => \read_data[5]~56_combout\,
	combout => \read_data[5]~119_combout\);

-- Location: FF_X16_Y21_N15
\icpu|i_datapath|MEM_WB_MemRdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[5]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(5));

-- Location: LCCOMB_X21_Y19_N30
\icpu|i_datapath|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~12_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(5)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(5),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(5),
	combout => \icpu|i_datapath|Add3~12_combout\);

-- Location: LCCOMB_X21_Y19_N20
\icpu|i_datapath|Add3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~15_combout\ = (\icpu|i_datapath|Add3~12_combout\) # ((\icpu|i_datapath|Add3~13_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~13_combout\,
	datac => \icpu|i_datapath|Add3~12_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~15_combout\);

-- Location: FF_X17_Y21_N23
\icpu|i_datapath|i_regfile|x12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(5));

-- Location: FF_X17_Y21_N21
\icpu|i_datapath|i_regfile|x14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(5));

-- Location: LCCOMB_X17_Y21_N20
\icpu|i_datapath|ID_EX_rs1_data~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~155_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x14\(5)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(5),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(5),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~155_combout\);

-- Location: FF_X21_Y19_N21
\icpu|i_datapath|i_regfile|x15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~15_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(5));

-- Location: FF_X22_Y19_N9
\icpu|i_datapath|i_regfile|x13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(5));

-- Location: LCCOMB_X23_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~156_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~155_combout\ & (((\icpu|i_datapath|i_regfile|x15\(5))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~155_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x13\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~155_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x15\(5),
	datad => \icpu|i_datapath|i_regfile|x13\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~156_combout\);

-- Location: FF_X15_Y22_N7
\icpu|i_datapath|i_regfile|x29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(5));

-- Location: FF_X14_Y22_N7
\icpu|i_datapath|i_regfile|x17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(5));

-- Location: FF_X14_Y22_N5
\icpu|i_datapath|i_regfile|x25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(5));

-- Location: LCCOMB_X14_Y22_N4
\icpu|i_datapath|ID_EX_rs1_data~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~140_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(5)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(5) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(5),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(5),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~140_combout\);

-- Location: FF_X15_Y22_N29
\icpu|i_datapath|i_regfile|x21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(5));

-- Location: LCCOMB_X15_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~141_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~140_combout\ & ((\icpu|i_datapath|i_regfile|x29\(5)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~140_combout\ & (((\icpu|i_datapath|i_regfile|x21\(5) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(5),
	datab => \icpu|i_datapath|ID_EX_rs1_data~140_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(5),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~141_combout\);

-- Location: FF_X16_Y22_N23
\icpu|i_datapath|i_regfile|x31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(5));

-- Location: FF_X17_Y22_N13
\icpu|i_datapath|i_regfile|x23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(5));

-- Location: FF_X17_Y22_N7
\icpu|i_datapath|i_regfile|x19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(5));

-- Location: LCCOMB_X17_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~147_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(5))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(5),
	datad => \icpu|i_datapath|i_regfile|x19\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~147_combout\);

-- Location: FF_X16_Y22_N21
\icpu|i_datapath|i_regfile|x27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(5));

-- Location: LCCOMB_X16_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~148_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~147_combout\ & ((\icpu|i_datapath|i_regfile|x31\(5)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~147_combout\ & (((\icpu|i_datapath|i_regfile|x27\(5) 
-- & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(5),
	datab => \icpu|i_datapath|ID_EX_rs1_data~147_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(5),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~148_combout\);

-- Location: FF_X15_Y20_N17
\icpu|i_datapath|i_regfile|x30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(5));

-- Location: FF_X15_Y20_N23
\icpu|i_datapath|i_regfile|x26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(5));

-- Location: FF_X16_Y24_N13
\icpu|i_datapath|i_regfile|x22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(5));

-- Location: FF_X16_Y24_N7
\icpu|i_datapath|i_regfile|x18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(5));

-- Location: LCCOMB_X16_Y24_N12
\icpu|i_datapath|ID_EX_rs1_data~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~142_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(5))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(5),
	datad => \icpu|i_datapath|i_regfile|x18\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~142_combout\);

-- Location: LCCOMB_X15_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~143_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~142_combout\ & (\icpu|i_datapath|i_regfile|x30\(5))) # (!\icpu|i_datapath|ID_EX_rs1_data~142_combout\ & ((\icpu|i_datapath|i_regfile|x26\(5)))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(5),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(5),
	datad => \icpu|i_datapath|ID_EX_rs1_data~142_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~143_combout\);

-- Location: FF_X21_Y23_N31
\icpu|i_datapath|i_regfile|x28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(5));

-- Location: FF_X20_Y23_N29
\icpu|i_datapath|i_regfile|x24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(5));

-- Location: FF_X20_Y23_N23
\icpu|i_datapath|i_regfile|x16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(5));

-- Location: LCCOMB_X20_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~144_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(5))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(5),
	datad => \icpu|i_datapath|i_regfile|x16\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~144_combout\);

-- Location: FF_X21_Y23_N13
\icpu|i_datapath|i_regfile|x20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(5));

-- Location: LCCOMB_X21_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~145_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~144_combout\ & ((\icpu|i_datapath|i_regfile|x28\(5)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~144_combout\ & (((\icpu|i_datapath|i_regfile|x20\(5) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(5),
	datab => \icpu|i_datapath|ID_EX_rs1_data~144_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(5),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~145_combout\);

-- Location: LCCOMB_X23_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~146_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~143_combout\) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((!\icpu|i_datapath|rs1\(0) & 
-- \icpu|i_datapath|ID_EX_rs1_data~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~143_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~145_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~146_combout\);

-- Location: LCCOMB_X23_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~149_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~146_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~148_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~146_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~141_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~141_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~148_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~146_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~149_combout\);

-- Location: FF_X27_Y22_N21
\icpu|i_datapath|i_regfile|x3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(5));

-- Location: FF_X27_Y22_N1
\icpu|i_datapath|i_regfile|x2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(5));

-- Location: FF_X23_Y22_N27
\icpu|i_datapath|i_regfile|x4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(5));

-- Location: FF_X23_Y22_N17
\icpu|i_datapath|i_regfile|x6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(5));

-- Location: LCCOMB_X23_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~150_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(5)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(5),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(5),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~150_combout\);

-- Location: FF_X27_Y23_N17
\icpu|i_datapath|i_regfile|x5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(5));

-- Location: FF_X27_Y23_N3
\icpu|i_datapath|i_regfile|x7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(5));

-- Location: LCCOMB_X27_Y23_N16
\icpu|i_datapath|ID_EX_rs1_data~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~151_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~150_combout\ & ((\icpu|i_datapath|i_regfile|x7\(5)))) # (!\icpu|i_datapath|ID_EX_rs1_data~150_combout\ & (\icpu|i_datapath|i_regfile|x5\(5))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~150_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(5),
	datad => \icpu|i_datapath|i_regfile|x7\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~151_combout\);

-- Location: FF_X27_Y24_N13
\icpu|i_datapath|i_regfile|x1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(5));

-- Location: LCCOMB_X27_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~152_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~151_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & \icpu|i_datapath|i_regfile|x1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~151_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~152_combout\);

-- Location: LCCOMB_X27_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~153_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~152_combout\ & (\icpu|i_datapath|i_regfile|x3\(5))) # (!\icpu|i_datapath|ID_EX_rs1_data~152_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(5)))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(5),
	datac => \icpu|i_datapath|i_regfile|x2\(5),
	datad => \icpu|i_datapath|ID_EX_rs1_data~152_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~153_combout\);

-- Location: LCCOMB_X23_Y22_N4
\icpu|i_datapath|ID_EX_rs1_data~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~154_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~149_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~153_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~149_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~153_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~154_combout\);

-- Location: FF_X27_Y17_N29
\icpu|i_datapath|i_regfile|x9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(5));

-- Location: FF_X27_Y17_N15
\icpu|i_datapath|i_regfile|x8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(5));

-- Location: LCCOMB_X27_Y17_N28
\icpu|i_datapath|ID_EX_rs1_data~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~138_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(5))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(5),
	datad => \icpu|i_datapath|i_regfile|x8\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~138_combout\);

-- Location: FF_X26_Y17_N15
\icpu|i_datapath|i_regfile|x11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(5));

-- Location: FF_X26_Y17_N13
\icpu|i_datapath|i_regfile|x10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~15_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(5));

-- Location: LCCOMB_X26_Y17_N14
\icpu|i_datapath|ID_EX_rs1_data~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~139_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~138_combout\ & (\icpu|i_datapath|i_regfile|x11\(5))) # (!\icpu|i_datapath|ID_EX_rs1_data~138_combout\ & ((\icpu|i_datapath|i_regfile|x10\(5)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~138_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(5),
	datad => \icpu|i_datapath|i_regfile|x10\(5),
	combout => \icpu|i_datapath|ID_EX_rs1_data~139_combout\);

-- Location: LCCOMB_X17_Y15_N18
\icpu|i_datapath|ID_EX_rs1_data~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~157_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~154_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~156_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~154_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~139_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~156_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~154_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~139_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~157_combout\);

-- Location: LCCOMB_X17_Y15_N12
\icpu|i_datapath|ID_EX_rs1_data~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~158_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~157_combout\) # (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(5) & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(5),
	datab => \icpu|i_datapath|ID_EX_rs1_data~157_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~158_combout\);

-- Location: LCCOMB_X17_Y15_N30
\icpu|i_datapath|ID_EX_rs1_data~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~159_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~158_combout\ & (((\icpu|i_datapath|Add3~15_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~158_combout\ & 
-- (\read_data[5]~119_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~158_combout\,
	datab => \read_data[5]~119_combout\,
	datac => \icpu|i_datapath|Add3~15_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~159_combout\);

-- Location: FF_X17_Y15_N25
\icpu|i_datapath|ID_EX_rs1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[5]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~159_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(5));

-- Location: LCCOMB_X17_Y12_N26
\icpu|i_datapath|i_alu|ShiftLeft0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(4)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(5),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X19_Y11_N2
\icpu|i_datapath|i_alu|ShiftLeft0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X19_Y11_N20
\icpu|i_datapath|i_alu|ShiftLeft0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X19_Y11_N28
\icpu|i_datapath|i_alu|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~5_combout\ = (\icpu|i_datapath|i_alu|Mux18~4_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~52_combout\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~52_combout\,
	datab => \icpu|i_datapath|i_alu|Mux18~4_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~5_combout\);

-- Location: LCCOMB_X17_Y13_N0
\icpu|i_datapath|i_alu|ShiftLeft0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~9_combout\) # (\icpu|i_datapath|alusrc2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[2]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X20_Y13_N4
\icpu|i_datapath|i_alu|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (((\icpu|i_datapath|i_alu|Mux16~4_combout\) # (\icpu|i_datapath|alusrc2[4]~6_combout\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~4_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y13_N14
\icpu|i_datapath|i_alu|ShiftLeft0~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~121_combout\ = (!\icpu|i_datapath|alusrc2[3]~9_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|i_alu|Mux29~5_combout\ & !\icpu|i_datapath|alusrc2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datad => \icpu|i_datapath|alusrc2[2]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X20_Y26_N30
\iTimer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[15]~62_combout\ = (\iTimer|CounterR\(15) & (!\iTimer|CounterR[14]~61\)) # (!\iTimer|CounterR\(15) & ((\iTimer|CounterR[14]~61\) # (GND)))
-- \iTimer|CounterR[15]~63\ = CARRY((!\iTimer|CounterR[14]~61\) # (!\iTimer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datad => VCC,
	cin => \iTimer|CounterR[14]~61\,
	combout => \iTimer|CounterR[15]~62_combout\,
	cout => \iTimer|CounterR[15]~63\);

-- Location: FF_X20_Y26_N31
\iTimer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[15]~62_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(15));

-- Location: LCCOMB_X20_Y25_N0
\iTimer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[16]~64_combout\ = (\iTimer|CounterR\(16) & (\iTimer|CounterR[15]~63\ $ (GND))) # (!\iTimer|CounterR\(16) & (!\iTimer|CounterR[15]~63\ & VCC))
-- \iTimer|CounterR[16]~65\ = CARRY((\iTimer|CounterR\(16) & !\iTimer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(16),
	datad => VCC,
	cin => \iTimer|CounterR[15]~63\,
	combout => \iTimer|CounterR[16]~64_combout\,
	cout => \iTimer|CounterR[16]~65\);

-- Location: FF_X20_Y25_N1
\iTimer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[16]~64_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(16));

-- Location: LCCOMB_X20_Y25_N2
\iTimer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[17]~66_combout\ = (\iTimer|CounterR\(17) & (!\iTimer|CounterR[16]~65\)) # (!\iTimer|CounterR\(17) & ((\iTimer|CounterR[16]~65\) # (GND)))
-- \iTimer|CounterR[17]~67\ = CARRY((!\iTimer|CounterR[16]~65\) # (!\iTimer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(17),
	datad => VCC,
	cin => \iTimer|CounterR[16]~65\,
	combout => \iTimer|CounterR[17]~66_combout\,
	cout => \iTimer|CounterR[17]~67\);

-- Location: FF_X20_Y25_N3
\iTimer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[17]~66_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(17));

-- Location: LCCOMB_X20_Y25_N4
\iTimer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[18]~68_combout\ = (\iTimer|CounterR\(18) & (\iTimer|CounterR[17]~67\ $ (GND))) # (!\iTimer|CounterR\(18) & (!\iTimer|CounterR[17]~67\ & VCC))
-- \iTimer|CounterR[18]~69\ = CARRY((\iTimer|CounterR\(18) & !\iTimer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(18),
	datad => VCC,
	cin => \iTimer|CounterR[17]~67\,
	combout => \iTimer|CounterR[18]~68_combout\,
	cout => \iTimer|CounterR[18]~69\);

-- Location: FF_X20_Y25_N5
\iTimer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[18]~68_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(18));

-- Location: FF_X20_Y14_N1
\icpu|i_datapath|EX_MEM_rs2_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(18));

-- Location: LCCOMB_X21_Y25_N30
\iTimer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~16_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(18)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(18),
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~16_combout\);

-- Location: FF_X21_Y25_N31
\iTimer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~16_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(18));

-- Location: LCCOMB_X21_Y25_N0
\read_data[18]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[18]~100_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(18))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(18) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|CounterR\(18),
	datac => \iTimer|CompareR\(18),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[18]~100_combout\);

-- Location: FF_X22_Y23_N15
\icpu|i_datapath|i_regfile|x8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(19));

-- Location: FF_X23_Y23_N31
\icpu|i_datapath|i_regfile|x9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(19));

-- Location: LCCOMB_X23_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~576_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x9\(19)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x8\(19) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x8\(19),
	datac => \icpu|i_datapath|i_regfile|x9\(19),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~576_combout\);

-- Location: FF_X22_Y23_N29
\icpu|i_datapath|i_regfile|x10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(19));

-- Location: FF_X23_Y23_N17
\icpu|i_datapath|i_regfile|x11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(19));

-- Location: LCCOMB_X23_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~577_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~576_combout\ & (((\icpu|i_datapath|i_regfile|x11\(19)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~576_combout\ & (\icpu|i_datapath|i_regfile|x10\(19) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~576_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(19),
	datac => \icpu|i_datapath|i_regfile|x11\(19),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~577_combout\);

-- Location: FF_X23_Y20_N5
\icpu|i_datapath|i_regfile|x13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(19));

-- Location: FF_X22_Y18_N23
\icpu|i_datapath|i_regfile|x15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~101_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(19));

-- Location: FF_X23_Y20_N23
\icpu|i_datapath|i_regfile|x12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(19));

-- Location: FF_X24_Y20_N25
\icpu|i_datapath|i_regfile|x14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(19));

-- Location: LCCOMB_X24_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~593_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x14\(19)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(19) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(19),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(19),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~593_combout\);

-- Location: LCCOMB_X27_Y23_N18
\icpu|i_datapath|ID_EX_rs2_data~594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~594_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~593_combout\ & ((\icpu|i_datapath|i_regfile|x15\(19)))) # (!\icpu|i_datapath|ID_EX_rs2_data~593_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(19))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(19),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x15\(19),
	datad => \icpu|i_datapath|ID_EX_rs2_data~593_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~594_combout\);

-- Location: FF_X15_Y23_N23
\icpu|i_datapath|i_regfile|x19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(19));

-- Location: FF_X15_Y23_N13
\icpu|i_datapath|i_regfile|x23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(19));

-- Location: LCCOMB_X15_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~585_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(19)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(19) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(19),
	datac => \icpu|i_datapath|i_regfile|x23\(19),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~585_combout\);

-- Location: FF_X16_Y23_N17
\icpu|i_datapath|i_regfile|x27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(19));

-- Location: FF_X16_Y23_N19
\icpu|i_datapath|i_regfile|x31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(19));

-- Location: LCCOMB_X16_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~586_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~585_combout\ & (((\icpu|i_datapath|i_regfile|x31\(19))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~585_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x27\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~585_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(19),
	datad => \icpu|i_datapath|i_regfile|x31\(19),
	combout => \icpu|i_datapath|ID_EX_rs2_data~586_combout\);

-- Location: FF_X12_Y20_N11
\icpu|i_datapath|i_regfile|x29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(19));

-- Location: FF_X12_Y22_N1
\icpu|i_datapath|i_regfile|x25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(19));

-- Location: FF_X12_Y22_N3
\icpu|i_datapath|i_regfile|x17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(19));

-- Location: LCCOMB_X12_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~578_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(19))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x17\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(19),
	datad => \icpu|i_datapath|i_regfile|x17\(19),
	combout => \icpu|i_datapath|ID_EX_rs2_data~578_combout\);

-- Location: FF_X12_Y20_N17
\icpu|i_datapath|i_regfile|x21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(19));

-- Location: LCCOMB_X12_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~579_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~578_combout\ & ((\icpu|i_datapath|i_regfile|x29\(19)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~578_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(19) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(19),
	datab => \icpu|i_datapath|ID_EX_rs2_data~578_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(19),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~579_combout\);

-- Location: FF_X19_Y19_N31
\icpu|i_datapath|i_regfile|x30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(19));

-- Location: FF_X12_Y19_N1
\icpu|i_datapath|i_regfile|x22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(19));

-- Location: FF_X12_Y19_N19
\icpu|i_datapath|i_regfile|x18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(19));

-- Location: LCCOMB_X12_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~580_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x22\(19))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(19),
	datad => \icpu|i_datapath|i_regfile|x18\(19),
	combout => \icpu|i_datapath|ID_EX_rs2_data~580_combout\);

-- Location: FF_X19_Y19_N29
\icpu|i_datapath|i_regfile|x26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(19));

-- Location: LCCOMB_X19_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~581_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~580_combout\ & ((\icpu|i_datapath|i_regfile|x30\(19)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~580_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(19) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(19),
	datab => \icpu|i_datapath|ID_EX_rs2_data~580_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(19),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~581_combout\);

-- Location: FF_X14_Y24_N31
\icpu|i_datapath|i_regfile|x16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(19));

-- Location: FF_X14_Y24_N5
\icpu|i_datapath|i_regfile|x24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(19));

-- Location: LCCOMB_X14_Y24_N4
\icpu|i_datapath|ID_EX_rs2_data~582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~582_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(19)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(19),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(19),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~582_combout\);

-- Location: FF_X17_Y20_N17
\icpu|i_datapath|i_regfile|x28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(19));

-- Location: FF_X17_Y20_N31
\icpu|i_datapath|i_regfile|x20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(19));

-- Location: LCCOMB_X17_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~583_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~582_combout\ & ((\icpu|i_datapath|i_regfile|x28\(19)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~582_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(19) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~582_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(19),
	datac => \icpu|i_datapath|i_regfile|x20\(19),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~583_combout\);

-- Location: LCCOMB_X22_Y20_N28
\icpu|i_datapath|ID_EX_rs2_data~584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~584_combout\ = (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~581_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~583_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~581_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~583_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~584_combout\);

-- Location: LCCOMB_X22_Y20_N14
\icpu|i_datapath|ID_EX_rs2_data~587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~587_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~584_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~586_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~584_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~579_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~586_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~579_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~584_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~587_combout\);

-- Location: FF_X27_Y20_N31
\icpu|i_datapath|i_regfile|x3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(19));

-- Location: FF_X27_Y19_N23
\icpu|i_datapath|i_regfile|x4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(19));

-- Location: FF_X27_Y19_N29
\icpu|i_datapath|i_regfile|x6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(19));

-- Location: LCCOMB_X27_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~588_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(19)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(19),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(19),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~588_combout\);

-- Location: FF_X27_Y23_N15
\icpu|i_datapath|i_regfile|x5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(19));

-- Location: FF_X27_Y23_N1
\icpu|i_datapath|i_regfile|x7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(19));

-- Location: LCCOMB_X27_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~589_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~588_combout\ & (((\icpu|i_datapath|i_regfile|x7\(19))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~588_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x5\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~588_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(19),
	datad => \icpu|i_datapath|i_regfile|x7\(19),
	combout => \icpu|i_datapath|ID_EX_rs2_data~589_combout\);

-- Location: FF_X27_Y24_N15
\icpu|i_datapath|i_regfile|x1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(19));

-- Location: LCCOMB_X27_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~590_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~589_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~589_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(19),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~590_combout\);

-- Location: FF_X27_Y20_N13
\icpu|i_datapath|i_regfile|x2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~101_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(19));

-- Location: LCCOMB_X27_Y20_N12
\icpu|i_datapath|ID_EX_rs2_data~591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~591_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~590_combout\ & ((\icpu|i_datapath|i_regfile|x3\(19)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~590_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(19) & \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(19),
	datab => \icpu|i_datapath|ID_EX_rs2_data~590_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(19),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~591_combout\);

-- Location: LCCOMB_X23_Y16_N30
\icpu|i_datapath|ID_EX_rs2_data~592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~592_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~587_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~591_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~587_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~591_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~592_combout\);

-- Location: LCCOMB_X23_Y16_N8
\icpu|i_datapath|ID_EX_rs2_data~595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~595_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~592_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~594_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~592_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~577_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~577_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~594_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~592_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~595_combout\);

-- Location: M9K_X25_Y20_N0
\iMem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001107040704704074704070470407047040704704070470407047040704704070470407047447F41110117447747444111F70447475447404044077440404011110000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y21_N26
\iTimer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~17_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(17)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(17),
	combout => \iTimer|CompareR~17_combout\);

-- Location: FF_X21_Y21_N27
\iTimer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~17_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(17));

-- Location: LCCOMB_X21_Y21_N12
\read_data[17]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[17]~102_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(17))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(17),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(17),
	datad => \iGPIO|Equal0~2_combout\,
	combout => \read_data[17]~102_combout\);

-- Location: LCCOMB_X21_Y21_N30
\read_data[17]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[17]~103_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[17]~102_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(17),
	datad => \read_data[17]~102_combout\,
	combout => \read_data[17]~103_combout\);

-- Location: FF_X29_Y21_N15
\icpu|i_datapath|i_regfile|x1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(17));

-- Location: FF_X27_Y19_N3
\icpu|i_datapath|i_regfile|x4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(17));

-- Location: FF_X27_Y19_N17
\icpu|i_datapath|i_regfile|x6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(17));

-- Location: LCCOMB_X27_Y19_N2
\icpu|i_datapath|ID_EX_rs1_data~441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~441_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(17)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(17),
	datad => \icpu|i_datapath|i_regfile|x6\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~441_combout\);

-- Location: FF_X27_Y23_N23
\icpu|i_datapath|i_regfile|x7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(17));

-- Location: FF_X27_Y23_N29
\icpu|i_datapath|i_regfile|x5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(17));

-- Location: LCCOMB_X27_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~442_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~441_combout\ & (\icpu|i_datapath|i_regfile|x7\(17))) # (!\icpu|i_datapath|ID_EX_rs1_data~441_combout\ & ((\icpu|i_datapath|i_regfile|x5\(17)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~441_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(17),
	datad => \icpu|i_datapath|i_regfile|x5\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~442_combout\);

-- Location: LCCOMB_X29_Y21_N14
\icpu|i_datapath|ID_EX_rs1_data~443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~443_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~442_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|i_regfile|x1\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(17),
	datad => \icpu|i_datapath|ID_EX_rs1_data~442_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~443_combout\);

-- Location: FF_X27_Y20_N29
\icpu|i_datapath|i_regfile|x3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(17));

-- Location: FF_X27_Y20_N17
\icpu|i_datapath|i_regfile|x2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(17));

-- Location: LCCOMB_X27_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~444_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~443_combout\ & (((\icpu|i_datapath|i_regfile|x3\(17))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~443_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~443_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(17),
	datad => \icpu|i_datapath|i_regfile|x2\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~444_combout\);

-- Location: FF_X12_Y22_N9
\icpu|i_datapath|i_regfile|x25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(17));

-- Location: FF_X12_Y22_N11
\icpu|i_datapath|i_regfile|x17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(17));

-- Location: LCCOMB_X12_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~431_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(17)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(17) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(17),
	datac => \icpu|i_datapath|i_regfile|x17\(17),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~431_combout\);

-- Location: FF_X12_Y20_N25
\icpu|i_datapath|i_regfile|x21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(17));

-- Location: FF_X12_Y20_N27
\icpu|i_datapath|i_regfile|x29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(17));

-- Location: LCCOMB_X12_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~432_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~431_combout\ & (((\icpu|i_datapath|i_regfile|x29\(17)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~431_combout\ & (\icpu|i_datapath|i_regfile|x21\(17) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~431_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(17),
	datac => \icpu|i_datapath|i_regfile|x29\(17),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~432_combout\);

-- Location: FF_X12_Y19_N17
\icpu|i_datapath|i_regfile|x22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(17));

-- Location: FF_X12_Y19_N27
\icpu|i_datapath|i_regfile|x18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(17));

-- Location: LCCOMB_X12_Y19_N26
\icpu|i_datapath|ID_EX_rs1_data~433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~433_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(17)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(17) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(17),
	datac => \icpu|i_datapath|i_regfile|x18\(17),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~433_combout\);

-- Location: FF_X16_Y19_N7
\icpu|i_datapath|i_regfile|x30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(17));

-- Location: FF_X16_Y19_N13
\icpu|i_datapath|i_regfile|x26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(17));

-- Location: LCCOMB_X16_Y19_N6
\icpu|i_datapath|ID_EX_rs1_data~434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~434_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~433_combout\ & (\icpu|i_datapath|i_regfile|x30\(17))) # (!\icpu|i_datapath|ID_EX_rs1_data~433_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(17)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~433_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~433_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(17),
	datad => \icpu|i_datapath|i_regfile|x26\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~434_combout\);

-- Location: FF_X14_Y24_N7
\icpu|i_datapath|i_regfile|x16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(17));

-- Location: FF_X14_Y24_N21
\icpu|i_datapath|i_regfile|x24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(17));

-- Location: LCCOMB_X14_Y24_N6
\icpu|i_datapath|ID_EX_rs1_data~435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~435_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(17)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(17),
	datad => \icpu|i_datapath|i_regfile|x24\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~435_combout\);

-- Location: FF_X20_Y24_N19
\icpu|i_datapath|i_regfile|x28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(17));

-- Location: FF_X20_Y24_N17
\icpu|i_datapath|i_regfile|x20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(17));

-- Location: LCCOMB_X20_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~436_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~435_combout\ & (((\icpu|i_datapath|i_regfile|x28\(17))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~435_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~435_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(17),
	datad => \icpu|i_datapath|i_regfile|x20\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~436_combout\);

-- Location: LCCOMB_X19_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~437_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|ID_EX_rs1_data~434_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~434_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~436_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~437_combout\);

-- Location: FF_X16_Y23_N9
\icpu|i_datapath|i_regfile|x27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(17));

-- Location: FF_X16_Y23_N27
\icpu|i_datapath|i_regfile|x31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(17));

-- Location: FF_X17_Y23_N19
\icpu|i_datapath|i_regfile|x19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(17));

-- Location: FF_X17_Y23_N1
\icpu|i_datapath|i_regfile|x23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(17));

-- Location: LCCOMB_X17_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~438_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(17))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(17),
	datad => \icpu|i_datapath|i_regfile|x23\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~438_combout\);

-- Location: LCCOMB_X16_Y23_N26
\icpu|i_datapath|ID_EX_rs1_data~439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~439_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~438_combout\ & ((\icpu|i_datapath|i_regfile|x31\(17)))) # (!\icpu|i_datapath|ID_EX_rs1_data~438_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(17))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(17),
	datac => \icpu|i_datapath|i_regfile|x31\(17),
	datad => \icpu|i_datapath|ID_EX_rs1_data~438_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~439_combout\);

-- Location: LCCOMB_X19_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~440_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~437_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~439_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~437_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~432_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~432_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~437_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~439_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~440_combout\);

-- Location: LCCOMB_X19_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~445_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # (\icpu|i_datapath|ID_EX_rs1_data~440_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~444_combout\ & (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~444_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~440_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~445_combout\);

-- Location: FF_X23_Y20_N27
\icpu|i_datapath|i_regfile|x12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(17));

-- Location: FF_X24_Y20_N19
\icpu|i_datapath|i_regfile|x14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(17));

-- Location: LCCOMB_X23_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~446_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(17))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(17),
	datad => \icpu|i_datapath|i_regfile|x14\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~446_combout\);

-- Location: FF_X23_Y20_N1
\icpu|i_datapath|i_regfile|x13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(17));

-- Location: FF_X21_Y18_N11
\icpu|i_datapath|i_regfile|x15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~105_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(17));

-- Location: LCCOMB_X23_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~447_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~446_combout\ & (((\icpu|i_datapath|i_regfile|x15\(17))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~446_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x13\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~446_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(17),
	datad => \icpu|i_datapath|i_regfile|x15\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~447_combout\);

-- Location: FF_X23_Y23_N23
\icpu|i_datapath|i_regfile|x9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(17));

-- Location: FF_X22_Y23_N31
\icpu|i_datapath|i_regfile|x8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(17));

-- Location: LCCOMB_X22_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~429_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x9\(17)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x8\(17) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(17),
	datac => \icpu|i_datapath|i_regfile|x8\(17),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~429_combout\);

-- Location: FF_X23_Y23_N9
\icpu|i_datapath|i_regfile|x11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(17));

-- Location: FF_X22_Y23_N21
\icpu|i_datapath|i_regfile|x10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~105_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(17));

-- Location: LCCOMB_X22_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~430_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~429_combout\ & ((\icpu|i_datapath|i_regfile|x11\(17)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~429_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(17) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~429_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(17),
	datac => \icpu|i_datapath|i_regfile|x10\(17),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~430_combout\);

-- Location: LCCOMB_X21_Y17_N12
\icpu|i_datapath|ID_EX_rs1_data~448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~448_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~445_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~447_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~445_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~430_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~445_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~445_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~447_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~430_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~448_combout\);

-- Location: LCCOMB_X21_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~449_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~448_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~448_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(17),
	combout => \icpu|i_datapath|ID_EX_rs1_data~449_combout\);

-- Location: LCCOMB_X21_Y17_N8
\icpu|i_datapath|ID_EX_rs1_data~450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~450_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~449_combout\ & ((\icpu|i_datapath|Add3~105_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~449_combout\ & 
-- (\read_data[17]~103_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[17]~103_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|Add3~105_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~449_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~450_combout\);

-- Location: LCCOMB_X21_Y17_N4
\icpu|i_datapath|ID_EX_rs1_data~451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~451_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux14~3_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~450_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~451_combout\);

-- Location: FF_X21_Y17_N5
\icpu|i_datapath|ID_EX_rs1_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(17));

-- Location: LCCOMB_X22_Y12_N20
\icpu|i_datapath|alusrc2[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~7_combout\ = (\icpu|i_datapath|alusrc2[0]~4_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(0) & !\icpu|i_datapath|ID_EX_alusrc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(0),
	datac => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[0]~7_combout\);

-- Location: FF_X21_Y12_N9
\icpu|i_datapath|ID_EX_imm_j[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs2\(1),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(1));

-- Location: LCCOMB_X21_Y12_N8
\icpu|i_datapath|alusrc2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~2_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_memwrite~q\ & ((\icpu|i_datapath|ID_EX_imm_b\(1)))) # (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|ID_EX_imm_j\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_memwrite~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(1),
	datad => \icpu|i_datapath|ID_EX_imm_b\(1),
	combout => \icpu|i_datapath|alusrc2[1]~2_combout\);

-- Location: LCCOMB_X21_Y12_N2
\icpu|i_datapath|alusrc2[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~12_combout\ = (\icpu|i_datapath|alusrc2[1]~2_combout\) # ((!\icpu|i_datapath|ID_EX_alusrc~q\ & \icpu|i_datapath|ID_EX_rs2_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_rs2_data\(1),
	datad => \icpu|i_datapath|alusrc2[1]~2_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~12_combout\);

-- Location: LCCOMB_X21_Y12_N4
\icpu|i_datapath|i_alu|ShiftLeft0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ = (\icpu|i_datapath|alusrc2[0]~7_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\) # (\icpu|i_datapath|alusrc2[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~7_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[1]~12_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X20_Y13_N6
\icpu|i_datapath|i_alu|ShiftLeft0~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ & (\icpu|i_datapath|alusrc2[3]~10_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0) & !\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X20_Y11_N18
\icpu|i_datapath|alusrc1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~16_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(16),
	combout => \icpu|i_datapath|alusrc1~16_combout\);

-- Location: LCCOMB_X22_Y12_N4
\icpu|i_datapath|alusrc2[16]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~50_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(16),
	combout => \icpu|i_datapath|alusrc2[16]~50_combout\);

-- Location: LCCOMB_X21_Y12_N26
\icpu|i_datapath|alusrc2[16]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[16]~51_combout\ = (\icpu|i_datapath|alusrc2[16]~50_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(16),
	datad => \icpu|i_datapath|alusrc2[16]~50_combout\,
	combout => \icpu|i_datapath|alusrc2[16]~51_combout\);

-- Location: LCCOMB_X15_Y12_N14
\icpu|i_datapath|alusrc1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~14_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(14),
	combout => \icpu|i_datapath|alusrc1~14_combout\);

-- Location: LCCOMB_X22_Y12_N22
\icpu|i_datapath|alusrc2[14]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~54_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(14),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[14]~54_combout\);

-- Location: LCCOMB_X17_Y16_N14
\icpu|i_datapath|alusrc2[14]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[14]~55_combout\ = (\icpu|i_datapath|alusrc2[14]~54_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(14),
	datad => \icpu|i_datapath|alusrc2[14]~54_combout\,
	combout => \icpu|i_datapath|alusrc2[14]~55_combout\);

-- Location: LCCOMB_X15_Y12_N0
\icpu|i_datapath|alusrc1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~12_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(12),
	combout => \icpu|i_datapath|alusrc1~12_combout\);

-- Location: LCCOMB_X14_Y16_N20
\icpu|i_datapath|alusrc2[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~22_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|ID_EX_rs2_data\(12),
	combout => \icpu|i_datapath|alusrc2[12]~22_combout\);

-- Location: FF_X12_Y17_N1
\icpu|i_datapath|ID_EX_imm_j[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(12),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(12));

-- Location: LCCOMB_X12_Y17_N0
\icpu|i_datapath|alusrc2[12]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[12]~23_combout\ = (\icpu|i_datapath|alusrc2[12]~22_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(12) & \icpu|i_datapath|ID_EX_lui~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[12]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(12),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc2[12]~23_combout\);

-- Location: LCCOMB_X15_Y15_N16
\icpu|i_datapath|ID_EX_rs1_data[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[11]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[11]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N0
\icpu|i_datapath|ID_EX_rs1_data~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~282_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|i_regfile|x6\(11)) # (\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(11) & ((!\icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(11),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(11),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~282_combout\);

-- Location: LCCOMB_X28_Y19_N28
\icpu|i_datapath|ID_EX_rs1_data~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~283_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~282_combout\ & (\icpu|i_datapath|i_regfile|x7\(11))) # (!\icpu|i_datapath|ID_EX_rs1_data~282_combout\ & ((\icpu|i_datapath|i_regfile|x5\(11)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(11),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(11),
	datad => \icpu|i_datapath|ID_EX_rs1_data~282_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~283_combout\);

-- Location: LCCOMB_X27_Y24_N26
\icpu|i_datapath|ID_EX_rs1_data~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~284_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~283_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|i_regfile|x1\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~283_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~284_combout\);

-- Location: LCCOMB_X27_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~285_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~284_combout\ & (\icpu|i_datapath|i_regfile|x3\(11))) # (!\icpu|i_datapath|ID_EX_rs1_data~284_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(11)))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(11),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(11),
	datad => \icpu|i_datapath|ID_EX_rs1_data~284_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~285_combout\);

-- Location: LCCOMB_X20_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~272_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(11))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x17\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(11),
	datad => \icpu|i_datapath|i_regfile|x17\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~272_combout\);

-- Location: LCCOMB_X21_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~273_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~272_combout\ & (\icpu|i_datapath|i_regfile|x29\(11))) # (!\icpu|i_datapath|ID_EX_rs1_data~272_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(11)))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(11),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(11),
	datad => \icpu|i_datapath|ID_EX_rs1_data~272_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~273_combout\);

-- Location: LCCOMB_X17_Y23_N8
\icpu|i_datapath|ID_EX_rs1_data~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~279_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(11)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(11),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(11),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~279_combout\);

-- Location: LCCOMB_X19_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~280_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~279_combout\ & ((\icpu|i_datapath|i_regfile|x31\(11)))) # (!\icpu|i_datapath|ID_EX_rs1_data~279_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(11))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~279_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(11),
	datad => \icpu|i_datapath|i_regfile|x31\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~280_combout\);

-- Location: LCCOMB_X24_Y24_N16
\icpu|i_datapath|ID_EX_rs1_data~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~274_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(11))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(11),
	datad => \icpu|i_datapath|i_regfile|x18\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~274_combout\);

-- Location: LCCOMB_X23_Y24_N24
\icpu|i_datapath|ID_EX_rs1_data~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~275_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~274_combout\ & (\icpu|i_datapath|i_regfile|x30\(11))) # (!\icpu|i_datapath|ID_EX_rs1_data~274_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(11)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(11),
	datac => \icpu|i_datapath|i_regfile|x26\(11),
	datad => \icpu|i_datapath|ID_EX_rs1_data~274_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~275_combout\);

-- Location: LCCOMB_X12_Y23_N8
\icpu|i_datapath|ID_EX_rs1_data~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~276_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x24\(11)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x16\(11) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(11),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(11),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~276_combout\);

-- Location: LCCOMB_X21_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~277_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~276_combout\ & (((\icpu|i_datapath|i_regfile|x28\(11))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~276_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~276_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(11),
	datad => \icpu|i_datapath|i_regfile|x28\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~277_combout\);

-- Location: LCCOMB_X26_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~278_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~275_combout\)) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~275_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~277_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~278_combout\);

-- Location: LCCOMB_X26_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~281_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~278_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~280_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~278_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~273_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~273_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~280_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~278_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~281_combout\);

-- Location: LCCOMB_X26_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~286_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~281_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~285_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~281_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~286_combout\);

-- Location: LCCOMB_X27_Y18_N10
\icpu|i_datapath|ID_EX_rs1_data~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~287_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x14\(11)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(11),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(11),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~287_combout\);

-- Location: LCCOMB_X22_Y19_N20
\icpu|i_datapath|ID_EX_rs1_data~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~288_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~287_combout\ & (((\icpu|i_datapath|i_regfile|x15\(11)) # (!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~287_combout\ & (\icpu|i_datapath|i_regfile|x13\(11) 
-- & (\icpu|i_datapath|rs1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~287_combout\,
	datab => \icpu|i_datapath|i_regfile|x13\(11),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|i_regfile|x15\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~288_combout\);

-- Location: LCCOMB_X22_Y17_N12
\icpu|i_datapath|ID_EX_rs1_data~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~270_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x9\(11))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x8\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(11),
	datad => \icpu|i_datapath|i_regfile|x8\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~270_combout\);

-- Location: LCCOMB_X26_Y17_N18
\icpu|i_datapath|ID_EX_rs1_data~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~271_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~270_combout\ & (\icpu|i_datapath|i_regfile|x11\(11))) # (!\icpu|i_datapath|ID_EX_rs1_data~270_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(11)))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~270_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(11),
	datad => \icpu|i_datapath|i_regfile|x10\(11),
	combout => \icpu|i_datapath|ID_EX_rs1_data~271_combout\);

-- Location: LCCOMB_X15_Y15_N0
\icpu|i_datapath|ID_EX_rs1_data~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~289_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~286_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~288_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~286_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~271_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~286_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~288_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~271_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~289_combout\);

-- Location: LCCOMB_X15_Y15_N18
\icpu|i_datapath|ID_EX_rs1_data~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~290_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\) # (\icpu|i_datapath|ID_EX_rs1_data~289_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(11) & (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(11),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~289_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~290_combout\);

-- Location: LCCOMB_X15_Y15_N4
\icpu|i_datapath|ID_EX_rs1_data~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~291_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~290_combout\ & (\icpu|i_datapath|Add3~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~290_combout\ & 
-- ((\read_data[11]~73_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \read_data[11]~73_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~290_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~291_combout\);

-- Location: FF_X15_Y15_N17
\icpu|i_datapath|ID_EX_rs1_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[11]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~291_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(11));

-- Location: LCCOMB_X15_Y15_N30
\icpu|i_datapath|alusrc1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~10_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(11),
	combout => \icpu|i_datapath|alusrc1~10_combout\);

-- Location: LCCOMB_X15_Y14_N12
\icpu|i_datapath|alusrc1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~9_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(10),
	combout => \icpu|i_datapath|alusrc1~9_combout\);

-- Location: LCCOMB_X22_Y13_N4
\icpu|i_datapath|alusrc1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~6_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(7),
	combout => \icpu|i_datapath|alusrc1~6_combout\);

-- Location: LCCOMB_X23_Y12_N24
\icpu|i_datapath|alusrc2[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[7]~15_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(7))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(7),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(7),
	combout => \icpu|i_datapath|alusrc2[7]~15_combout\);

-- Location: LCCOMB_X17_Y14_N6
\icpu|i_datapath|alusrc2[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[5]~13_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(5)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(5),
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(5),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc2[5]~13_combout\);

-- Location: LCCOMB_X16_Y14_N16
\icpu|i_datapath|alusrc1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~4_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(5),
	combout => \icpu|i_datapath|alusrc1~4_combout\);

-- Location: LCCOMB_X17_Y12_N20
\icpu|i_datapath|alusrc1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~3_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(4) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(4),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~3_combout\);

-- Location: LCCOMB_X17_Y12_N8
\icpu|i_datapath|alusrc1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~2_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(3),
	combout => \icpu|i_datapath|alusrc1~2_combout\);

-- Location: LCCOMB_X17_Y11_N14
\icpu|i_datapath|alusrc1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~1_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(2) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(2),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~1_combout\);

-- Location: LCCOMB_X17_Y11_N2
\icpu|i_datapath|alusrc1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~0_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(1) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(1),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~0_combout\);

-- Location: LCCOMB_X17_Y11_N8
\icpu|i_datapath|i_alu|iadder32|bit0|cout~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\);

-- Location: LCCOMB_X17_Y11_N20
\icpu|i_datapath|i_alu|iadder32|bit1|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ = (\icpu|i_datapath|alusrc1~0_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\) # (\icpu|i_datapath|alusrc2[1]~3_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\ & (\icpu|i_datapath|alusrc2[1]~3_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\);

-- Location: LCCOMB_X17_Y11_N6
\icpu|i_datapath|i_alu|iadder32|bit2|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ = (\icpu|i_datapath|alusrc1~1_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\) # (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~1_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datab => \icpu|i_datapath|alusrc1~1_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\);

-- Location: LCCOMB_X17_Y12_N22
\icpu|i_datapath|i_alu|iadder32|bit3|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ = (\icpu|i_datapath|alusrc1~2_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (!\icpu|i_datapath|alusrc2[3]~10_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~2_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (!\icpu|i_datapath|alusrc2[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|alusrc1~2_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\icpu|i_datapath|i_alu|iadder32|bit4|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ = (\icpu|i_datapath|alusrc1~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[4]~6_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~3_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\);

-- Location: LCCOMB_X16_Y14_N12
\icpu|i_datapath|i_alu|iadder32|bit5|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ = (\icpu|i_datapath|alusrc1~4_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\) # (\icpu|i_datapath|alusrc2[5]~13_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~4_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\ & (\icpu|i_datapath|alusrc2[5]~13_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[5]~13_combout\,
	datab => \icpu|i_datapath|alusrc1~4_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\);

-- Location: FF_X17_Y14_N29
\icpu|i_datapath|ID_EX_imm_j[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(26),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(6));

-- Location: LCCOMB_X17_Y14_N28
\icpu|i_datapath|alusrc2[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[6]~14_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(6))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(6),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(6),
	combout => \icpu|i_datapath|alusrc2[6]~14_combout\);

-- Location: LCCOMB_X16_Y14_N6
\icpu|i_datapath|alusrc1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~5_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(6),
	combout => \icpu|i_datapath|alusrc1~5_combout\);

-- Location: LCCOMB_X16_Y14_N18
\icpu|i_datapath|i_alu|iadder32|bit6|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~5_combout\) # (\icpu|i_datapath|alusrc2[6]~14_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ & (\icpu|i_datapath|alusrc1~5_combout\ & (\icpu|i_datapath|alusrc2[6]~14_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[6]~14_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc1~5_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\);

-- Location: LCCOMB_X16_Y14_N22
\icpu|i_datapath|i_alu|iadder32|bit7|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ = (\icpu|i_datapath|alusrc1~6_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[7]~15_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~6_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~6_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc2[7]~15_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\);

-- Location: LCCOMB_X16_Y14_N0
\icpu|i_datapath|alusrc1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~7_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(8) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs1_data\(8),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~7_combout\);

-- Location: LCCOMB_X17_Y14_N22
\icpu|i_datapath|alusrc2[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[8]~18_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(8))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(8),
	combout => \icpu|i_datapath|alusrc2[8]~18_combout\);

-- Location: LCCOMB_X16_Y14_N2
\icpu|i_datapath|i_alu|iadder32|bit8|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~7_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[8]~18_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ & (\icpu|i_datapath|alusrc1~7_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~7_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[8]~18_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\);

-- Location: LCCOMB_X22_Y14_N16
\icpu|i_datapath|alusrc1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~8_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(9),
	combout => \icpu|i_datapath|alusrc1~8_combout\);

-- Location: LCCOMB_X16_Y15_N14
\icpu|i_datapath|alusrc2[9]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[9]~17_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(9)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(9),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(9),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[9]~17_combout\);

-- Location: LCCOMB_X15_Y14_N18
\icpu|i_datapath|i_alu|iadder32|bit9|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~8_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[9]~17_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ & (\icpu|i_datapath|alusrc1~8_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~8_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[9]~17_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\);

-- Location: LCCOMB_X15_Y14_N24
\icpu|i_datapath|alusrc2[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[10]~16_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(10)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(10),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(10),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[10]~16_combout\);

-- Location: LCCOMB_X15_Y14_N4
\icpu|i_datapath|i_alu|iadder32|bit10|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ = (\icpu|i_datapath|alusrc1~9_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[10]~16_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~9_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~9_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[10]~16_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\);

-- Location: LCCOMB_X16_Y15_N2
\icpu|i_datapath|alusrc2[11]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[11]~19_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(11),
	combout => \icpu|i_datapath|alusrc2[11]~19_combout\);

-- Location: LCCOMB_X15_Y14_N20
\icpu|i_datapath|i_alu|iadder32|bit11|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ = (\icpu|i_datapath|alusrc1~10_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[11]~19_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~10_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~10_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[11]~19_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\);

-- Location: LCCOMB_X15_Y14_N30
\icpu|i_datapath|i_alu|iadder32|bit12|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ = (\icpu|i_datapath|alusrc1~12_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[12]~23_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~12_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[12]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~12_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~23_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\);

-- Location: FF_X24_Y24_N31
\icpu|i_datapath|i_regfile|x18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(13));

-- Location: FF_X24_Y24_N21
\icpu|i_datapath|i_regfile|x22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(13));

-- Location: LCCOMB_X24_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~296_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(13)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(13),
	datad => \icpu|i_datapath|i_regfile|x22\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~296_combout\);

-- Location: FF_X23_Y24_N21
\icpu|i_datapath|i_regfile|x26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(13));

-- Location: FF_X23_Y24_N23
\icpu|i_datapath|i_regfile|x30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(13));

-- Location: LCCOMB_X23_Y24_N22
\icpu|i_datapath|ID_EX_rs1_data~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~297_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~296_combout\ & (((\icpu|i_datapath|i_regfile|x30\(13)) # (!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~296_combout\ & (\icpu|i_datapath|i_regfile|x26\(13) 
-- & ((\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~296_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(13),
	datac => \icpu|i_datapath|i_regfile|x30\(13),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~297_combout\);

-- Location: FF_X12_Y23_N5
\icpu|i_datapath|i_regfile|x24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(13));

-- Location: FF_X12_Y23_N31
\icpu|i_datapath|i_regfile|x16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(13));

-- Location: LCCOMB_X12_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~298_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x24\(13))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x24\(13),
	datac => \icpu|i_datapath|i_regfile|x16\(13),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~298_combout\);

-- Location: FF_X17_Y20_N19
\icpu|i_datapath|i_regfile|x28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(13));

-- Location: FF_X17_Y20_N25
\icpu|i_datapath|i_regfile|x20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(13));

-- Location: LCCOMB_X17_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~299_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~298_combout\ & (((\icpu|i_datapath|i_regfile|x28\(13))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~298_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~298_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(13),
	datad => \icpu|i_datapath|i_regfile|x20\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~299_combout\);

-- Location: LCCOMB_X17_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~300_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~297_combout\) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~299_combout\ & 
-- !\icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~297_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~299_combout\,
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~300_combout\);

-- Location: FF_X19_Y22_N29
\icpu|i_datapath|i_regfile|x27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(13));

-- Location: FF_X19_Y22_N15
\icpu|i_datapath|i_regfile|x31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(13));

-- Location: FF_X17_Y23_N31
\icpu|i_datapath|i_regfile|x19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(13));

-- Location: FF_X17_Y23_N29
\icpu|i_datapath|i_regfile|x23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(13));

-- Location: LCCOMB_X17_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~301_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(13))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(13),
	datad => \icpu|i_datapath|i_regfile|x23\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~301_combout\);

-- Location: LCCOMB_X19_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~302_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~301_combout\ & ((\icpu|i_datapath|i_regfile|x31\(13)))) # (!\icpu|i_datapath|ID_EX_rs1_data~301_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(13))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(13),
	datac => \icpu|i_datapath|i_regfile|x31\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data~301_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~302_combout\);

-- Location: FF_X20_Y22_N31
\icpu|i_datapath|i_regfile|x17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(13));

-- Location: FF_X20_Y22_N21
\icpu|i_datapath|i_regfile|x25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(13));

-- Location: LCCOMB_X20_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~294_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(13))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x17\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(13),
	datad => \icpu|i_datapath|i_regfile|x25\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~294_combout\);

-- Location: FF_X21_Y22_N7
\icpu|i_datapath|i_regfile|x29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(13));

-- Location: FF_X21_Y22_N29
\icpu|i_datapath|i_regfile|x21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(13));

-- Location: LCCOMB_X21_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~295_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~294_combout\ & (\icpu|i_datapath|i_regfile|x29\(13))) # (!\icpu|i_datapath|ID_EX_rs1_data~294_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(13)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~294_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(13),
	datad => \icpu|i_datapath|i_regfile|x21\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~295_combout\);

-- Location: LCCOMB_X21_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~303_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~300_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~302_combout\) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~300_combout\ & (((\icpu|i_datapath|rs1\(0) 
-- & \icpu|i_datapath|ID_EX_rs1_data~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~300_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~302_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~295_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~303_combout\);

-- Location: FF_X26_Y21_N27
\icpu|i_datapath|i_regfile|x2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(13));

-- Location: FF_X27_Y24_N31
\icpu|i_datapath|i_regfile|x3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(13));

-- Location: FF_X28_Y21_N9
\icpu|i_datapath|i_regfile|x5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(13));

-- Location: FF_X28_Y21_N3
\icpu|i_datapath|i_regfile|x7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(13));

-- Location: FF_X28_Y23_N15
\icpu|i_datapath|i_regfile|x4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(13));

-- Location: FF_X28_Y23_N13
\icpu|i_datapath|i_regfile|x6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(13));

-- Location: LCCOMB_X28_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~304_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(13)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(13),
	datad => \icpu|i_datapath|i_regfile|x6\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~304_combout\);

-- Location: LCCOMB_X28_Y21_N2
\icpu|i_datapath|ID_EX_rs1_data~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~305_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~304_combout\ & ((\icpu|i_datapath|i_regfile|x7\(13)))) # (!\icpu|i_datapath|ID_EX_rs1_data~304_combout\ & (\icpu|i_datapath|i_regfile|x5\(13))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(13),
	datac => \icpu|i_datapath|i_regfile|x7\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data~304_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~305_combout\);

-- Location: FF_X27_Y24_N29
\icpu|i_datapath|i_regfile|x1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(13));

-- Location: LCCOMB_X27_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~306_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~305_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|i_regfile|x1\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~305_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~306_combout\);

-- Location: LCCOMB_X27_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~307_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~306_combout\ & ((\icpu|i_datapath|i_regfile|x3\(13)))) # (!\icpu|i_datapath|ID_EX_rs1_data~306_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(13))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(13),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data~306_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~307_combout\);

-- Location: LCCOMB_X21_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~308_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~303_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~303_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~307_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~308_combout\);

-- Location: FF_X21_Y18_N31
\icpu|i_datapath|i_regfile|x15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~45_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(13));

-- Location: FF_X23_Y20_N25
\icpu|i_datapath|i_regfile|x13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(13));

-- Location: FF_X23_Y20_N3
\icpu|i_datapath|i_regfile|x12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(13));

-- Location: FF_X22_Y20_N25
\icpu|i_datapath|i_regfile|x14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(13));

-- Location: LCCOMB_X23_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~309_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(13))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(13),
	datad => \icpu|i_datapath|i_regfile|x14\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~309_combout\);

-- Location: LCCOMB_X23_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~310_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~309_combout\ & (\icpu|i_datapath|i_regfile|x15\(13))) # (!\icpu|i_datapath|ID_EX_rs1_data~309_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(13)))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(13),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data~309_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~310_combout\);

-- Location: FF_X22_Y17_N11
\icpu|i_datapath|i_regfile|x8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(13));

-- Location: FF_X22_Y17_N25
\icpu|i_datapath|i_regfile|x9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(13));

-- Location: LCCOMB_X22_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~292_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x9\(13)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(13),
	datad => \icpu|i_datapath|i_regfile|x9\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~292_combout\);

-- Location: FF_X21_Y20_N1
\icpu|i_datapath|i_regfile|x10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(13));

-- Location: FF_X21_Y20_N11
\icpu|i_datapath|i_regfile|x11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~45_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(13));

-- Location: LCCOMB_X21_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~293_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~292_combout\ & ((\icpu|i_datapath|i_regfile|x11\(13)))) # (!\icpu|i_datapath|ID_EX_rs1_data~292_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(13))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~292_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(13),
	datad => \icpu|i_datapath|i_regfile|x11\(13),
	combout => \icpu|i_datapath|ID_EX_rs1_data~293_combout\);

-- Location: LCCOMB_X21_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~311_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~308_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~310_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~308_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~293_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~308_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~310_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~293_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~311_combout\);

-- Location: LCCOMB_X17_Y16_N12
\icpu|i_datapath|ID_EX_rs1_data~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~312_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~311_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~311_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~312_combout\);

-- Location: LCCOMB_X17_Y16_N6
\icpu|i_datapath|ID_EX_rs1_data~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~313_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~312_combout\ & (\icpu|i_datapath|Add3~45_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~312_combout\ & 
-- ((\read_data[13]~75_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|Add3~45_combout\,
	datac => \read_data[13]~75_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~312_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~313_combout\);

-- Location: LCCOMB_X17_Y16_N16
\icpu|i_datapath|ID_EX_rs1_data~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~314_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~313_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~313_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~314_combout\);

-- Location: FF_X17_Y16_N17
\icpu|i_datapath|ID_EX_rs1_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(13));

-- Location: LCCOMB_X17_Y16_N26
\icpu|i_datapath|alusrc1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~11_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(13),
	combout => \icpu|i_datapath|alusrc1~11_combout\);

-- Location: LCCOMB_X16_Y12_N6
\icpu|i_datapath|i_alu|iadder32|bit13|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~11_combout\) # (\icpu|i_datapath|alusrc2[13]~21_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ & (\icpu|i_datapath|alusrc1~11_combout\ & (\icpu|i_datapath|alusrc2[13]~21_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~21_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc1~11_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\);

-- Location: LCCOMB_X16_Y12_N8
\icpu|i_datapath|i_alu|iadder32|bit14|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ = (\icpu|i_datapath|alusrc1~14_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\) # (\icpu|i_datapath|alusrc2[14]~55_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~14_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\ & (\icpu|i_datapath|alusrc2[14]~55_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~14_combout\,
	datab => \icpu|i_datapath|alusrc2[14]~55_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\);

-- Location: LCCOMB_X16_Y15_N6
\icpu|i_datapath|alusrc2[15]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~52_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(15),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[15]~52_combout\);

-- Location: LCCOMB_X16_Y15_N24
\icpu|i_datapath|alusrc2[15]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[15]~53_combout\ = (\icpu|i_datapath|alusrc2[15]~52_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(15),
	datad => \icpu|i_datapath|alusrc2[15]~52_combout\,
	combout => \icpu|i_datapath|alusrc2[15]~53_combout\);

-- Location: LCCOMB_X16_Y12_N18
\icpu|i_datapath|i_alu|iadder32|bit15|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ = (\icpu|i_datapath|alusrc1~15_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[15]~53_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~15_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[15]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~15_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[15]~53_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\);

-- Location: LCCOMB_X16_Y12_N14
\icpu|i_datapath|i_alu|iadder32|bit16|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ = \icpu|i_datapath|alusrc1~16_combout\ $ (\icpu|i_datapath|alusrc2[16]~51_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~16_combout\,
	datab => \icpu|i_datapath|alusrc2[16]~51_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\);

-- Location: LCCOMB_X21_Y12_N22
\icpu|i_datapath|i_alu|result~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~11_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(16) & \icpu|i_datapath|alusrc2[16]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(16),
	datad => \icpu|i_datapath|alusrc2[16]~50_combout\,
	combout => \icpu|i_datapath|i_alu|result~11_combout\);

-- Location: LCCOMB_X16_Y12_N16
\icpu|i_datapath|i_alu|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|result~11_combout\))) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	datac => \icpu|i_datapath|i_alu|result~11_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y12_N10
\icpu|i_datapath|i_alu|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~1_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~16_combout\ & ((!\icpu|i_datapath|i_alu|Mux15~0_combout\) # (!\icpu|i_datapath|alusrc2[16]~51_combout\))) # (!\icpu|i_datapath|alusrc1~16_combout\ & 
-- (\icpu|i_datapath|alusrc2[16]~51_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|i_alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~16_combout\,
	datab => \icpu|i_datapath|alusrc2[16]~51_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux15~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~1_combout\);

-- Location: LCCOMB_X20_Y13_N0
\icpu|i_datapath|i_alu|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~93_combout\ & ((\icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux15~1_combout\) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~93_combout\,
	datab => \icpu|i_datapath|i_alu|Mux15~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~2_combout\);

-- Location: LCCOMB_X19_Y14_N2
\icpu|i_datapath|i_alu|ShiftLeft0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(5)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(6),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(5),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X20_Y10_N12
\icpu|i_datapath|i_alu|ShiftLeft0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~25_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X20_Y12_N2
\icpu|i_datapath|i_alu|ShiftLeft0~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X15_Y12_N4
\icpu|i_datapath|i_alu|ShiftLeft0~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(13))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(14),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X20_Y11_N28
\icpu|i_datapath|i_alu|ShiftLeft0~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(15))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(15),
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(16),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X20_Y11_N22
\icpu|i_datapath|i_alu|ShiftLeft0~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~77_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X21_Y11_N16
\icpu|i_datapath|i_alu|ShiftLeft0~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X21_Y14_N16
\icpu|i_datapath|i_alu|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux15~3_combout\ = (\icpu|i_datapath|i_alu|Mux15~2_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~92_combout\) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux15~2_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~89_combout\ & (\icpu|i_datapath|i_alu|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux15~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~89_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\,
	combout => \icpu|i_datapath|i_alu|Mux15~3_combout\);

-- Location: FF_X21_Y14_N17
\icpu|i_datapath|EX_MEM_aluout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(16));

-- Location: FF_X21_Y18_N9
\icpu|i_datapath|MEM_WB_aluout[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(16));

-- Location: LCCOMB_X21_Y21_N0
\iTimer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~18_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(16)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(16),
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~18_combout\);

-- Location: FF_X21_Y21_N1
\iTimer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~18_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(16));

-- Location: LCCOMB_X21_Y21_N18
\read_data[16]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[16]~104_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(16))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & (\iTimer|CounterR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(16),
	datad => \iTimer|CompareR\(16),
	combout => \read_data[16]~104_combout\);

-- Location: LCCOMB_X21_Y21_N20
\read_data[16]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[16]~105_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[16]~104_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \read_data[16]~104_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(16),
	combout => \read_data[16]~105_combout\);

-- Location: FF_X21_Y21_N21
\icpu|i_datapath|MEM_WB_MemRdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[16]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(16));

-- Location: LCCOMB_X21_Y18_N8
\icpu|i_datapath|Add3~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~106_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(16)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(16),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(16),
	combout => \icpu|i_datapath|Add3~106_combout\);

-- Location: LCCOMB_X20_Y19_N0
\icpu|i_datapath|EX_MEM_pc[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[16]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(16),
	combout => \icpu|i_datapath|EX_MEM_pc[16]~feeder_combout\);

-- Location: FF_X20_Y19_N1
\icpu|i_datapath|EX_MEM_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(16));

-- Location: FF_X20_Y19_N31
\icpu|i_datapath|MEM_WB_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(16));

-- Location: FF_X21_Y15_N1
\icpu|i_datapath|EX_MEM_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(15));

-- Location: FF_X20_Y19_N29
\icpu|i_datapath|MEM_WB_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(15));

-- Location: FF_X17_Y16_N21
\icpu|i_datapath|EX_MEM_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(14));

-- Location: FF_X20_Y19_N27
\icpu|i_datapath|MEM_WB_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(14));

-- Location: FF_X21_Y16_N31
\icpu|i_datapath|EX_MEM_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(13));

-- Location: FF_X20_Y19_N25
\icpu|i_datapath|MEM_WB_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(13));

-- Location: LCCOMB_X14_Y18_N6
\icpu|i_datapath|EX_MEM_pc[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[12]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(12),
	combout => \icpu|i_datapath|EX_MEM_pc[12]~feeder_combout\);

-- Location: FF_X14_Y18_N7
\icpu|i_datapath|EX_MEM_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(12));

-- Location: FF_X20_Y19_N23
\icpu|i_datapath|MEM_WB_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(12));

-- Location: LCCOMB_X20_Y19_N22
\icpu|i_datapath|Add3~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~41_combout\ = (\icpu|i_datapath|MEM_WB_pc\(12) & (\icpu|i_datapath|Add3~38\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(12) & (!\icpu|i_datapath|Add3~38\ & VCC))
-- \icpu|i_datapath|Add3~42\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(12) & !\icpu|i_datapath|Add3~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~38\,
	combout => \icpu|i_datapath|Add3~41_combout\,
	cout => \icpu|i_datapath|Add3~42\);

-- Location: LCCOMB_X20_Y19_N24
\icpu|i_datapath|Add3~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~43_combout\ = (\icpu|i_datapath|MEM_WB_pc\(13) & (!\icpu|i_datapath|Add3~42\)) # (!\icpu|i_datapath|MEM_WB_pc\(13) & ((\icpu|i_datapath|Add3~42\) # (GND)))
-- \icpu|i_datapath|Add3~44\ = CARRY((!\icpu|i_datapath|Add3~42\) # (!\icpu|i_datapath|MEM_WB_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~42\,
	combout => \icpu|i_datapath|Add3~43_combout\,
	cout => \icpu|i_datapath|Add3~44\);

-- Location: LCCOMB_X20_Y19_N26
\icpu|i_datapath|Add3~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~49_combout\ = (\icpu|i_datapath|MEM_WB_pc\(14) & (\icpu|i_datapath|Add3~44\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(14) & (!\icpu|i_datapath|Add3~44\ & VCC))
-- \icpu|i_datapath|Add3~50\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(14) & !\icpu|i_datapath|Add3~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~44\,
	combout => \icpu|i_datapath|Add3~49_combout\,
	cout => \icpu|i_datapath|Add3~50\);

-- Location: LCCOMB_X20_Y19_N28
\icpu|i_datapath|Add3~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~51_combout\ = (\icpu|i_datapath|MEM_WB_pc\(15) & (!\icpu|i_datapath|Add3~50\)) # (!\icpu|i_datapath|MEM_WB_pc\(15) & ((\icpu|i_datapath|Add3~50\) # (GND)))
-- \icpu|i_datapath|Add3~52\ = CARRY((!\icpu|i_datapath|Add3~50\) # (!\icpu|i_datapath|MEM_WB_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(15),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~50\,
	combout => \icpu|i_datapath|Add3~51_combout\,
	cout => \icpu|i_datapath|Add3~52\);

-- Location: LCCOMB_X20_Y19_N30
\icpu|i_datapath|Add3~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~53_combout\ = (\icpu|i_datapath|MEM_WB_pc\(16) & (\icpu|i_datapath|Add3~52\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(16) & (!\icpu|i_datapath|Add3~52\ & VCC))
-- \icpu|i_datapath|Add3~54\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(16) & !\icpu|i_datapath|Add3~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~52\,
	combout => \icpu|i_datapath|Add3~53_combout\,
	cout => \icpu|i_datapath|Add3~54\);

-- Location: LCCOMB_X21_Y18_N6
\icpu|i_datapath|Add3~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~107_combout\ = (\icpu|i_datapath|Add3~106_combout\) # ((\icpu|i_datapath|Add3~53_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~106_combout\,
	datac => \icpu|i_datapath|Add3~53_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~107_combout\);

-- Location: LCCOMB_X21_Y14_N26
\icpu|i_datapath|ID_EX_rs1_data~426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~426_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\read_data[16]~105_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & \icpu|i_datapath|EX_MEM_aluout\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \read_data[16]~105_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(16),
	combout => \icpu|i_datapath|ID_EX_rs1_data~426_combout\);

-- Location: FF_X21_Y18_N7
\icpu|i_datapath|i_regfile|x15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~107_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(16));

-- Location: FF_X16_Y18_N31
\icpu|i_datapath|i_regfile|x13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(16));

-- Location: FF_X16_Y18_N25
\icpu|i_datapath|i_regfile|x12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(16));

-- Location: LCCOMB_X16_Y18_N24
\icpu|i_datapath|ID_EX_rs1_data~423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~423_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(16)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x12\(16) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x13\(16),
	datac => \icpu|i_datapath|i_regfile|x12\(16),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~423_combout\);

-- Location: FF_X17_Y18_N9
\icpu|i_datapath|i_regfile|x14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(16));

-- Location: LCCOMB_X17_Y18_N8
\icpu|i_datapath|ID_EX_rs1_data~424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~424_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~423_combout\ & ((\icpu|i_datapath|i_regfile|x15\(16)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~423_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(16) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(16),
	datab => \icpu|i_datapath|ID_EX_rs1_data~423_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(16),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~424_combout\);

-- Location: FF_X12_Y23_N23
\icpu|i_datapath|i_regfile|x16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(16));

-- Location: FF_X12_Y23_N29
\icpu|i_datapath|i_regfile|x24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(16));

-- Location: LCCOMB_X12_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~410_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(16)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(16),
	datad => \icpu|i_datapath|i_regfile|x24\(16),
	combout => \icpu|i_datapath|ID_EX_rs1_data~410_combout\);

-- Location: FF_X14_Y23_N29
\icpu|i_datapath|i_regfile|x20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(16));

-- Location: FF_X14_Y23_N15
\icpu|i_datapath|i_regfile|x28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(16));

-- Location: LCCOMB_X14_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~411_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~410_combout\ & (((\icpu|i_datapath|i_regfile|x28\(16)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~410_combout\ & (\icpu|i_datapath|i_regfile|x20\(16) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~410_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(16),
	datac => \icpu|i_datapath|i_regfile|x28\(16),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~411_combout\);

-- Location: FF_X12_Y22_N5
\icpu|i_datapath|i_regfile|x25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(16));

-- Location: FF_X12_Y22_N7
\icpu|i_datapath|i_regfile|x17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(16));

-- Location: LCCOMB_X12_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~408_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(16)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(16) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(16),
	datac => \icpu|i_datapath|i_regfile|x17\(16),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~408_combout\);

-- Location: FF_X12_Y20_N5
\icpu|i_datapath|i_regfile|x21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(16));

-- Location: FF_X12_Y20_N7
\icpu|i_datapath|i_regfile|x29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(16));

-- Location: LCCOMB_X12_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~409_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~408_combout\ & (((\icpu|i_datapath|i_regfile|x29\(16)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~408_combout\ & (\icpu|i_datapath|i_regfile|x21\(16) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~408_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(16),
	datac => \icpu|i_datapath|i_regfile|x29\(16),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~409_combout\);

-- Location: LCCOMB_X16_Y20_N10
\icpu|i_datapath|ID_EX_rs1_data~412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~412_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1)) # (\icpu|i_datapath|ID_EX_rs1_data~409_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~411_combout\ & 
-- (!\icpu|i_datapath|rs1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~411_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~409_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~412_combout\);

-- Location: FF_X16_Y23_N15
\icpu|i_datapath|i_regfile|x31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(16));

-- Location: FF_X16_Y23_N13
\icpu|i_datapath|i_regfile|x27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(16));

-- Location: FF_X17_Y23_N15
\icpu|i_datapath|i_regfile|x19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(16));

-- Location: FF_X17_Y23_N13
\icpu|i_datapath|i_regfile|x23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(16));

-- Location: LCCOMB_X17_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~413_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(16))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(16),
	datad => \icpu|i_datapath|i_regfile|x23\(16),
	combout => \icpu|i_datapath|ID_EX_rs1_data~413_combout\);

-- Location: LCCOMB_X16_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~414_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~413_combout\ & (\icpu|i_datapath|i_regfile|x31\(16))) # (!\icpu|i_datapath|ID_EX_rs1_data~413_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(16)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(16),
	datac => \icpu|i_datapath|i_regfile|x27\(16),
	datad => \icpu|i_datapath|ID_EX_rs1_data~413_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~414_combout\);

-- Location: FF_X19_Y19_N23
\icpu|i_datapath|i_regfile|x30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(16));

-- Location: FF_X12_Y19_N5
\icpu|i_datapath|i_regfile|x22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(16));

-- Location: FF_X12_Y19_N31
\icpu|i_datapath|i_regfile|x18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(16));

-- Location: LCCOMB_X12_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~406_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(16)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(16) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(16),
	datac => \icpu|i_datapath|i_regfile|x18\(16),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~406_combout\);

-- Location: FF_X19_Y19_N5
\icpu|i_datapath|i_regfile|x26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(16));

-- Location: LCCOMB_X19_Y19_N4
\icpu|i_datapath|ID_EX_rs1_data~407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~407_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~406_combout\ & ((\icpu|i_datapath|i_regfile|x30\(16)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~406_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(16) & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(16),
	datab => \icpu|i_datapath|ID_EX_rs1_data~406_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(16),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~407_combout\);

-- Location: LCCOMB_X16_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~415_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~412_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~414_combout\) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~412_combout\ & (((\icpu|i_datapath|rs1\(1) 
-- & \icpu|i_datapath|ID_EX_rs1_data~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~412_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~414_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~407_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~415_combout\);

-- Location: FF_X26_Y23_N9
\icpu|i_datapath|i_regfile|x10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(16));

-- Location: FF_X22_Y17_N19
\icpu|i_datapath|i_regfile|x8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(16));

-- Location: LCCOMB_X22_Y17_N18
\icpu|i_datapath|ID_EX_rs1_data~416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~416_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(16)) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|i_regfile|x8\(16) & !\icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(16),
	datac => \icpu|i_datapath|i_regfile|x8\(16),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~416_combout\);

-- Location: FF_X23_Y23_N21
\icpu|i_datapath|i_regfile|x11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(16));

-- Location: FF_X23_Y23_N11
\icpu|i_datapath|i_regfile|x9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(16));

-- Location: LCCOMB_X23_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~417_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~416_combout\ & (((\icpu|i_datapath|i_regfile|x11\(16))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~416_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~416_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(16),
	datad => \icpu|i_datapath|i_regfile|x9\(16),
	combout => \icpu|i_datapath|ID_EX_rs1_data~417_combout\);

-- Location: FF_X26_Y22_N27
\icpu|i_datapath|i_regfile|x4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(16));

-- Location: FF_X30_Y22_N17
\icpu|i_datapath|i_regfile|x5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(16));

-- Location: LCCOMB_X26_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data~418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~418_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(16))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(16),
	datad => \icpu|i_datapath|i_regfile|x5\(16),
	combout => \icpu|i_datapath|ID_EX_rs1_data~418_combout\);

-- Location: FF_X30_Y22_N19
\icpu|i_datapath|i_regfile|x7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(16));

-- Location: FF_X26_Y22_N25
\icpu|i_datapath|i_regfile|x6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(16));

-- Location: LCCOMB_X26_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~419_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~418_combout\ & ((\icpu|i_datapath|i_regfile|x7\(16)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~418_combout\ & (((\icpu|i_datapath|i_regfile|x6\(16) 
-- & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~418_combout\,
	datab => \icpu|i_datapath|i_regfile|x7\(16),
	datac => \icpu|i_datapath|i_regfile|x6\(16),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~419_combout\);

-- Location: FF_X29_Y21_N11
\icpu|i_datapath|i_regfile|x3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(16));

-- Location: FF_X26_Y21_N13
\icpu|i_datapath|i_regfile|x2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(16));

-- Location: FF_X29_Y21_N1
\icpu|i_datapath|i_regfile|x1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~107_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(16));

-- Location: LCCOMB_X29_Y21_N0
\icpu|i_datapath|ID_EX_rs1_data~420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~420_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(16))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x1\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(16),
	datac => \icpu|i_datapath|i_regfile|x1\(16),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~420_combout\);

-- Location: LCCOMB_X29_Y21_N10
\icpu|i_datapath|ID_EX_rs1_data~421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~421_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~420_combout\ & ((\icpu|i_datapath|i_regfile|x3\(16)))) # (!\icpu|i_datapath|ID_EX_rs1_data~420_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~419_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~419_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(16),
	datad => \icpu|i_datapath|ID_EX_rs1_data~420_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~421_combout\);

-- Location: LCCOMB_X28_Y22_N4
\icpu|i_datapath|ID_EX_rs1_data~422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~422_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~417_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~421_combout\ & !\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~417_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~421_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~422_combout\);

-- Location: LCCOMB_X28_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~425_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~422_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~424_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~422_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~415_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~424_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~415_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~422_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~425_combout\);

-- Location: LCCOMB_X21_Y14_N12
\icpu|i_datapath|ID_EX_rs1_data~427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~427_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~426_combout\ & (\icpu|i_datapath|Add3~107_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~426_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~425_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|Add3~107_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~426_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~425_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~427_combout\);

-- Location: LCCOMB_X21_Y14_N20
\icpu|i_datapath|ID_EX_rs1_data~428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~428_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux15~3_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~427_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~428_combout\);

-- Location: FF_X21_Y14_N21
\icpu|i_datapath|ID_EX_rs1_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(16));

-- Location: LCCOMB_X20_Y11_N14
\icpu|i_datapath|i_alu|ShiftLeft0~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(16)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(17),
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(16),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X20_Y11_N4
\icpu|i_datapath|i_alu|ShiftLeft0~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X20_Y12_N18
\icpu|i_datapath|i_alu|ShiftLeft0~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~86_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X19_Y11_N8
\icpu|i_datapath|i_alu|ShiftLeft0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~21_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~21_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X15_Y12_N10
\icpu|i_datapath|i_alu|ShiftLeft0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(8))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(8),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(9),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X15_Y12_N22
\icpu|i_datapath|i_alu|ShiftLeft0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X20_Y12_N8
\icpu|i_datapath|i_alu|ShiftLeft0~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X19_Y13_N12
\icpu|i_datapath|alusrc2[17]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~48_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(17),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[17]~48_combout\);

-- Location: LCCOMB_X19_Y13_N14
\icpu|i_datapath|alusrc2[17]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[17]~49_combout\ = (\icpu|i_datapath|alusrc2[17]~48_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(17),
	datad => \icpu|i_datapath|alusrc2[17]~48_combout\,
	combout => \icpu|i_datapath|alusrc2[17]~49_combout\);

-- Location: LCCOMB_X16_Y12_N20
\icpu|i_datapath|i_alu|iadder32|bit16|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ = (\icpu|i_datapath|alusrc1~16_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\) # (\icpu|i_datapath|alusrc2[16]~51_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~16_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\ & (\icpu|i_datapath|alusrc2[16]~51_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~16_combout\,
	datab => \icpu|i_datapath|alusrc2[16]~51_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit15|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\);

-- Location: LCCOMB_X19_Y13_N0
\icpu|i_datapath|alusrc1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~17_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(17) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(17),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~17_combout\);

-- Location: LCCOMB_X19_Y13_N26
\icpu|i_datapath|i_alu|iadder32|bit17|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~17_combout\) # (\icpu|i_datapath|alusrc2[17]~49_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ & (\icpu|i_datapath|alusrc1~17_combout\ & (\icpu|i_datapath|alusrc2[17]~49_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~49_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~17_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\);

-- Location: LCCOMB_X19_Y13_N4
\icpu|i_datapath|alusrc1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~18_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(18),
	combout => \icpu|i_datapath|alusrc1~18_combout\);

-- Location: LCCOMB_X19_Y13_N22
\icpu|i_datapath|i_alu|iadder32|bit18|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~18_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[18]~47_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ & (\icpu|i_datapath|alusrc1~18_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[18]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc1~18_combout\,
	datad => \icpu|i_datapath|alusrc2[18]~47_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\);

-- Location: LCCOMB_X20_Y11_N20
\icpu|i_datapath|alusrc1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~19_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(19),
	combout => \icpu|i_datapath|alusrc1~19_combout\);

-- Location: LCCOMB_X21_Y13_N22
\icpu|i_datapath|alusrc2[19]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~44_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_rs2_data\(19),
	datad => \icpu|i_datapath|ID_EX_imm_j\(20),
	combout => \icpu|i_datapath|alusrc2[19]~44_combout\);

-- Location: FF_X21_Y13_N1
\icpu|i_datapath|ID_EX_imm_j[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs1\(4),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(19));

-- Location: LCCOMB_X21_Y13_N0
\icpu|i_datapath|alusrc2[19]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[19]~45_combout\ = (\icpu|i_datapath|alusrc2[19]~44_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(19) & \icpu|i_datapath|ID_EX_lui~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[19]~44_combout\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(19),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc2[19]~45_combout\);

-- Location: LCCOMB_X21_Y13_N8
\icpu|i_datapath|i_alu|iadder32|bit19|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~19_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[19]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~19_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[19]~45_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\);

-- Location: LCCOMB_X21_Y13_N2
\icpu|i_datapath|i_alu|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc1~19_combout\ $ (((\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[19]~45_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|alusrc1~19_combout\ & \icpu|i_datapath|alusrc2[19]~45_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc1~19_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~45_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\icpu|i_datapath|i_alu|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~1_combout\ = (\icpu|i_datapath|alusrc2[19]~44_combout\) # ((\icpu|i_datapath|i_alu|Mux12~0_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(19) & \icpu|i_datapath|ID_EX_lui~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[19]~44_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~0_combout\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(19),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux12~1_combout\);

-- Location: LCCOMB_X21_Y13_N14
\icpu|i_datapath|i_alu|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~19_combout\ $ (\icpu|i_datapath|alusrc2[19]~45_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|alusrc1~19_combout\ & \icpu|i_datapath|alusrc2[19]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc1~19_combout\,
	datad => \icpu|i_datapath|alusrc2[19]~45_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~2_combout\);

-- Location: LCCOMB_X21_Y13_N24
\icpu|i_datapath|i_alu|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~3_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ & ((\icpu|i_datapath|i_alu|Mux12~0_combout\) # ((\icpu|i_datapath|i_alu|Mux12~1_combout\ & \icpu|i_datapath|i_alu|Mux12~2_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ & (\icpu|i_datapath|i_alu|Mux12~1_combout\ & (\icpu|i_datapath|i_alu|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux12~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~3_combout\);

-- Location: LCCOMB_X21_Y12_N18
\icpu|i_datapath|i_alu|ShiftLeft0~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\ = (!\icpu|i_datapath|alusrc2[2]~1_combout\ & (!\icpu|i_datapath|alusrc2[3]~8_combout\ & ((\icpu|i_datapath|ID_EX_alusrc~q\) # (!\icpu|i_datapath|ID_EX_rs2_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data\(3),
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X24_Y13_N6
\icpu|i_datapath|i_alu|ShiftLeft0~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X24_Y13_N24
\icpu|i_datapath|i_alu|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~4_combout\ = (\icpu|i_datapath|i_alu|Mux10~10_combout\ & ((\icpu|i_datapath|i_alu|Mux10~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~102_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux12~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux12~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~102_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~4_combout\);

-- Location: LCCOMB_X23_Y16_N0
\icpu|i_datapath|i_alu|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux12~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux12~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~101_combout\)) # (!\icpu|i_datapath|i_alu|Mux12~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~100_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~100_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux12~5_combout\);

-- Location: FF_X23_Y16_N1
\icpu|i_datapath|EX_MEM_aluout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(19));

-- Location: LCCOMB_X23_Y16_N26
\icpu|i_datapath|ID_EX_rs2_data~596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~596_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~595_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & \icpu|i_datapath|EX_MEM_aluout\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~595_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(19),
	combout => \icpu|i_datapath|ID_EX_rs2_data~596_combout\);

-- Location: LCCOMB_X20_Y25_N6
\iTimer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[19]~70_combout\ = (\iTimer|CounterR\(19) & (!\iTimer|CounterR[18]~69\)) # (!\iTimer|CounterR\(19) & ((\iTimer|CounterR[18]~69\) # (GND)))
-- \iTimer|CounterR[19]~71\ = CARRY((!\iTimer|CounterR[18]~69\) # (!\iTimer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(19),
	datad => VCC,
	cin => \iTimer|CounterR[18]~69\,
	combout => \iTimer|CounterR[19]~70_combout\,
	cout => \iTimer|CounterR[19]~71\);

-- Location: FF_X20_Y25_N7
\iTimer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[19]~70_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(19));

-- Location: LCCOMB_X21_Y25_N2
\iTimer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~15_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(19)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(19),
	combout => \iTimer|CompareR~15_combout\);

-- Location: FF_X21_Y25_N3
\iTimer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~15_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(19));

-- Location: LCCOMB_X21_Y25_N20
\read_data[19]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[19]~98_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(19))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & (\iTimer|CounterR\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(19),
	datad => \iTimer|CompareR\(19),
	combout => \read_data[19]~98_combout\);

-- Location: LCCOMB_X22_Y18_N28
\read_data[19]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[19]~99_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[19]~98_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(19),
	datab => \read_data[10]~63_combout\,
	datac => \read_data[19]~98_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[19]~99_combout\);

-- Location: LCCOMB_X23_Y16_N28
\icpu|i_datapath|ID_EX_rs2_data~597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~597_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~596_combout\ & ((\icpu|i_datapath|Add3~101_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~596_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & \read_data[19]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~596_combout\,
	datab => \icpu|i_datapath|Add3~101_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \read_data[19]~99_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~597_combout\);

-- Location: LCCOMB_X23_Y16_N10
\icpu|i_datapath|ID_EX_rs2_data~598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~598_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux12~5_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~597_combout\,
	datac => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~598_combout\);

-- Location: FF_X23_Y16_N11
\icpu|i_datapath|ID_EX_rs2_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(19));

-- Location: LCCOMB_X23_Y16_N20
\icpu|i_datapath|EX_MEM_rs2_data[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[19]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(19),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[19]~feeder_combout\);

-- Location: FF_X23_Y16_N21
\icpu|i_datapath|EX_MEM_rs2_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(19));

-- Location: LCCOMB_X22_Y18_N4
\read_data[18]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[18]~101_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[18]~100_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[18]~100_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(18),
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[18]~101_combout\);

-- Location: LCCOMB_X20_Y14_N30
\icpu|i_datapath|ID_EX_rs2_data~619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~619_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\read_data[18]~101_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[18]~101_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(18),
	combout => \icpu|i_datapath|ID_EX_rs2_data~619_combout\);

-- Location: FF_X19_Y18_N13
\icpu|i_datapath|EX_MEM_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(18));

-- Location: FF_X20_Y18_N3
\icpu|i_datapath|MEM_WB_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(18));

-- Location: LCCOMB_X19_Y18_N6
\icpu|i_datapath|EX_MEM_pc[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[17]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(17),
	combout => \icpu|i_datapath|EX_MEM_pc[17]~feeder_combout\);

-- Location: FF_X19_Y18_N7
\icpu|i_datapath|EX_MEM_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(17));

-- Location: FF_X20_Y18_N1
\icpu|i_datapath|MEM_WB_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(17));

-- Location: LCCOMB_X20_Y18_N0
\icpu|i_datapath|Add3~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~55_combout\ = (\icpu|i_datapath|MEM_WB_pc\(17) & (!\icpu|i_datapath|Add3~54\)) # (!\icpu|i_datapath|MEM_WB_pc\(17) & ((\icpu|i_datapath|Add3~54\) # (GND)))
-- \icpu|i_datapath|Add3~56\ = CARRY((!\icpu|i_datapath|Add3~54\) # (!\icpu|i_datapath|MEM_WB_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(17),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~54\,
	combout => \icpu|i_datapath|Add3~55_combout\,
	cout => \icpu|i_datapath|Add3~56\);

-- Location: LCCOMB_X20_Y18_N2
\icpu|i_datapath|Add3~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~57_combout\ = (\icpu|i_datapath|MEM_WB_pc\(18) & (\icpu|i_datapath|Add3~56\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(18) & (!\icpu|i_datapath|Add3~56\ & VCC))
-- \icpu|i_datapath|Add3~58\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(18) & !\icpu|i_datapath|Add3~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~56\,
	combout => \icpu|i_datapath|Add3~57_combout\,
	cout => \icpu|i_datapath|Add3~58\);

-- Location: FF_X22_Y18_N5
\icpu|i_datapath|MEM_WB_MemRdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[18]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(18));

-- Location: FF_X22_Y18_N15
\icpu|i_datapath|MEM_WB_aluout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(18));

-- Location: LCCOMB_X22_Y18_N14
\icpu|i_datapath|Add3~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~102_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(18))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(18),
	datac => \icpu|i_datapath|MEM_WB_aluout\(18),
	datad => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	combout => \icpu|i_datapath|Add3~102_combout\);

-- Location: LCCOMB_X22_Y18_N2
\icpu|i_datapath|Add3~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~103_combout\ = (\icpu|i_datapath|Add3~102_combout\) # ((\icpu|i_datapath|Add3~57_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~57_combout\,
	datab => \icpu|i_datapath|Add3~102_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~103_combout\);

-- Location: FF_X22_Y23_N17
\icpu|i_datapath|i_regfile|x10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(18));

-- Location: FF_X22_Y23_N3
\icpu|i_datapath|i_regfile|x8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(18));

-- Location: LCCOMB_X22_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~609_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(18))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(18),
	datad => \icpu|i_datapath|i_regfile|x8\(18),
	combout => \icpu|i_datapath|ID_EX_rs2_data~609_combout\);

-- Location: FF_X23_Y23_N29
\icpu|i_datapath|i_regfile|x11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(18));

-- Location: FF_X23_Y23_N27
\icpu|i_datapath|i_regfile|x9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(18));

-- Location: LCCOMB_X23_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~610_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~609_combout\ & ((\icpu|i_datapath|i_regfile|x11\(18)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~609_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(18) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~609_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(18),
	datac => \icpu|i_datapath|i_regfile|x9\(18),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~610_combout\);

-- Location: FF_X28_Y20_N27
\icpu|i_datapath|i_regfile|x1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(18));

-- Location: FF_X28_Y20_N17
\icpu|i_datapath|i_regfile|x2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(18));

-- Location: LCCOMB_X28_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~613_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(18)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|i_regfile|x1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(18),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(18),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~613_combout\);

-- Location: FF_X27_Y22_N29
\icpu|i_datapath|i_regfile|x3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(18));

-- Location: FF_X26_Y22_N13
\icpu|i_datapath|i_regfile|x6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(18));

-- Location: FF_X29_Y22_N15
\icpu|i_datapath|i_regfile|x5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(18));

-- Location: FF_X26_Y22_N23
\icpu|i_datapath|i_regfile|x4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(18));

-- Location: LCCOMB_X29_Y22_N14
\icpu|i_datapath|ID_EX_rs2_data~611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~611_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(18))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(18),
	datad => \icpu|i_datapath|i_regfile|x4\(18),
	combout => \icpu|i_datapath|ID_EX_rs2_data~611_combout\);

-- Location: FF_X29_Y22_N25
\icpu|i_datapath|i_regfile|x7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(18));

-- Location: LCCOMB_X29_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~612_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~611_combout\ & (((\icpu|i_datapath|i_regfile|x7\(18)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~611_combout\ & (\icpu|i_datapath|i_regfile|x6\(18) & 
-- ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(18),
	datab => \icpu|i_datapath|ID_EX_rs2_data~611_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(18),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~612_combout\);

-- Location: LCCOMB_X29_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~614_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~613_combout\ & (((\icpu|i_datapath|i_regfile|x3\(18))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~613_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~613_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(18),
	datad => \icpu|i_datapath|ID_EX_rs2_data~612_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~614_combout\);

-- Location: LCCOMB_X19_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~615_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~610_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~614_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~610_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~614_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~615_combout\);

-- Location: FF_X16_Y18_N29
\icpu|i_datapath|i_regfile|x12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(18));

-- Location: FF_X16_Y18_N11
\icpu|i_datapath|i_regfile|x13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(18));

-- Location: LCCOMB_X16_Y18_N10
\icpu|i_datapath|ID_EX_rs2_data~616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~616_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(18)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(18),
	datac => \icpu|i_datapath|i_regfile|x13\(18),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~616_combout\);

-- Location: FF_X17_Y18_N29
\icpu|i_datapath|i_regfile|x14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(18));

-- Location: FF_X22_Y18_N3
\icpu|i_datapath|i_regfile|x15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~103_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(18));

-- Location: LCCOMB_X17_Y18_N22
\icpu|i_datapath|ID_EX_rs2_data~617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~617_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~616_combout\ & (((\icpu|i_datapath|i_regfile|x15\(18)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~616_combout\ & (\icpu|i_datapath|i_regfile|x14\(18) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~616_combout\,
	datab => \icpu|i_datapath|i_regfile|x14\(18),
	datac => \icpu|i_datapath|i_regfile|x15\(18),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~617_combout\);

-- Location: FF_X12_Y20_N31
\icpu|i_datapath|i_regfile|x29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(18));

-- Location: FF_X12_Y22_N15
\icpu|i_datapath|i_regfile|x17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(18));

-- Location: FF_X12_Y22_N13
\icpu|i_datapath|i_regfile|x25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(18));

-- Location: LCCOMB_X12_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~601_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(18)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(18) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x17\(18),
	datac => \icpu|i_datapath|i_regfile|x25\(18),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~601_combout\);

-- Location: FF_X12_Y20_N21
\icpu|i_datapath|i_regfile|x21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(18));

-- Location: LCCOMB_X12_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~602_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~601_combout\ & ((\icpu|i_datapath|i_regfile|x29\(18)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~601_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(18) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(18),
	datab => \icpu|i_datapath|ID_EX_rs2_data~601_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(18),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~602_combout\);

-- Location: FF_X14_Y24_N27
\icpu|i_datapath|i_regfile|x16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(18));

-- Location: FF_X14_Y24_N1
\icpu|i_datapath|i_regfile|x24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(18));

-- Location: LCCOMB_X14_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~603_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(18)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(18),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(18),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~603_combout\);

-- Location: FF_X14_Y23_N19
\icpu|i_datapath|i_regfile|x28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(18));

-- Location: FF_X14_Y23_N25
\icpu|i_datapath|i_regfile|x20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(18));

-- Location: LCCOMB_X14_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~604_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~603_combout\ & ((\icpu|i_datapath|i_regfile|x28\(18)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~603_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(18) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~603_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(18),
	datac => \icpu|i_datapath|i_regfile|x20\(18),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~604_combout\);

-- Location: LCCOMB_X19_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~605_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~602_combout\)) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~604_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~602_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~604_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~605_combout\);

-- Location: FF_X12_Y19_N15
\icpu|i_datapath|i_regfile|x18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(18));

-- Location: FF_X12_Y19_N29
\icpu|i_datapath|i_regfile|x22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(18));

-- Location: LCCOMB_X12_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~599_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(18)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x18\(18),
	datac => \icpu|i_datapath|i_regfile|x22\(18),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~599_combout\);

-- Location: FF_X19_Y19_N19
\icpu|i_datapath|i_regfile|x30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(18));

-- Location: FF_X19_Y19_N1
\icpu|i_datapath|i_regfile|x26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(18));

-- Location: LCCOMB_X19_Y19_N18
\icpu|i_datapath|ID_EX_rs2_data~600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~600_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~599_combout\ & (((\icpu|i_datapath|i_regfile|x30\(18))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~599_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~599_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(18),
	datad => \icpu|i_datapath|i_regfile|x26\(18),
	combout => \icpu|i_datapath|ID_EX_rs2_data~600_combout\);

-- Location: FF_X15_Y23_N3
\icpu|i_datapath|i_regfile|x19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(18));

-- Location: FF_X15_Y23_N9
\icpu|i_datapath|i_regfile|x23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(18));

-- Location: LCCOMB_X15_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~606_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(18)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(18) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(18),
	datac => \icpu|i_datapath|i_regfile|x23\(18),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~606_combout\);

-- Location: FF_X16_Y23_N23
\icpu|i_datapath|i_regfile|x31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(18));

-- Location: FF_X16_Y23_N29
\icpu|i_datapath|i_regfile|x27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~103_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(18));

-- Location: LCCOMB_X16_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~607_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~606_combout\ & (((\icpu|i_datapath|i_regfile|x31\(18))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~606_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~606_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(18),
	datad => \icpu|i_datapath|i_regfile|x27\(18),
	combout => \icpu|i_datapath|ID_EX_rs2_data~607_combout\);

-- Location: LCCOMB_X19_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~608_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~605_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~607_combout\) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~605_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~600_combout\ & (\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~605_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~600_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~607_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~608_combout\);

-- Location: LCCOMB_X19_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~618_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~615_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~617_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~615_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~608_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~615_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~615_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~617_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~608_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~618_combout\);

-- Location: LCCOMB_X20_Y14_N8
\icpu|i_datapath|ID_EX_rs2_data~620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~620_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~619_combout\ & (((\icpu|i_datapath|Add3~103_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~619_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~619_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|Add3~103_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~618_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~620_combout\);

-- Location: LCCOMB_X20_Y14_N18
\icpu|i_datapath|ID_EX_rs2_data~621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~621_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux13~1_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~620_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~621_combout\);

-- Location: FF_X20_Y14_N19
\icpu|i_datapath|ID_EX_rs2_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(18));

-- Location: LCCOMB_X19_Y13_N16
\icpu|i_datapath|alusrc2[18]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~46_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(18),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[18]~46_combout\);

-- Location: LCCOMB_X19_Y13_N2
\icpu|i_datapath|alusrc2[18]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[18]~47_combout\ = (\icpu|i_datapath|alusrc2[18]~46_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(18),
	datad => \icpu|i_datapath|alusrc2[18]~46_combout\,
	combout => \icpu|i_datapath|alusrc2[18]~47_combout\);

-- Location: LCCOMB_X19_Y13_N30
\icpu|i_datapath|i_alu|iadder32|bit18|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~18_combout\ $ (\icpu|i_datapath|alusrc2[18]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit17|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc1~18_combout\,
	datad => \icpu|i_datapath|alusrc2[18]~47_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\);

-- Location: LCCOMB_X19_Y13_N28
\icpu|i_datapath|i_alu|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|alusrc2[18]~47_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc2[18]~47_combout\)) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|alusrc2[18]~47_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux13~2_combout\);

-- Location: LCCOMB_X19_Y13_N6
\icpu|i_datapath|i_alu|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~3_combout\ = (\icpu|i_datapath|i_alu|Mux13~2_combout\ & ((\icpu|i_datapath|alusrc1~18_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(1))) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|i_alu|Mux13~2_combout\ & 
-- (((\icpu|i_datapath|alusrc1~18_combout\ & \icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|Mux13~2_combout\,
	datac => \icpu|i_datapath|alusrc1~18_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux13~3_combout\);

-- Location: LCCOMB_X20_Y13_N12
\icpu|i_datapath|i_alu|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~0_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~121_combout\ & ((\icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux13~3_combout\) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~121_combout\,
	datac => \icpu|i_datapath|i_alu|Mux13~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~0_combout\);

-- Location: LCCOMB_X20_Y11_N30
\icpu|i_datapath|i_alu|ShiftLeft0~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(17))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(17),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(18),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X20_Y11_N8
\icpu|i_datapath|i_alu|ShiftLeft0~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~65_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~65_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X15_Y12_N6
\icpu|i_datapath|i_alu|ShiftLeft0~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~76_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~77_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X20_Y10_N24
\icpu|i_datapath|i_alu|ShiftLeft0~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~78_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X20_Y10_N14
\icpu|i_datapath|i_alu|ShiftLeft0~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X20_Y14_N16
\icpu|i_datapath|i_alu|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux13~1_combout\ = (\icpu|i_datapath|i_alu|Mux13~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~99_combout\) # ((!\icpu|i_datapath|i_alu|Mux10~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux13~0_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~98_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux13~0_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~98_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux13~1_combout\);

-- Location: FF_X20_Y14_N17
\icpu|i_datapath|EX_MEM_aluout[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(18));

-- Location: LCCOMB_X20_Y14_N28
\icpu|i_datapath|ID_EX_rs1_data~472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~472_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[18]~101_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(18),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[18]~101_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~472_combout\);

-- Location: LCCOMB_X22_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~462_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(18)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(18),
	datad => \icpu|i_datapath|i_regfile|x10\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~462_combout\);

-- Location: LCCOMB_X23_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~463_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~462_combout\ & ((\icpu|i_datapath|i_regfile|x11\(18)))) # (!\icpu|i_datapath|ID_EX_rs1_data~462_combout\ & (\icpu|i_datapath|i_regfile|x9\(18))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(18),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(18),
	datad => \icpu|i_datapath|ID_EX_rs1_data~462_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~463_combout\);

-- Location: LCCOMB_X26_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~464_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(18))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(18),
	datad => \icpu|i_datapath|i_regfile|x5\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~464_combout\);

-- Location: LCCOMB_X26_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~465_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~464_combout\ & (((\icpu|i_datapath|i_regfile|x7\(18))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~464_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x6\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~464_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(18),
	datad => \icpu|i_datapath|i_regfile|x7\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~465_combout\);

-- Location: LCCOMB_X28_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~466_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\) # ((\icpu|i_datapath|i_regfile|x2\(18))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(18),
	datad => \icpu|i_datapath|i_regfile|x2\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~466_combout\);

-- Location: LCCOMB_X27_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~467_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~466_combout\ & ((\icpu|i_datapath|i_regfile|x3\(18)))) # (!\icpu|i_datapath|ID_EX_rs1_data~466_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~465_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~465_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(18),
	datad => \icpu|i_datapath|ID_EX_rs1_data~466_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~467_combout\);

-- Location: LCCOMB_X27_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~468_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~463_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~463_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~467_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~468_combout\);

-- Location: LCCOMB_X14_Y24_N26
\icpu|i_datapath|ID_EX_rs1_data~456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~456_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(18)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(18),
	datad => \icpu|i_datapath|i_regfile|x24\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~456_combout\);

-- Location: LCCOMB_X14_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~457_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~456_combout\ & (((\icpu|i_datapath|i_regfile|x28\(18)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~456_combout\ & (\icpu|i_datapath|i_regfile|x20\(18) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~456_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(18),
	datac => \icpu|i_datapath|i_regfile|x28\(18),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~457_combout\);

-- Location: LCCOMB_X12_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~454_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(18)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(18),
	datad => \icpu|i_datapath|i_regfile|x25\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~454_combout\);

-- Location: LCCOMB_X12_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~455_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~454_combout\ & (\icpu|i_datapath|i_regfile|x29\(18))) # (!\icpu|i_datapath|ID_EX_rs1_data~454_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(18)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~454_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~454_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(18),
	datad => \icpu|i_datapath|i_regfile|x21\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~455_combout\);

-- Location: LCCOMB_X16_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~458_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1)) # (\icpu|i_datapath|ID_EX_rs1_data~455_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~457_combout\ & 
-- (!\icpu|i_datapath|rs1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~457_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~455_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~458_combout\);

-- Location: LCCOMB_X15_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~459_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(18))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(18),
	datac => \icpu|i_datapath|i_regfile|x19\(18),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~459_combout\);

-- Location: LCCOMB_X16_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~460_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~459_combout\ & (\icpu|i_datapath|i_regfile|x31\(18))) # (!\icpu|i_datapath|ID_EX_rs1_data~459_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(18)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(18),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(18),
	datad => \icpu|i_datapath|ID_EX_rs1_data~459_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~460_combout\);

-- Location: LCCOMB_X12_Y19_N14
\icpu|i_datapath|ID_EX_rs1_data~452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~452_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(18)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(18) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(18),
	datac => \icpu|i_datapath|i_regfile|x18\(18),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~452_combout\);

-- Location: LCCOMB_X19_Y19_N0
\icpu|i_datapath|ID_EX_rs1_data~453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~453_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~452_combout\ & ((\icpu|i_datapath|i_regfile|x30\(18)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~452_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(18) & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(18),
	datab => \icpu|i_datapath|ID_EX_rs1_data~452_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(18),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~453_combout\);

-- Location: LCCOMB_X16_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~461_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~458_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~460_combout\) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~458_combout\ & (((\icpu|i_datapath|rs1\(1) 
-- & \icpu|i_datapath|ID_EX_rs1_data~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~458_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~460_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~453_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~461_combout\);

-- Location: LCCOMB_X16_Y18_N28
\icpu|i_datapath|ID_EX_rs1_data~469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~469_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x13\(18))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x12\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(18),
	datad => \icpu|i_datapath|i_regfile|x13\(18),
	combout => \icpu|i_datapath|ID_EX_rs1_data~469_combout\);

-- Location: LCCOMB_X17_Y18_N28
\icpu|i_datapath|ID_EX_rs1_data~470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~470_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~469_combout\ & (\icpu|i_datapath|i_regfile|x15\(18))) # (!\icpu|i_datapath|ID_EX_rs1_data~469_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(18)))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(18),
	datac => \icpu|i_datapath|i_regfile|x14\(18),
	datad => \icpu|i_datapath|ID_EX_rs1_data~469_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~470_combout\);

-- Location: LCCOMB_X20_Y14_N10
\icpu|i_datapath|ID_EX_rs1_data~471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~471_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~468_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~470_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~468_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~461_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~468_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~461_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~470_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~471_combout\);

-- Location: LCCOMB_X20_Y14_N6
\icpu|i_datapath|ID_EX_rs1_data~473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~473_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~472_combout\ & (\icpu|i_datapath|Add3~103_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~472_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~471_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~472_combout\,
	datac => \icpu|i_datapath|Add3~103_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~471_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~473_combout\);

-- Location: LCCOMB_X20_Y14_N20
\icpu|i_datapath|ID_EX_rs1_data~474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~474_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux13~1_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~473_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~474_combout\);

-- Location: FF_X20_Y14_N21
\icpu|i_datapath|ID_EX_rs1_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(18));

-- Location: LCCOMB_X20_Y11_N26
\icpu|i_datapath|i_alu|ShiftLeft0~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(18))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(18),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(19),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X20_Y15_N4
\icpu|i_datapath|jal_dest[18]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[18]~34_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(18) & ((\icpu|i_datapath|ID_EX_pc\(18) & (\icpu|i_datapath|jal_dest[17]~33\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(18) & (!\icpu|i_datapath|jal_dest[17]~33\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(18) & ((\icpu|i_datapath|ID_EX_pc\(18) & (!\icpu|i_datapath|jal_dest[17]~33\)) # (!\icpu|i_datapath|ID_EX_pc\(18) & ((\icpu|i_datapath|jal_dest[17]~33\) # (GND)))))
-- \icpu|i_datapath|jal_dest[18]~35\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(18) & (!\icpu|i_datapath|ID_EX_pc\(18) & !\icpu|i_datapath|jal_dest[17]~33\)) # (!\icpu|i_datapath|ID_EX_imm_j\(18) & ((!\icpu|i_datapath|jal_dest[17]~33\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(18),
	datab => \icpu|i_datapath|ID_EX_pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[17]~33\,
	combout => \icpu|i_datapath|jal_dest[18]~34_combout\,
	cout => \icpu|i_datapath|jal_dest[18]~35\);

-- Location: LCCOMB_X20_Y15_N6
\icpu|i_datapath|jal_dest[19]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[19]~36_combout\ = ((\icpu|i_datapath|ID_EX_pc\(19) $ (\icpu|i_datapath|ID_EX_imm_j\(19) $ (!\icpu|i_datapath|jal_dest[18]~35\)))) # (GND)
-- \icpu|i_datapath|jal_dest[19]~37\ = CARRY((\icpu|i_datapath|ID_EX_pc\(19) & ((\icpu|i_datapath|ID_EX_imm_j\(19)) # (!\icpu|i_datapath|jal_dest[18]~35\))) # (!\icpu|i_datapath|ID_EX_pc\(19) & (\icpu|i_datapath|ID_EX_imm_j\(19) & 
-- !\icpu|i_datapath|jal_dest[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(19),
	datab => \icpu|i_datapath|ID_EX_imm_j\(19),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[18]~35\,
	combout => \icpu|i_datapath|jal_dest[19]~36_combout\,
	cout => \icpu|i_datapath|jal_dest[19]~37\);

-- Location: LCCOMB_X20_Y15_N8
\icpu|i_datapath|jal_dest[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[20]~38_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(20) & (\icpu|i_datapath|jal_dest[19]~37\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(20) & (!\icpu|i_datapath|jal_dest[19]~37\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(20) & (!\icpu|i_datapath|jal_dest[19]~37\)) # (!\icpu|i_datapath|ID_EX_pc\(20) & ((\icpu|i_datapath|jal_dest[19]~37\) # (GND)))))
-- \icpu|i_datapath|jal_dest[20]~39\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(20) & !\icpu|i_datapath|jal_dest[19]~37\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[19]~37\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[19]~37\,
	combout => \icpu|i_datapath|jal_dest[20]~38_combout\,
	cout => \icpu|i_datapath|jal_dest[20]~39\);

-- Location: LCCOMB_X22_Y15_N0
\icpu|i_datapath|Add2~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~30_combout\ = (\icpu|i_datapath|pc\(17) & (!\icpu|i_datapath|Add2~29\)) # (!\icpu|i_datapath|pc\(17) & ((\icpu|i_datapath|Add2~29\) # (GND)))
-- \icpu|i_datapath|Add2~31\ = CARRY((!\icpu|i_datapath|Add2~29\) # (!\icpu|i_datapath|pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(17),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~29\,
	combout => \icpu|i_datapath|Add2~30_combout\,
	cout => \icpu|i_datapath|Add2~31\);

-- Location: LCCOMB_X22_Y15_N2
\icpu|i_datapath|Add2~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~32_combout\ = (\icpu|i_datapath|pc\(18) & (\icpu|i_datapath|Add2~31\ $ (GND))) # (!\icpu|i_datapath|pc\(18) & (!\icpu|i_datapath|Add2~31\ & VCC))
-- \icpu|i_datapath|Add2~33\ = CARRY((\icpu|i_datapath|pc\(18) & !\icpu|i_datapath|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~31\,
	combout => \icpu|i_datapath|Add2~32_combout\,
	cout => \icpu|i_datapath|Add2~33\);

-- Location: LCCOMB_X22_Y15_N4
\icpu|i_datapath|Add2~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~34_combout\ = (\icpu|i_datapath|pc\(19) & (!\icpu|i_datapath|Add2~33\)) # (!\icpu|i_datapath|pc\(19) & ((\icpu|i_datapath|Add2~33\) # (GND)))
-- \icpu|i_datapath|Add2~35\ = CARRY((!\icpu|i_datapath|Add2~33\) # (!\icpu|i_datapath|pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~33\,
	combout => \icpu|i_datapath|Add2~34_combout\,
	cout => \icpu|i_datapath|Add2~35\);

-- Location: LCCOMB_X22_Y15_N6
\icpu|i_datapath|Add2~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~36_combout\ = (\icpu|i_datapath|pc\(20) & (\icpu|i_datapath|Add2~35\ $ (GND))) # (!\icpu|i_datapath|pc\(20) & (!\icpu|i_datapath|Add2~35\ & VCC))
-- \icpu|i_datapath|Add2~37\ = CARRY((\icpu|i_datapath|pc\(20) & !\icpu|i_datapath|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~35\,
	combout => \icpu|i_datapath|Add2~36_combout\,
	cout => \icpu|i_datapath|Add2~37\);

-- Location: LCCOMB_X24_Y15_N16
\icpu|i_datapath|pc~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~54_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|Add2~36_combout\))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|jal_dest[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[20]~38_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|Add2~36_combout\,
	combout => \icpu|i_datapath|pc~54_combout\);

-- Location: LCCOMB_X19_Y15_N6
\icpu|i_datapath|branch_dest[19]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[19]~36_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(19) $ (!\icpu|i_datapath|branch_dest[18]~35\)))) # (GND)
-- \icpu|i_datapath|branch_dest[19]~37\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(19)) # (!\icpu|i_datapath|branch_dest[18]~35\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(19) & 
-- !\icpu|i_datapath|branch_dest[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[18]~35\,
	combout => \icpu|i_datapath|branch_dest[19]~36_combout\,
	cout => \icpu|i_datapath|branch_dest[19]~37\);

-- Location: LCCOMB_X19_Y15_N8
\icpu|i_datapath|branch_dest[20]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[20]~38_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(20) & (\icpu|i_datapath|branch_dest[19]~37\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(20) & (!\icpu|i_datapath|branch_dest[19]~37\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(20) & (!\icpu|i_datapath|branch_dest[19]~37\)) # (!\icpu|i_datapath|ID_EX_pc\(20) & ((\icpu|i_datapath|branch_dest[19]~37\) # (GND)))))
-- \icpu|i_datapath|branch_dest[20]~39\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(20) & !\icpu|i_datapath|branch_dest[19]~37\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[19]~37\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[19]~37\,
	combout => \icpu|i_datapath|branch_dest[20]~38_combout\,
	cout => \icpu|i_datapath|branch_dest[20]~39\);

-- Location: LCCOMB_X20_Y11_N0
\icpu|i_datapath|i_alu|ShiftLeft0~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X20_Y11_N10
\icpu|i_datapath|i_alu|ShiftLeft0~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~91_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~91_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~104_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X20_Y13_N30
\icpu|i_datapath|i_alu|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y13_N24
\icpu|i_datapath|i_alu|ShiftLeft0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\ & ((!\icpu|i_datapath|alusrc2[2]~1_combout\) # (!\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[2]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X21_Y21_N22
\iTimer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~14_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(20)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(20),
	datac => \reset_ff~q\,
	combout => \iTimer|CompareR~14_combout\);

-- Location: FF_X21_Y21_N23
\iTimer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~14_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(20));

-- Location: LCCOMB_X20_Y25_N8
\iTimer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[20]~72_combout\ = (\iTimer|CounterR\(20) & (\iTimer|CounterR[19]~71\ $ (GND))) # (!\iTimer|CounterR\(20) & (!\iTimer|CounterR[19]~71\ & VCC))
-- \iTimer|CounterR[20]~73\ = CARRY((\iTimer|CounterR\(20) & !\iTimer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(20),
	datad => VCC,
	cin => \iTimer|CounterR[19]~71\,
	combout => \iTimer|CounterR[20]~72_combout\,
	cout => \iTimer|CounterR[20]~73\);

-- Location: FF_X20_Y25_N9
\iTimer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[20]~72_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(20));

-- Location: LCCOMB_X21_Y21_N16
\read_data[20]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[20]~96_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(20))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(20),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CounterR\(20),
	datad => \iGPIO|Equal0~2_combout\,
	combout => \read_data[20]~96_combout\);

-- Location: LCCOMB_X19_Y15_N10
\icpu|i_datapath|branch_dest[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[21]~40_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(21) $ (!\icpu|i_datapath|branch_dest[20]~39\)))) # (GND)
-- \icpu|i_datapath|branch_dest[21]~41\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(21)) # (!\icpu|i_datapath|branch_dest[20]~39\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(21) & 
-- !\icpu|i_datapath|branch_dest[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[20]~39\,
	combout => \icpu|i_datapath|branch_dest[21]~40_combout\,
	cout => \icpu|i_datapath|branch_dest[21]~41\);

-- Location: LCCOMB_X19_Y15_N12
\icpu|i_datapath|branch_dest[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[22]~42_combout\ = (\icpu|i_datapath|ID_EX_pc\(22) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|branch_dest[21]~41\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[21]~41\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(22) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[21]~41\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|branch_dest[21]~41\) # (GND)))))
-- \icpu|i_datapath|branch_dest[22]~43\ = CARRY((\icpu|i_datapath|ID_EX_pc\(22) & (!\icpu|i_datapath|ID_EX_imm_j\(20) & !\icpu|i_datapath|branch_dest[21]~41\)) # (!\icpu|i_datapath|ID_EX_pc\(22) & ((!\icpu|i_datapath|branch_dest[21]~41\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(22),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[21]~41\,
	combout => \icpu|i_datapath|branch_dest[22]~42_combout\,
	cout => \icpu|i_datapath|branch_dest[22]~43\);

-- Location: LCCOMB_X19_Y15_N14
\icpu|i_datapath|branch_dest[23]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[23]~44_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(23) $ (!\icpu|i_datapath|branch_dest[22]~43\)))) # (GND)
-- \icpu|i_datapath|branch_dest[23]~45\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(23)) # (!\icpu|i_datapath|branch_dest[22]~43\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(23) & 
-- !\icpu|i_datapath|branch_dest[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[22]~43\,
	combout => \icpu|i_datapath|branch_dest[23]~44_combout\,
	cout => \icpu|i_datapath|branch_dest[23]~45\);

-- Location: LCCOMB_X20_Y15_N10
\icpu|i_datapath|jal_dest[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[21]~40_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(21) $ (!\icpu|i_datapath|jal_dest[20]~39\)))) # (GND)
-- \icpu|i_datapath|jal_dest[21]~41\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(21)) # (!\icpu|i_datapath|jal_dest[20]~39\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(21) & 
-- !\icpu|i_datapath|jal_dest[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[20]~39\,
	combout => \icpu|i_datapath|jal_dest[21]~40_combout\,
	cout => \icpu|i_datapath|jal_dest[21]~41\);

-- Location: LCCOMB_X20_Y15_N12
\icpu|i_datapath|jal_dest[22]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[22]~42_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(22) & (\icpu|i_datapath|jal_dest[21]~41\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(22) & (!\icpu|i_datapath|jal_dest[21]~41\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(22) & (!\icpu|i_datapath|jal_dest[21]~41\)) # (!\icpu|i_datapath|ID_EX_pc\(22) & ((\icpu|i_datapath|jal_dest[21]~41\) # (GND)))))
-- \icpu|i_datapath|jal_dest[22]~43\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(22) & !\icpu|i_datapath|jal_dest[21]~41\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[21]~41\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[21]~41\,
	combout => \icpu|i_datapath|jal_dest[22]~42_combout\,
	cout => \icpu|i_datapath|jal_dest[22]~43\);

-- Location: LCCOMB_X20_Y15_N14
\icpu|i_datapath|jal_dest[23]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[23]~44_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(23) $ (!\icpu|i_datapath|jal_dest[22]~43\)))) # (GND)
-- \icpu|i_datapath|jal_dest[23]~45\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(23)) # (!\icpu|i_datapath|jal_dest[22]~43\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(23) & 
-- !\icpu|i_datapath|jal_dest[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[22]~43\,
	combout => \icpu|i_datapath|jal_dest[23]~44_combout\,
	cout => \icpu|i_datapath|jal_dest[23]~45\);

-- Location: LCCOMB_X22_Y15_N8
\icpu|i_datapath|Add2~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~38_combout\ = (\icpu|i_datapath|pc\(21) & (!\icpu|i_datapath|Add2~37\)) # (!\icpu|i_datapath|pc\(21) & ((\icpu|i_datapath|Add2~37\) # (GND)))
-- \icpu|i_datapath|Add2~39\ = CARRY((!\icpu|i_datapath|Add2~37\) # (!\icpu|i_datapath|pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~37\,
	combout => \icpu|i_datapath|Add2~38_combout\,
	cout => \icpu|i_datapath|Add2~39\);

-- Location: LCCOMB_X22_Y15_N10
\icpu|i_datapath|Add2~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~40_combout\ = (\icpu|i_datapath|pc\(22) & (\icpu|i_datapath|Add2~39\ $ (GND))) # (!\icpu|i_datapath|pc\(22) & (!\icpu|i_datapath|Add2~39\ & VCC))
-- \icpu|i_datapath|Add2~41\ = CARRY((\icpu|i_datapath|pc\(22) & !\icpu|i_datapath|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~39\,
	combout => \icpu|i_datapath|Add2~40_combout\,
	cout => \icpu|i_datapath|Add2~41\);

-- Location: LCCOMB_X22_Y15_N12
\icpu|i_datapath|Add2~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~42_combout\ = (\icpu|i_datapath|pc\(23) & (!\icpu|i_datapath|Add2~41\)) # (!\icpu|i_datapath|pc\(23) & ((\icpu|i_datapath|Add2~41\) # (GND)))
-- \icpu|i_datapath|Add2~43\ = CARRY((!\icpu|i_datapath|Add2~41\) # (!\icpu|i_datapath|pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~41\,
	combout => \icpu|i_datapath|Add2~42_combout\,
	cout => \icpu|i_datapath|Add2~43\);

-- Location: LCCOMB_X23_Y15_N18
\icpu|i_datapath|pc~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~48_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|i_alu|Mux8~5_combout\)) # (!\icpu|i_datapath|pc[23]~2_combout\))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|pc[23]~2_combout\ & 
-- ((\icpu|i_datapath|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	datad => \icpu|i_datapath|Add2~42_combout\,
	combout => \icpu|i_datapath|pc~48_combout\);

-- Location: LCCOMB_X23_Y15_N14
\icpu|i_datapath|pc~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~49_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~48_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~48_combout\ & (\icpu|i_datapath|branch_dest[23]~44_combout\)) # 
-- (!\icpu|i_datapath|pc~48_combout\ & ((\icpu|i_datapath|jal_dest[23]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[23]~44_combout\,
	datab => \icpu|i_datapath|jal_dest[23]~44_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|pc~48_combout\,
	combout => \icpu|i_datapath|pc~49_combout\);

-- Location: LCCOMB_X12_Y15_N16
\icpu|i_controller|i_maindec|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~6_combout\ = (\icpu|i_datapath|IF_ID_inst\(2) & (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & !\icpu|i_datapath|IF_ID_inst\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(2),
	datab => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datad => \icpu|i_datapath|IF_ID_inst\(3),
	combout => \icpu|i_controller|i_maindec|Decoder0~6_combout\);

-- Location: FF_X12_Y15_N17
\icpu|i_datapath|ID_EX_jalr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_maindec|Decoder0~6_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_jalr~q\);

-- Location: LCCOMB_X12_Y16_N16
\icpu|i_datapath|pc[23]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~5_combout\ = (!\icpu|i_datapath|ID_EX_jal~q\ & ((\icpu|i_datapath|stall~0_combout\) # ((\icpu|i_datapath|IF_flush~q\) # (\icpu|i_datapath|flush_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|stall~0_combout\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|ID_EX_jal~q\,
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|pc[23]~5_combout\);

-- Location: LCCOMB_X12_Y16_N18
\icpu|i_datapath|pc[23]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~6_combout\ = (!\icpu|i_datapath|ID_EX_jalr~q\ & \icpu|i_datapath|pc[23]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_jalr~q\,
	datad => \icpu|i_datapath|pc[23]~5_combout\,
	combout => \icpu|i_datapath|pc[23]~6_combout\);

-- Location: LCCOMB_X11_Y17_N18
\icpu|i_controller|i_maindec|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~8_combout\ = (\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|Equal0~0_combout\ & (\icpu|i_datapath|IF_ID_inst\(6) & !\icpu|i_datapath|IF_ID_inst\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|Equal0~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|i_datapath|IF_ID_inst\(4),
	combout => \icpu|i_controller|i_maindec|Decoder0~8_combout\);

-- Location: FF_X11_Y17_N19
\icpu|i_datapath|ID_EX_branch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_maindec|Decoder0~8_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_branch~q\);

-- Location: LCCOMB_X12_Y17_N14
\icpu|i_datapath|ID_EX_inst~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_inst~2_combout\ = (\icpu|i_datapath|IF_ID_inst\(13) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(13),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_inst~2_combout\);

-- Location: FF_X12_Y17_N15
\icpu|i_datapath|ID_EX_inst[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_inst~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_inst\(13));

-- Location: LCCOMB_X12_Y17_N4
\icpu|i_datapath|ID_EX_inst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_inst~1_combout\ = (\icpu|i_datapath|IF_ID_inst\(14) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(14),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_inst~1_combout\);

-- Location: FF_X12_Y17_N5
\icpu|i_datapath|ID_EX_inst[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_inst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_inst\(14));

-- Location: LCCOMB_X12_Y16_N6
\icpu|i_datapath|branch_taken~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_taken~5_combout\ = (\icpu|i_datapath|ID_EX_branch~q\ & (!\icpu|i_datapath|ID_EX_inst\(13) & !\icpu|i_datapath|ID_EX_inst\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_branch~q\,
	datac => \icpu|i_datapath|ID_EX_inst\(13),
	datad => \icpu|i_datapath|ID_EX_inst\(14),
	combout => \icpu|i_datapath|branch_taken~5_combout\);

-- Location: LCCOMB_X15_Y16_N26
\icpu|i_datapath|pc[23]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~7_combout\ = (\icpu|i_datapath|branch_taken~6_combout\) # (((\icpu|i_datapath|branch_taken~4_combout\ & \icpu|i_datapath|branch_taken~5_combout\)) # (!\icpu|i_datapath|pc[23]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_taken~6_combout\,
	datab => \icpu|i_datapath|pc[23]~6_combout\,
	datac => \icpu|i_datapath|branch_taken~4_combout\,
	datad => \icpu|i_datapath|branch_taken~5_combout\,
	combout => \icpu|i_datapath|pc[23]~7_combout\);

-- Location: FF_X23_Y15_N15
\icpu|i_datapath|pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~49_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(23));

-- Location: LCCOMB_X21_Y15_N10
\icpu|i_datapath|IF_ID_pc~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~20_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(23),
	combout => \icpu|i_datapath|IF_ID_pc~20_combout\);

-- Location: FF_X21_Y15_N11
\icpu|i_datapath|IF_ID_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~20_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(23));

-- Location: FF_X20_Y15_N15
\icpu|i_datapath|ID_EX_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(23),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(23));

-- Location: FF_X20_Y18_N31
\icpu|i_datapath|EX_MEM_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(23));

-- Location: FF_X20_Y18_N13
\icpu|i_datapath|MEM_WB_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(23));

-- Location: FF_X19_Y18_N17
\icpu|i_datapath|EX_MEM_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(20));

-- Location: FF_X20_Y18_N7
\icpu|i_datapath|MEM_WB_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(20));

-- Location: LCCOMB_X20_Y18_N4
\icpu|i_datapath|Add3~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~59_combout\ = (\icpu|i_datapath|MEM_WB_pc\(19) & (!\icpu|i_datapath|Add3~58\)) # (!\icpu|i_datapath|MEM_WB_pc\(19) & ((\icpu|i_datapath|Add3~58\) # (GND)))
-- \icpu|i_datapath|Add3~60\ = CARRY((!\icpu|i_datapath|Add3~58\) # (!\icpu|i_datapath|MEM_WB_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(19),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~58\,
	combout => \icpu|i_datapath|Add3~59_combout\,
	cout => \icpu|i_datapath|Add3~60\);

-- Location: LCCOMB_X20_Y18_N6
\icpu|i_datapath|Add3~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~61_combout\ = (\icpu|i_datapath|MEM_WB_pc\(20) & (\icpu|i_datapath|Add3~60\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(20) & (!\icpu|i_datapath|Add3~60\ & VCC))
-- \icpu|i_datapath|Add3~62\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(20) & !\icpu|i_datapath|Add3~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(20),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~60\,
	combout => \icpu|i_datapath|Add3~61_combout\,
	cout => \icpu|i_datapath|Add3~62\);

-- Location: LCCOMB_X20_Y18_N8
\icpu|i_datapath|Add3~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~63_combout\ = (\icpu|i_datapath|MEM_WB_pc\(21) & (!\icpu|i_datapath|Add3~62\)) # (!\icpu|i_datapath|MEM_WB_pc\(21) & ((\icpu|i_datapath|Add3~62\) # (GND)))
-- \icpu|i_datapath|Add3~64\ = CARRY((!\icpu|i_datapath|Add3~62\) # (!\icpu|i_datapath|MEM_WB_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(21),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~62\,
	combout => \icpu|i_datapath|Add3~63_combout\,
	cout => \icpu|i_datapath|Add3~64\);

-- Location: LCCOMB_X20_Y18_N10
\icpu|i_datapath|Add3~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~65_combout\ = (\icpu|i_datapath|MEM_WB_pc\(22) & (\icpu|i_datapath|Add3~64\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(22) & (!\icpu|i_datapath|Add3~64\ & VCC))
-- \icpu|i_datapath|Add3~66\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(22) & !\icpu|i_datapath|Add3~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(22),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~64\,
	combout => \icpu|i_datapath|Add3~65_combout\,
	cout => \icpu|i_datapath|Add3~66\);

-- Location: LCCOMB_X20_Y18_N12
\icpu|i_datapath|Add3~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~67_combout\ = (\icpu|i_datapath|MEM_WB_pc\(23) & (!\icpu|i_datapath|Add3~66\)) # (!\icpu|i_datapath|MEM_WB_pc\(23) & ((\icpu|i_datapath|Add3~66\) # (GND)))
-- \icpu|i_datapath|Add3~68\ = CARRY((!\icpu|i_datapath|Add3~66\) # (!\icpu|i_datapath|MEM_WB_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(23),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~66\,
	combout => \icpu|i_datapath|Add3~67_combout\,
	cout => \icpu|i_datapath|Add3~68\);

-- Location: FF_X23_Y18_N1
\icpu|i_datapath|MEM_WB_aluout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(23));

-- Location: LCCOMB_X20_Y25_N10
\iTimer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[21]~74_combout\ = (\iTimer|CounterR\(21) & (!\iTimer|CounterR[20]~73\)) # (!\iTimer|CounterR\(21) & ((\iTimer|CounterR[20]~73\) # (GND)))
-- \iTimer|CounterR[21]~75\ = CARRY((!\iTimer|CounterR[20]~73\) # (!\iTimer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(21),
	datad => VCC,
	cin => \iTimer|CounterR[20]~73\,
	combout => \iTimer|CounterR[21]~74_combout\,
	cout => \iTimer|CounterR[21]~75\);

-- Location: FF_X20_Y25_N11
\iTimer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[21]~74_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(21));

-- Location: LCCOMB_X20_Y25_N12
\iTimer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[22]~76_combout\ = (\iTimer|CounterR\(22) & (\iTimer|CounterR[21]~75\ $ (GND))) # (!\iTimer|CounterR\(22) & (!\iTimer|CounterR[21]~75\ & VCC))
-- \iTimer|CounterR[22]~77\ = CARRY((\iTimer|CounterR\(22) & !\iTimer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(22),
	datad => VCC,
	cin => \iTimer|CounterR[21]~75\,
	combout => \iTimer|CounterR[22]~76_combout\,
	cout => \iTimer|CounterR[22]~77\);

-- Location: FF_X20_Y25_N13
\iTimer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[22]~76_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(22));

-- Location: LCCOMB_X20_Y25_N14
\iTimer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[23]~78_combout\ = (\iTimer|CounterR\(23) & (!\iTimer|CounterR[22]~77\)) # (!\iTimer|CounterR\(23) & ((\iTimer|CounterR[22]~77\) # (GND)))
-- \iTimer|CounterR[23]~79\ = CARRY((!\iTimer|CounterR[22]~77\) # (!\iTimer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(23),
	datad => VCC,
	cin => \iTimer|CounterR[22]~77\,
	combout => \iTimer|CounterR[23]~78_combout\,
	cout => \iTimer|CounterR[23]~79\);

-- Location: FF_X20_Y25_N15
\iTimer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[23]~78_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(23));

-- Location: LCCOMB_X22_Y21_N16
\iTimer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~11_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(23)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_rs2_data\(23),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~11_combout\);

-- Location: FF_X22_Y21_N17
\iTimer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~11_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(23));

-- Location: LCCOMB_X22_Y21_N26
\read_data[23]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[23]~90_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(23))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(23) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(23),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CompareR\(23),
	combout => \read_data[23]~90_combout\);

-- Location: M9K_X25_Y18_N0
\iMem|altsyncram_component|auto_generated|ram_block1a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0EFC0E0CF9CC0CF8C4E8CF7C0E2CF6CCE2CF5C8E9CF4C4E0CF3C0E4CF2CCE9CF1C8E0C0CFCFA08000C0CFF080CBA080DE40F10F0CF1C0008AC00400FBF5081000C0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N26
\read_data[23]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[23]~91_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[23]~90_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \read_data[23]~90_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(23),
	combout => \read_data[23]~91_combout\);

-- Location: FF_X23_Y18_N27
\icpu|i_datapath|MEM_WB_MemRdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[23]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(23));

-- Location: LCCOMB_X23_Y18_N0
\icpu|i_datapath|Add3~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~92_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(23)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(23),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(23),
	combout => \icpu|i_datapath|Add3~92_combout\);

-- Location: LCCOMB_X23_Y18_N12
\icpu|i_datapath|Add3~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~93_combout\ = (\icpu|i_datapath|Add3~92_combout\) # ((\icpu|i_datapath|Add3~67_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~67_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~92_combout\,
	combout => \icpu|i_datapath|Add3~93_combout\);

-- Location: FF_X28_Y18_N13
\icpu|i_datapath|i_regfile|x13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(23));

-- Location: FF_X23_Y18_N13
\icpu|i_datapath|i_regfile|x15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~93_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(23));

-- Location: FF_X28_Y18_N23
\icpu|i_datapath|i_regfile|x12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(23));

-- Location: FF_X24_Y19_N29
\icpu|i_datapath|i_regfile|x14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(23));

-- Location: LCCOMB_X24_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~501_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x14\(23)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x12\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x12\(23),
	datac => \icpu|i_datapath|i_regfile|x14\(23),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~501_combout\);

-- Location: LCCOMB_X24_Y19_N30
\icpu|i_datapath|ID_EX_rs2_data~502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~502_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~501_combout\ & ((\icpu|i_datapath|i_regfile|x15\(23)))) # (!\icpu|i_datapath|ID_EX_rs2_data~501_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(23))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(23),
	datab => \icpu|i_datapath|i_regfile|x15\(23),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~501_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~502_combout\);

-- Location: FF_X27_Y21_N11
\icpu|i_datapath|i_regfile|x1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(23));

-- Location: FF_X28_Y21_N25
\icpu|i_datapath|i_regfile|x7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(23));

-- Location: FF_X28_Y21_N23
\icpu|i_datapath|i_regfile|x5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(23));

-- Location: FF_X28_Y23_N23
\icpu|i_datapath|i_regfile|x4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(23));

-- Location: FF_X28_Y23_N21
\icpu|i_datapath|i_regfile|x6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(23));

-- Location: LCCOMB_X28_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~496_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(23)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(23),
	datac => \icpu|i_datapath|i_regfile|x6\(23),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~496_combout\);

-- Location: LCCOMB_X28_Y21_N22
\icpu|i_datapath|ID_EX_rs2_data~497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~497_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~496_combout\ & (\icpu|i_datapath|i_regfile|x7\(23))) # (!\icpu|i_datapath|ID_EX_rs2_data~496_combout\ & ((\icpu|i_datapath|i_regfile|x5\(23)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x7\(23),
	datac => \icpu|i_datapath|i_regfile|x5\(23),
	datad => \icpu|i_datapath|ID_EX_rs2_data~496_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~497_combout\);

-- Location: LCCOMB_X28_Y21_N18
\icpu|i_datapath|ID_EX_rs2_data~498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~498_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\) # (\icpu|i_datapath|ID_EX_rs2_data~497_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(23) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(23),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~497_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~498_combout\);

-- Location: FF_X27_Y20_N1
\icpu|i_datapath|i_regfile|x2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(23));

-- Location: FF_X27_Y20_N19
\icpu|i_datapath|i_regfile|x3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(23));

-- Location: LCCOMB_X27_Y20_N0
\icpu|i_datapath|ID_EX_rs2_data~499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~499_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~498_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)))) # (!\icpu|i_datapath|ID_EX_rs2_data~498_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(23))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~498_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(23),
	datad => \icpu|i_datapath|i_regfile|x3\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~499_combout\);

-- Location: FF_X23_Y17_N27
\icpu|i_datapath|i_regfile|x31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(23));

-- Location: FF_X23_Y17_N17
\icpu|i_datapath|i_regfile|x27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(23));

-- Location: FF_X24_Y17_N25
\icpu|i_datapath|i_regfile|x23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(23));

-- Location: FF_X24_Y17_N19
\icpu|i_datapath|i_regfile|x19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(23));

-- Location: LCCOMB_X24_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~493_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x23\(23))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(23),
	datad => \icpu|i_datapath|i_regfile|x19\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~493_combout\);

-- Location: LCCOMB_X23_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~494_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~493_combout\ & (\icpu|i_datapath|i_regfile|x31\(23))) # (!\icpu|i_datapath|ID_EX_rs2_data~493_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(23)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(23),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(23),
	datad => \icpu|i_datapath|ID_EX_rs2_data~493_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~494_combout\);

-- Location: FF_X28_Y15_N27
\icpu|i_datapath|i_regfile|x29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(23));

-- Location: FF_X28_Y15_N17
\icpu|i_datapath|i_regfile|x21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(23));

-- Location: FF_X27_Y15_N25
\icpu|i_datapath|i_regfile|x25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(23));

-- Location: FF_X27_Y15_N19
\icpu|i_datapath|i_regfile|x17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(23));

-- Location: LCCOMB_X27_Y15_N24
\icpu|i_datapath|ID_EX_rs2_data~486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~486_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(23))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(23),
	datad => \icpu|i_datapath|i_regfile|x17\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~486_combout\);

-- Location: LCCOMB_X28_Y15_N16
\icpu|i_datapath|ID_EX_rs2_data~487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~487_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~486_combout\ & (\icpu|i_datapath|i_regfile|x29\(23))) # (!\icpu|i_datapath|ID_EX_rs2_data~486_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(23)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(23),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(23),
	datad => \icpu|i_datapath|ID_EX_rs2_data~486_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~487_combout\);

-- Location: FF_X19_Y24_N9
\icpu|i_datapath|i_regfile|x24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(23));

-- Location: FF_X19_Y24_N3
\icpu|i_datapath|i_regfile|x16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(23));

-- Location: LCCOMB_X19_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~490_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(23))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x16\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(23),
	datad => \icpu|i_datapath|i_regfile|x16\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~490_combout\);

-- Location: FF_X20_Y20_N11
\icpu|i_datapath|i_regfile|x20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(23));

-- Location: FF_X20_Y20_N21
\icpu|i_datapath|i_regfile|x28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(23));

-- Location: LCCOMB_X20_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~491_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~490_combout\ & (((\icpu|i_datapath|i_regfile|x28\(23))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~490_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~490_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(23),
	datad => \icpu|i_datapath|i_regfile|x28\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~491_combout\);

-- Location: FF_X19_Y17_N25
\icpu|i_datapath|i_regfile|x22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(23));

-- Location: FF_X19_Y17_N11
\icpu|i_datapath|i_regfile|x18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(23));

-- Location: LCCOMB_X19_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~488_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(23))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x18\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(23),
	datad => \icpu|i_datapath|i_regfile|x18\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~488_combout\);

-- Location: FF_X19_Y19_N9
\icpu|i_datapath|i_regfile|x26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(23));

-- Location: FF_X19_Y19_N11
\icpu|i_datapath|i_regfile|x30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(23));

-- Location: LCCOMB_X19_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~489_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~488_combout\ & (((\icpu|i_datapath|i_regfile|x30\(23))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~488_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~488_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(23),
	datad => \icpu|i_datapath|i_regfile|x30\(23),
	combout => \icpu|i_datapath|ID_EX_rs2_data~489_combout\);

-- Location: LCCOMB_X24_Y19_N6
\icpu|i_datapath|ID_EX_rs2_data~492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~492_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0)) # (\icpu|i_datapath|ID_EX_rs2_data~489_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~491_combout\ & 
-- (!\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~491_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~489_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~492_combout\);

-- Location: LCCOMB_X24_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~495_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~492_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~494_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~492_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~487_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~494_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~487_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~492_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~495_combout\);

-- Location: LCCOMB_X24_Y19_N26
\icpu|i_datapath|ID_EX_rs2_data~500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~500_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~495_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~499_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~495_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~500_combout\);

-- Location: FF_X26_Y20_N5
\icpu|i_datapath|i_regfile|x10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(23));

-- Location: FF_X24_Y20_N21
\icpu|i_datapath|i_regfile|x8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(23));

-- Location: FF_X23_Y23_N3
\icpu|i_datapath|i_regfile|x9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(23));

-- Location: LCCOMB_X23_Y23_N2
\icpu|i_datapath|ID_EX_rs2_data~484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~484_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(23)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(23),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(23),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~484_combout\);

-- Location: FF_X23_Y23_N13
\icpu|i_datapath|i_regfile|x11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~93_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(23));

-- Location: LCCOMB_X23_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~485_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~484_combout\ & (((\icpu|i_datapath|i_regfile|x11\(23)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~484_combout\ & (\icpu|i_datapath|i_regfile|x10\(23) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(23),
	datab => \icpu|i_datapath|ID_EX_rs2_data~484_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(23),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~485_combout\);

-- Location: LCCOMB_X24_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~503_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~500_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~502_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~500_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~485_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~502_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~500_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~485_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~503_combout\);

-- Location: LCCOMB_X23_Y18_N22
\icpu|i_datapath|ID_EX_rs2_data~504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~504_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~503_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(23),
	datad => \icpu|i_datapath|ID_EX_rs2_data~503_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~504_combout\);

-- Location: LCCOMB_X23_Y18_N18
\icpu|i_datapath|ID_EX_rs2_data~505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~505_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~504_combout\ & ((\icpu|i_datapath|Add3~93_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~504_combout\ & 
-- (\read_data[23]~91_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~504_combout\,
	datac => \read_data[23]~91_combout\,
	datad => \icpu|i_datapath|Add3~93_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~505_combout\);

-- Location: LCCOMB_X23_Y15_N20
\icpu|i_datapath|ID_EX_rs2_data~506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~506_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & (\icpu|i_datapath|i_alu|Mux8~5_combout\)) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~505_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~505_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~506_combout\);

-- Location: FF_X23_Y15_N21
\icpu|i_datapath|ID_EX_rs2_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(23));

-- Location: LCCOMB_X23_Y15_N2
\icpu|i_datapath|EX_MEM_rs2_data[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[23]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(23),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[23]~feeder_combout\);

-- Location: FF_X23_Y15_N3
\icpu|i_datapath|EX_MEM_rs2_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(23));

-- Location: LCCOMB_X22_Y18_N16
\read_data[20]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[20]~97_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[20]~96_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \read_data[20]~96_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(20),
	combout => \read_data[20]~97_combout\);

-- Location: FF_X24_Y15_N25
\icpu|i_datapath|EX_MEM_aluout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(20));

-- Location: LCCOMB_X24_Y15_N8
\icpu|i_datapath|ID_EX_rs1_data~518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~518_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\) # ((\read_data[20]~97_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \read_data[20]~97_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~518_combout\);

-- Location: FF_X22_Y18_N31
\icpu|i_datapath|i_regfile|x15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~99_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(20));

-- Location: FF_X16_Y18_N15
\icpu|i_datapath|i_regfile|x13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(20));

-- Location: FF_X16_Y18_N17
\icpu|i_datapath|i_regfile|x12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(20));

-- Location: LCCOMB_X16_Y18_N16
\icpu|i_datapath|ID_EX_rs1_data~515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~515_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(20)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x12\(20) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x13\(20),
	datac => \icpu|i_datapath|i_regfile|x12\(20),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~515_combout\);

-- Location: FF_X17_Y18_N25
\icpu|i_datapath|i_regfile|x14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(20));

-- Location: LCCOMB_X17_Y18_N24
\icpu|i_datapath|ID_EX_rs1_data~516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~516_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~515_combout\ & ((\icpu|i_datapath|i_regfile|x15\(20)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~515_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(20) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(20),
	datab => \icpu|i_datapath|ID_EX_rs1_data~515_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(20),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~516_combout\);

-- Location: FF_X28_Y20_N15
\icpu|i_datapath|i_regfile|x1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(20));

-- Location: FF_X28_Y20_N13
\icpu|i_datapath|i_regfile|x2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(20));

-- Location: LCCOMB_X28_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~512_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\) # ((\icpu|i_datapath|i_regfile|x2\(20))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(20),
	datad => \icpu|i_datapath|i_regfile|x2\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~512_combout\);

-- Location: FF_X27_Y22_N11
\icpu|i_datapath|i_regfile|x3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(20));

-- Location: FF_X28_Y22_N11
\icpu|i_datapath|i_regfile|x4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(20));

-- Location: FF_X29_Y22_N17
\icpu|i_datapath|i_regfile|x5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(20));

-- Location: LCCOMB_X28_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~510_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(20))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(20),
	datad => \icpu|i_datapath|i_regfile|x5\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~510_combout\);

-- Location: FF_X28_Y22_N25
\icpu|i_datapath|i_regfile|x6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(20));

-- Location: FF_X29_Y22_N3
\icpu|i_datapath|i_regfile|x7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(20));

-- Location: LCCOMB_X28_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~511_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~510_combout\ & (((\icpu|i_datapath|i_regfile|x7\(20))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~510_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x6\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~510_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(20),
	datad => \icpu|i_datapath|i_regfile|x7\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~511_combout\);

-- Location: LCCOMB_X27_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~513_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~512_combout\ & (\icpu|i_datapath|i_regfile|x3\(20))) # (!\icpu|i_datapath|ID_EX_rs1_data~512_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~511_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~512_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(20),
	datad => \icpu|i_datapath|ID_EX_rs1_data~511_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~513_combout\);

-- Location: FF_X22_Y23_N11
\icpu|i_datapath|i_regfile|x8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(20));

-- Location: FF_X22_Y23_N9
\icpu|i_datapath|i_regfile|x10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(20));

-- Location: LCCOMB_X22_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~508_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(20)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(20),
	datad => \icpu|i_datapath|i_regfile|x10\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~508_combout\);

-- Location: FF_X23_Y23_N5
\icpu|i_datapath|i_regfile|x11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(20));

-- Location: FF_X23_Y23_N19
\icpu|i_datapath|i_regfile|x9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(20));

-- Location: LCCOMB_X23_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~509_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~508_combout\ & (((\icpu|i_datapath|i_regfile|x11\(20))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~508_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~508_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(20),
	datad => \icpu|i_datapath|i_regfile|x9\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~509_combout\);

-- Location: LCCOMB_X27_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~514_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~509_combout\) # (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~513_combout\ & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~513_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~509_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~514_combout\);

-- Location: FF_X23_Y17_N31
\icpu|i_datapath|i_regfile|x31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(20));

-- Location: FF_X23_Y17_N13
\icpu|i_datapath|i_regfile|x27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(20));

-- Location: FF_X24_Y17_N31
\icpu|i_datapath|i_regfile|x19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(20));

-- Location: FF_X24_Y17_N13
\icpu|i_datapath|i_regfile|x23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(20));

-- Location: LCCOMB_X24_Y17_N30
\icpu|i_datapath|ID_EX_rs1_data~505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~505_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(20)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(20),
	datad => \icpu|i_datapath|i_regfile|x23\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~505_combout\);

-- Location: LCCOMB_X23_Y17_N12
\icpu|i_datapath|ID_EX_rs1_data~506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~506_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~505_combout\ & (\icpu|i_datapath|i_regfile|x31\(20))) # (!\icpu|i_datapath|ID_EX_rs1_data~505_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(20)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(20),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(20),
	datad => \icpu|i_datapath|ID_EX_rs1_data~505_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~506_combout\);

-- Location: FF_X19_Y17_N15
\icpu|i_datapath|i_regfile|x18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(20));

-- Location: FF_X19_Y17_N13
\icpu|i_datapath|i_regfile|x22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(20));

-- Location: LCCOMB_X19_Y17_N14
\icpu|i_datapath|ID_EX_rs1_data~498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~498_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(20)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(20),
	datad => \icpu|i_datapath|i_regfile|x22\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~498_combout\);

-- Location: FF_X16_Y19_N17
\icpu|i_datapath|i_regfile|x26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(20));

-- Location: FF_X16_Y19_N11
\icpu|i_datapath|i_regfile|x30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(20));

-- Location: LCCOMB_X16_Y19_N16
\icpu|i_datapath|ID_EX_rs1_data~499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~499_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~498_combout\ & ((\icpu|i_datapath|i_regfile|x30\(20)))) # (!\icpu|i_datapath|ID_EX_rs1_data~498_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(20))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~498_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(20),
	datad => \icpu|i_datapath|i_regfile|x30\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~499_combout\);

-- Location: FF_X27_Y15_N5
\icpu|i_datapath|i_regfile|x25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(20));

-- Location: FF_X27_Y15_N31
\icpu|i_datapath|i_regfile|x17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(20));

-- Location: LCCOMB_X27_Y15_N30
\icpu|i_datapath|ID_EX_rs1_data~500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~500_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x25\(20))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(20),
	datac => \icpu|i_datapath|i_regfile|x17\(20),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~500_combout\);

-- Location: FF_X28_Y15_N7
\icpu|i_datapath|i_regfile|x29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(20));

-- Location: FF_X28_Y15_N21
\icpu|i_datapath|i_regfile|x21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(20));

-- Location: LCCOMB_X28_Y15_N6
\icpu|i_datapath|ID_EX_rs1_data~501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~501_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~500_combout\ & (\icpu|i_datapath|i_regfile|x29\(20))) # (!\icpu|i_datapath|ID_EX_rs1_data~500_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(20)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~500_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(20),
	datad => \icpu|i_datapath|i_regfile|x21\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~501_combout\);

-- Location: FF_X19_Y24_N5
\icpu|i_datapath|i_regfile|x24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(20));

-- Location: FF_X19_Y24_N31
\icpu|i_datapath|i_regfile|x16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(20));

-- Location: LCCOMB_X19_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~502_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(20)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x16\(20) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(20),
	datac => \icpu|i_datapath|i_regfile|x16\(20),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~502_combout\);

-- Location: FF_X14_Y23_N11
\icpu|i_datapath|i_regfile|x28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(20));

-- Location: FF_X14_Y23_N1
\icpu|i_datapath|i_regfile|x20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~99_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(20));

-- Location: LCCOMB_X14_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~503_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~502_combout\ & (\icpu|i_datapath|i_regfile|x28\(20))) # (!\icpu|i_datapath|ID_EX_rs1_data~502_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(20)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~502_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(20),
	datad => \icpu|i_datapath|i_regfile|x20\(20),
	combout => \icpu|i_datapath|ID_EX_rs1_data~503_combout\);

-- Location: LCCOMB_X28_Y16_N2
\icpu|i_datapath|ID_EX_rs1_data~504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~504_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~501_combout\) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((!\icpu|i_datapath|rs1\(1) & 
-- \icpu|i_datapath|ID_EX_rs1_data~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~501_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~503_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~504_combout\);

-- Location: LCCOMB_X28_Y16_N12
\icpu|i_datapath|ID_EX_rs1_data~507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~507_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~504_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~506_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~504_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~499_combout\))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~506_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~499_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~504_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~507_combout\);

-- Location: LCCOMB_X24_Y15_N6
\icpu|i_datapath|ID_EX_rs1_data~517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~517_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~514_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~516_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~514_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~507_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~516_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~514_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~507_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~517_combout\);

-- Location: LCCOMB_X24_Y15_N2
\icpu|i_datapath|ID_EX_rs1_data~519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~519_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~518_combout\ & (\icpu|i_datapath|Add3~99_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~518_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~517_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~99_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~518_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~517_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~519_combout\);

-- Location: LCCOMB_X24_Y15_N28
\icpu|i_datapath|ID_EX_rs1_data~520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~520_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux11~6_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~519_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~520_combout\);

-- Location: FF_X24_Y15_N29
\icpu|i_datapath|ID_EX_rs1_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(20));

-- Location: LCCOMB_X21_Y13_N4
\icpu|i_datapath|alusrc1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~20_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(20),
	combout => \icpu|i_datapath|alusrc1~20_combout\);

-- Location: LCCOMB_X21_Y13_N18
\icpu|i_datapath|alusrc2[20]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~42_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(20),
	combout => \icpu|i_datapath|alusrc2[20]~42_combout\);

-- Location: LCCOMB_X21_Y13_N12
\icpu|i_datapath|alusrc2[20]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[20]~43_combout\ = (\icpu|i_datapath|alusrc2[20]~42_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[20]~42_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(11),
	combout => \icpu|i_datapath|alusrc2[20]~43_combout\);

-- Location: LCCOMB_X21_Y13_N26
\icpu|i_datapath|i_alu|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~20_combout\ & ((!\icpu|i_datapath|alusrc2[20]~43_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|alusrc1~20_combout\ & 
-- ((\icpu|i_datapath|alusrc2[20]~43_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|alusrc1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc1~20_combout\,
	datad => \icpu|i_datapath|alusrc2[20]~43_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~0_combout\);

-- Location: LCCOMB_X21_Y13_N28
\icpu|i_datapath|i_alu|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~1_combout\ = (\icpu|i_datapath|i_alu|Mux11~0_combout\ & ((\icpu|i_datapath|alusrc2[20]~42_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~0_combout\,
	datab => \icpu|i_datapath|alusrc2[20]~42_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(11),
	combout => \icpu|i_datapath|i_alu|Mux11~1_combout\);

-- Location: LCCOMB_X20_Y13_N16
\icpu|i_datapath|i_alu|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~3_combout\ = (\icpu|i_datapath|i_alu|Mux11~2_combout\ & ((\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~20_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- ((!\icpu|i_datapath|i_alu|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~3_combout\);

-- Location: LCCOMB_X21_Y13_N10
\icpu|i_datapath|i_alu|iadder32|bit19|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~19_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[19]~45_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\ & (\icpu|i_datapath|alusrc1~19_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[19]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit18|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~19_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[19]~45_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\icpu|i_datapath|i_alu|iadder32|bit20|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~20_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[20]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~20_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[20]~43_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\);

-- Location: LCCOMB_X20_Y13_N10
\icpu|i_datapath|i_alu|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|i_alu|Mux11~0_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|i_alu|Mux11~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\) # (\icpu|i_datapath|i_alu|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~4_combout\);

-- Location: LCCOMB_X20_Y13_N28
\icpu|i_datapath|i_alu|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (((\icpu|i_datapath|i_alu|Mux11~3_combout\ & \icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux11~4_combout\) # ((!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux11~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux11~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~5_combout\);

-- Location: LCCOMB_X20_Y12_N12
\icpu|i_datapath|i_alu|ShiftLeft0~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X24_Y15_N24
\icpu|i_datapath|i_alu|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux11~6_combout\ = (\icpu|i_datapath|i_alu|Mux11~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~105_combout\) # ((!\icpu|i_datapath|i_alu|Mux10~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux11~5_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~103_combout\ & \icpu|i_datapath|i_alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\,
	datab => \icpu|i_datapath|i_alu|Mux11~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~103_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux11~6_combout\);

-- Location: LCCOMB_X24_Y15_N14
\icpu|i_datapath|pc~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~55_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~54_combout\ & (\icpu|i_datapath|branch_dest[20]~38_combout\)) # (!\icpu|i_datapath|pc~54_combout\ & ((\icpu|i_datapath|i_alu|Mux11~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|pc~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|pc~54_combout\,
	datac => \icpu|i_datapath|branch_dest[20]~38_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \icpu|i_datapath|pc~55_combout\);

-- Location: FF_X24_Y15_N15
\icpu|i_datapath|pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~55_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(20));

-- Location: LCCOMB_X21_Y15_N8
\icpu|i_datapath|IF_ID_pc~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~23_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(20),
	combout => \icpu|i_datapath|IF_ID_pc~23_combout\);

-- Location: FF_X21_Y15_N9
\icpu|i_datapath|IF_ID_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~23_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(20));

-- Location: FF_X20_Y15_N9
\icpu|i_datapath|ID_EX_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(20),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(20));

-- Location: LCCOMB_X23_Y14_N6
\icpu|i_datapath|pc~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~52_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|i_alu|Mux10~9_combout\))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~38_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|Add2~38_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	combout => \icpu|i_datapath|pc~52_combout\);

-- Location: LCCOMB_X23_Y14_N20
\icpu|i_datapath|pc~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~53_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~52_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~52_combout\ & ((\icpu|i_datapath|branch_dest[21]~40_combout\))) # 
-- (!\icpu|i_datapath|pc~52_combout\ & (\icpu|i_datapath|jal_dest[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[21]~40_combout\,
	datab => \icpu|i_datapath|branch_dest[21]~40_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|pc~52_combout\,
	combout => \icpu|i_datapath|pc~53_combout\);

-- Location: FF_X23_Y14_N21
\icpu|i_datapath|pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~53_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(21));

-- Location: LCCOMB_X21_Y15_N6
\icpu|i_datapath|IF_ID_pc~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~22_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(21) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(21),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~22_combout\);

-- Location: FF_X21_Y15_N7
\icpu|i_datapath|IF_ID_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~22_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(21));

-- Location: FF_X20_Y15_N11
\icpu|i_datapath|ID_EX_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(21),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(21));

-- Location: FF_X19_Y18_N15
\icpu|i_datapath|EX_MEM_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(21));

-- Location: FF_X20_Y18_N9
\icpu|i_datapath|MEM_WB_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(21));

-- Location: FF_X22_Y18_N21
\icpu|i_datapath|MEM_WB_aluout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(21));

-- Location: FF_X22_Y18_N1
\icpu|i_datapath|MEM_WB_MemRdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[21]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(21));

-- Location: LCCOMB_X22_Y18_N20
\icpu|i_datapath|Add3~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~96_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(21)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(21),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(21),
	combout => \icpu|i_datapath|Add3~96_combout\);

-- Location: LCCOMB_X22_Y18_N26
\icpu|i_datapath|Add3~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~97_combout\ = (\icpu|i_datapath|Add3~96_combout\) # ((\icpu|i_datapath|Add3~63_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~63_combout\,
	datab => \icpu|i_datapath|Add3~96_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~97_combout\);

-- Location: FF_X22_Y18_N27
\icpu|i_datapath|i_regfile|x15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~97_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(21));

-- Location: FF_X23_Y20_N9
\icpu|i_datapath|i_regfile|x13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(21));

-- Location: FF_X23_Y20_N19
\icpu|i_datapath|i_regfile|x12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(21));

-- Location: FF_X24_Y20_N7
\icpu|i_datapath|i_regfile|x14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(21));

-- Location: LCCOMB_X23_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~538_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(21))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(21),
	datad => \icpu|i_datapath|i_regfile|x14\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~538_combout\);

-- Location: LCCOMB_X23_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~539_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~538_combout\ & (\icpu|i_datapath|i_regfile|x15\(21))) # (!\icpu|i_datapath|ID_EX_rs1_data~538_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(21)))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(21),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(21),
	datad => \icpu|i_datapath|ID_EX_rs1_data~538_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~539_combout\);

-- Location: FF_X27_Y15_N27
\icpu|i_datapath|i_regfile|x17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(21));

-- Location: FF_X27_Y15_N1
\icpu|i_datapath|i_regfile|x25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(21));

-- Location: LCCOMB_X27_Y15_N26
\icpu|i_datapath|ID_EX_rs1_data~523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~523_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(21)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(21),
	datad => \icpu|i_datapath|i_regfile|x25\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~523_combout\);

-- Location: FF_X28_Y15_N9
\icpu|i_datapath|i_regfile|x21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(21));

-- Location: FF_X28_Y15_N19
\icpu|i_datapath|i_regfile|x29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(21));

-- Location: LCCOMB_X28_Y15_N18
\icpu|i_datapath|ID_EX_rs1_data~524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~524_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~523_combout\ & (((\icpu|i_datapath|i_regfile|x29\(21)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~523_combout\ & (\icpu|i_datapath|i_regfile|x21\(21) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~523_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(21),
	datac => \icpu|i_datapath|i_regfile|x29\(21),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~524_combout\);

-- Location: FF_X24_Y17_N11
\icpu|i_datapath|i_regfile|x19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(21));

-- Location: FF_X24_Y17_N17
\icpu|i_datapath|i_regfile|x23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(21));

-- Location: LCCOMB_X24_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~530_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(21)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(21),
	datad => \icpu|i_datapath|i_regfile|x23\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~530_combout\);

-- Location: FF_X23_Y17_N11
\icpu|i_datapath|i_regfile|x31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(21));

-- Location: FF_X23_Y17_N25
\icpu|i_datapath|i_regfile|x27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(21));

-- Location: LCCOMB_X23_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~531_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~530_combout\ & (\icpu|i_datapath|i_regfile|x31\(21))) # (!\icpu|i_datapath|ID_EX_rs1_data~530_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(21)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~530_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(21),
	datad => \icpu|i_datapath|i_regfile|x27\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~531_combout\);

-- Location: FF_X19_Y17_N9
\icpu|i_datapath|i_regfile|x22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(21));

-- Location: FF_X19_Y17_N3
\icpu|i_datapath|i_regfile|x18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(21));

-- Location: LCCOMB_X19_Y17_N2
\icpu|i_datapath|ID_EX_rs1_data~525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~525_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(21))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x22\(21),
	datac => \icpu|i_datapath|i_regfile|x18\(21),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~525_combout\);

-- Location: FF_X19_Y19_N27
\icpu|i_datapath|i_regfile|x30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(21));

-- Location: FF_X19_Y19_N17
\icpu|i_datapath|i_regfile|x26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(21));

-- Location: LCCOMB_X19_Y19_N26
\icpu|i_datapath|ID_EX_rs1_data~526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~526_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~525_combout\ & (((\icpu|i_datapath|i_regfile|x30\(21))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~525_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~525_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(21),
	datad => \icpu|i_datapath|i_regfile|x26\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~526_combout\);

-- Location: FF_X19_Y24_N27
\icpu|i_datapath|i_regfile|x16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(21));

-- Location: FF_X19_Y24_N17
\icpu|i_datapath|i_regfile|x24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(21));

-- Location: LCCOMB_X19_Y24_N26
\icpu|i_datapath|ID_EX_rs1_data~527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~527_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(21))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(21),
	datad => \icpu|i_datapath|i_regfile|x24\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~527_combout\);

-- Location: FF_X15_Y24_N19
\icpu|i_datapath|i_regfile|x28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(21));

-- Location: FF_X15_Y24_N25
\icpu|i_datapath|i_regfile|x20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(21));

-- Location: LCCOMB_X15_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~528_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~527_combout\ & (\icpu|i_datapath|i_regfile|x28\(21))) # (!\icpu|i_datapath|ID_EX_rs1_data~527_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(21)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~527_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~527_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(21),
	datad => \icpu|i_datapath|i_regfile|x20\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~528_combout\);

-- Location: LCCOMB_X15_Y24_N20
\icpu|i_datapath|ID_EX_rs1_data~529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~529_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~526_combout\)) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~528_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~526_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~528_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~529_combout\);

-- Location: LCCOMB_X15_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~532_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~529_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~531_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~529_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~524_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~524_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~531_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~529_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~532_combout\);

-- Location: FF_X29_Y20_N19
\icpu|i_datapath|i_regfile|x2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(21));

-- Location: FF_X29_Y20_N13
\icpu|i_datapath|i_regfile|x3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(21));

-- Location: FF_X27_Y23_N25
\icpu|i_datapath|i_regfile|x5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(21));

-- Location: FF_X27_Y23_N27
\icpu|i_datapath|i_regfile|x7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(21));

-- Location: FF_X28_Y23_N3
\icpu|i_datapath|i_regfile|x4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(21));

-- Location: FF_X28_Y23_N25
\icpu|i_datapath|i_regfile|x6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(21));

-- Location: LCCOMB_X28_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~533_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(21)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(21),
	datad => \icpu|i_datapath|i_regfile|x6\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~533_combout\);

-- Location: LCCOMB_X27_Y23_N26
\icpu|i_datapath|ID_EX_rs1_data~534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~534_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~533_combout\ & ((\icpu|i_datapath|i_regfile|x7\(21)))) # (!\icpu|i_datapath|ID_EX_rs1_data~533_combout\ & (\icpu|i_datapath|i_regfile|x5\(21))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(21),
	datac => \icpu|i_datapath|i_regfile|x7\(21),
	datad => \icpu|i_datapath|ID_EX_rs1_data~533_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~534_combout\);

-- Location: FF_X29_Y21_N21
\icpu|i_datapath|i_regfile|x1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(21));

-- Location: LCCOMB_X29_Y21_N20
\icpu|i_datapath|ID_EX_rs1_data~535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~535_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~534_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(21) & !\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~534_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(21),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~535_combout\);

-- Location: LCCOMB_X29_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~536_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~535_combout\ & ((\icpu|i_datapath|i_regfile|x3\(21)))) # (!\icpu|i_datapath|ID_EX_rs1_data~535_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(21))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(21),
	datac => \icpu|i_datapath|i_regfile|x3\(21),
	datad => \icpu|i_datapath|ID_EX_rs1_data~535_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~536_combout\);

-- Location: LCCOMB_X23_Y14_N18
\icpu|i_datapath|ID_EX_rs1_data~537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~537_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~532_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & \icpu|i_datapath|ID_EX_rs1_data~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~532_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~536_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~537_combout\);

-- Location: FF_X22_Y23_N23
\icpu|i_datapath|i_regfile|x8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(21));

-- Location: FF_X23_Y23_N7
\icpu|i_datapath|i_regfile|x9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(21));

-- Location: LCCOMB_X22_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~521_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(21))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x8\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(21),
	datad => \icpu|i_datapath|i_regfile|x9\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~521_combout\);

-- Location: FF_X22_Y23_N5
\icpu|i_datapath|i_regfile|x10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(21));

-- Location: FF_X23_Y23_N25
\icpu|i_datapath|i_regfile|x11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~97_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(21));

-- Location: LCCOMB_X22_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~522_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~521_combout\ & (((\icpu|i_datapath|i_regfile|x11\(21))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~521_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x10\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~521_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(21),
	datad => \icpu|i_datapath|i_regfile|x11\(21),
	combout => \icpu|i_datapath|ID_EX_rs1_data~522_combout\);

-- Location: LCCOMB_X23_Y14_N12
\icpu|i_datapath|ID_EX_rs1_data~540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~540_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~537_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~539_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~537_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & \icpu|i_datapath|ID_EX_rs1_data~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~539_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~537_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~522_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~540_combout\);

-- Location: LCCOMB_X23_Y14_N22
\icpu|i_datapath|ID_EX_rs1_data~541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~541_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~540_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(21),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~540_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~541_combout\);

-- Location: LCCOMB_X23_Y14_N24
\icpu|i_datapath|ID_EX_rs1_data~542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~542_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~541_combout\ & (((\icpu|i_datapath|Add3~97_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~541_combout\ & 
-- (\read_data[21]~95_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[21]~95_combout\,
	datab => \icpu|i_datapath|Add3~97_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~541_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~542_combout\);

-- Location: LCCOMB_X23_Y14_N28
\icpu|i_datapath|ID_EX_rs1_data~543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~543_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux10~9_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~542_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~543_combout\);

-- Location: FF_X23_Y14_N29
\icpu|i_datapath|ID_EX_rs1_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(21));

-- Location: LCCOMB_X23_Y11_N10
\icpu|i_datapath|i_alu|ShiftLeft0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(20)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(21),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(20),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X22_Y12_N2
\icpu|i_datapath|i_alu|ShiftLeft0~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X22_Y11_N20
\icpu|i_datapath|i_alu|ShiftLeft0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~60_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~63_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X16_Y15_N12
\icpu|i_datapath|alusrc1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~28_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(28) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs1_data\(28),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~28_combout\);

-- Location: LCCOMB_X16_Y15_N18
\icpu|i_datapath|alusrc2[28]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~26_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datac => \icpu|i_datapath|ID_EX_rs2_data\(28),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc2[28]~26_combout\);

-- Location: LCCOMB_X17_Y13_N24
\icpu|i_datapath|alusrc2[28]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[28]~27_combout\ = (\icpu|i_datapath|alusrc2[28]~26_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(8) & \icpu|i_datapath|ID_EX_lui~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(8),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[28]~26_combout\,
	combout => \icpu|i_datapath|alusrc2[28]~27_combout\);

-- Location: LCCOMB_X17_Y13_N30
\icpu|i_datapath|i_alu|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~8_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(28) & (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|alusrc2[28]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(28),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[28]~26_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~8_combout\);

-- Location: LCCOMB_X16_Y13_N8
\icpu|i_datapath|i_alu|ShiftLeft0~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~117_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- ((!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~117_combout\);

-- Location: FF_X19_Y18_N9
\icpu|i_datapath|EX_MEM_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(26));

-- Location: FF_X20_Y18_N19
\icpu|i_datapath|MEM_WB_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(26));

-- Location: LCCOMB_X19_Y15_N16
\icpu|i_datapath|branch_dest[24]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[24]~46_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(24) & (\icpu|i_datapath|branch_dest[23]~45\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(24) & (!\icpu|i_datapath|branch_dest[23]~45\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(24) & (!\icpu|i_datapath|branch_dest[23]~45\)) # (!\icpu|i_datapath|ID_EX_pc\(24) & ((\icpu|i_datapath|branch_dest[23]~45\) # (GND)))))
-- \icpu|i_datapath|branch_dest[24]~47\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(24) & !\icpu|i_datapath|branch_dest[23]~45\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[23]~45\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[23]~45\,
	combout => \icpu|i_datapath|branch_dest[24]~46_combout\,
	cout => \icpu|i_datapath|branch_dest[24]~47\);

-- Location: LCCOMB_X20_Y15_N16
\icpu|i_datapath|jal_dest[24]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[24]~46_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(24) & (\icpu|i_datapath|jal_dest[23]~45\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(24) & (!\icpu|i_datapath|jal_dest[23]~45\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(24) & (!\icpu|i_datapath|jal_dest[23]~45\)) # (!\icpu|i_datapath|ID_EX_pc\(24) & ((\icpu|i_datapath|jal_dest[23]~45\) # (GND)))))
-- \icpu|i_datapath|jal_dest[24]~47\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(24) & !\icpu|i_datapath|jal_dest[23]~45\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[23]~45\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[23]~45\,
	combout => \icpu|i_datapath|jal_dest[24]~46_combout\,
	cout => \icpu|i_datapath|jal_dest[24]~47\);

-- Location: LCCOMB_X22_Y15_N14
\icpu|i_datapath|Add2~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~44_combout\ = (\icpu|i_datapath|pc\(24) & (\icpu|i_datapath|Add2~43\ $ (GND))) # (!\icpu|i_datapath|pc\(24) & (!\icpu|i_datapath|Add2~43\ & VCC))
-- \icpu|i_datapath|Add2~45\ = CARRY((\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~43\,
	combout => \icpu|i_datapath|Add2~44_combout\,
	cout => \icpu|i_datapath|Add2~45\);

-- Location: LCCOMB_X26_Y15_N20
\icpu|i_datapath|pc~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~46_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((!\icpu|i_datapath|pc[23]~1_combout\ & \icpu|i_datapath|Add2~44_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[24]~46_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|jal_dest[24]~46_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~44_combout\,
	combout => \icpu|i_datapath|pc~46_combout\);

-- Location: LCCOMB_X26_Y15_N18
\icpu|i_datapath|pc~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~47_combout\ = (\icpu|i_datapath|pc~46_combout\ & ((\icpu|i_datapath|branch_dest[24]~46_combout\) # ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc~46_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\ & 
-- \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[24]~46_combout\,
	datab => \icpu|i_datapath|pc~46_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\,
	combout => \icpu|i_datapath|pc~47_combout\);

-- Location: FF_X26_Y15_N19
\icpu|i_datapath|pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~47_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(24));

-- Location: LCCOMB_X21_Y15_N16
\icpu|i_datapath|IF_ID_pc~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~19_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(24) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|pc\(24),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~19_combout\);

-- Location: FF_X21_Y15_N17
\icpu|i_datapath|IF_ID_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~19_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(24));

-- Location: FF_X20_Y15_N17
\icpu|i_datapath|ID_EX_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(24),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(24));

-- Location: LCCOMB_X19_Y15_N18
\icpu|i_datapath|branch_dest[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[25]~48_combout\ = ((\icpu|i_datapath|ID_EX_pc\(25) $ (\icpu|i_datapath|ID_EX_imm_j\(20) $ (!\icpu|i_datapath|branch_dest[24]~47\)))) # (GND)
-- \icpu|i_datapath|branch_dest[25]~49\ = CARRY((\icpu|i_datapath|ID_EX_pc\(25) & ((\icpu|i_datapath|ID_EX_imm_j\(20)) # (!\icpu|i_datapath|branch_dest[24]~47\))) # (!\icpu|i_datapath|ID_EX_pc\(25) & (\icpu|i_datapath|ID_EX_imm_j\(20) & 
-- !\icpu|i_datapath|branch_dest[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(25),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[24]~47\,
	combout => \icpu|i_datapath|branch_dest[25]~48_combout\,
	cout => \icpu|i_datapath|branch_dest[25]~49\);

-- Location: LCCOMB_X20_Y15_N18
\icpu|i_datapath|jal_dest[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[25]~48_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(25) $ (!\icpu|i_datapath|jal_dest[24]~47\)))) # (GND)
-- \icpu|i_datapath|jal_dest[25]~49\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(25)) # (!\icpu|i_datapath|jal_dest[24]~47\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(25) & 
-- !\icpu|i_datapath|jal_dest[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[24]~47\,
	combout => \icpu|i_datapath|jal_dest[25]~48_combout\,
	cout => \icpu|i_datapath|jal_dest[25]~49\);

-- Location: LCCOMB_X22_Y15_N16
\icpu|i_datapath|Add2~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~46_combout\ = (\icpu|i_datapath|pc\(25) & (!\icpu|i_datapath|Add2~45\)) # (!\icpu|i_datapath|pc\(25) & ((\icpu|i_datapath|Add2~45\) # (GND)))
-- \icpu|i_datapath|Add2~47\ = CARRY((!\icpu|i_datapath|Add2~45\) # (!\icpu|i_datapath|pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~45\,
	combout => \icpu|i_datapath|Add2~46_combout\,
	cout => \icpu|i_datapath|Add2~47\);

-- Location: LCCOMB_X26_Y14_N16
\icpu|i_datapath|pc~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~44_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~46_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add2~46_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~44_combout\);

-- Location: LCCOMB_X26_Y14_N22
\icpu|i_datapath|pc~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~45_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~44_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~44_combout\ & (\icpu|i_datapath|branch_dest[25]~48_combout\)) # 
-- (!\icpu|i_datapath|pc~44_combout\ & ((\icpu|i_datapath|jal_dest[25]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[25]~48_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|jal_dest[25]~48_combout\,
	datad => \icpu|i_datapath|pc~44_combout\,
	combout => \icpu|i_datapath|pc~45_combout\);

-- Location: FF_X26_Y14_N23
\icpu|i_datapath|pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~45_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(25));

-- Location: LCCOMB_X20_Y17_N16
\icpu|i_datapath|IF_ID_pc~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~18_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(25),
	combout => \icpu|i_datapath|IF_ID_pc~18_combout\);

-- Location: FF_X20_Y17_N17
\icpu|i_datapath|IF_ID_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~18_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(25));

-- Location: FF_X20_Y15_N19
\icpu|i_datapath|ID_EX_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(25),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(25));

-- Location: LCCOMB_X14_Y16_N22
\icpu|i_datapath|EX_MEM_pc[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[25]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(25),
	combout => \icpu|i_datapath|EX_MEM_pc[25]~feeder_combout\);

-- Location: FF_X14_Y16_N23
\icpu|i_datapath|EX_MEM_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(25));

-- Location: FF_X20_Y18_N17
\icpu|i_datapath|MEM_WB_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(25));

-- Location: LCCOMB_X19_Y18_N26
\icpu|i_datapath|EX_MEM_pc[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[24]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(24),
	combout => \icpu|i_datapath|EX_MEM_pc[24]~feeder_combout\);

-- Location: FF_X19_Y18_N27
\icpu|i_datapath|EX_MEM_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(24));

-- Location: FF_X20_Y18_N15
\icpu|i_datapath|MEM_WB_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(24));

-- Location: LCCOMB_X20_Y18_N14
\icpu|i_datapath|Add3~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~69_combout\ = (\icpu|i_datapath|MEM_WB_pc\(24) & (\icpu|i_datapath|Add3~68\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(24) & (!\icpu|i_datapath|Add3~68\ & VCC))
-- \icpu|i_datapath|Add3~70\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(24) & !\icpu|i_datapath|Add3~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(24),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~68\,
	combout => \icpu|i_datapath|Add3~69_combout\,
	cout => \icpu|i_datapath|Add3~70\);

-- Location: LCCOMB_X20_Y18_N16
\icpu|i_datapath|Add3~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~71_combout\ = (\icpu|i_datapath|MEM_WB_pc\(25) & (!\icpu|i_datapath|Add3~70\)) # (!\icpu|i_datapath|MEM_WB_pc\(25) & ((\icpu|i_datapath|Add3~70\) # (GND)))
-- \icpu|i_datapath|Add3~72\ = CARRY((!\icpu|i_datapath|Add3~70\) # (!\icpu|i_datapath|MEM_WB_pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(25),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~70\,
	combout => \icpu|i_datapath|Add3~71_combout\,
	cout => \icpu|i_datapath|Add3~72\);

-- Location: LCCOMB_X20_Y18_N18
\icpu|i_datapath|Add3~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~73_combout\ = (\icpu|i_datapath|MEM_WB_pc\(26) & (\icpu|i_datapath|Add3~72\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(26) & (!\icpu|i_datapath|Add3~72\ & VCC))
-- \icpu|i_datapath|Add3~74\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(26) & !\icpu|i_datapath|Add3~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~72\,
	combout => \icpu|i_datapath|Add3~73_combout\,
	cout => \icpu|i_datapath|Add3~74\);

-- Location: FF_X27_Y14_N19
\icpu|i_datapath|EX_MEM_aluout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(26));

-- Location: FF_X24_Y18_N11
\icpu|i_datapath|MEM_WB_aluout[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(26));

-- Location: LCCOMB_X20_Y25_N16
\iTimer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[24]~80_combout\ = (\iTimer|CounterR\(24) & (\iTimer|CounterR[23]~79\ $ (GND))) # (!\iTimer|CounterR\(24) & (!\iTimer|CounterR[23]~79\ & VCC))
-- \iTimer|CounterR[24]~81\ = CARRY((\iTimer|CounterR\(24) & !\iTimer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(24),
	datad => VCC,
	cin => \iTimer|CounterR[23]~79\,
	combout => \iTimer|CounterR[24]~80_combout\,
	cout => \iTimer|CounterR[24]~81\);

-- Location: FF_X20_Y25_N17
\iTimer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[24]~80_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(24));

-- Location: LCCOMB_X20_Y25_N18
\iTimer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[25]~82_combout\ = (\iTimer|CounterR\(25) & (!\iTimer|CounterR[24]~81\)) # (!\iTimer|CounterR\(25) & ((\iTimer|CounterR[24]~81\) # (GND)))
-- \iTimer|CounterR[25]~83\ = CARRY((!\iTimer|CounterR[24]~81\) # (!\iTimer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(25),
	datad => VCC,
	cin => \iTimer|CounterR[24]~81\,
	combout => \iTimer|CounterR[25]~82_combout\,
	cout => \iTimer|CounterR[25]~83\);

-- Location: FF_X20_Y25_N19
\iTimer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[25]~82_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(25));

-- Location: LCCOMB_X20_Y25_N20
\iTimer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[26]~84_combout\ = (\iTimer|CounterR\(26) & (\iTimer|CounterR[25]~83\ $ (GND))) # (!\iTimer|CounterR\(26) & (!\iTimer|CounterR[25]~83\ & VCC))
-- \iTimer|CounterR[26]~85\ = CARRY((\iTimer|CounterR\(26) & !\iTimer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(26),
	datad => VCC,
	cin => \iTimer|CounterR[25]~83\,
	combout => \iTimer|CounterR[26]~84_combout\,
	cout => \iTimer|CounterR[26]~85\);

-- Location: FF_X20_Y25_N21
\iTimer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[26]~84_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(26));

-- Location: LCCOMB_X27_Y14_N16
\icpu|i_datapath|ID_EX_rs2_data[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[26]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[26]~feeder_combout\);

-- Location: FF_X19_Y17_N17
\icpu|i_datapath|i_regfile|x22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(26));

-- Location: FF_X19_Y17_N19
\icpu|i_datapath|i_regfile|x18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(26));

-- Location: LCCOMB_X19_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~418_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(26))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x18\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(26),
	datad => \icpu|i_datapath|i_regfile|x18\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~418_combout\);

-- Location: FF_X19_Y19_N3
\icpu|i_datapath|i_regfile|x30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(26));

-- Location: FF_X19_Y19_N25
\icpu|i_datapath|i_regfile|x26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(26));

-- Location: LCCOMB_X19_Y19_N2
\icpu|i_datapath|ID_EX_rs2_data~419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~419_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~418_combout\ & (((\icpu|i_datapath|i_regfile|x30\(26))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~418_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~418_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(26),
	datad => \icpu|i_datapath|i_regfile|x26\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~419_combout\);

-- Location: FF_X24_Y17_N27
\icpu|i_datapath|i_regfile|x19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(26));

-- Location: FF_X24_Y17_N9
\icpu|i_datapath|i_regfile|x23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(26));

-- Location: LCCOMB_X24_Y17_N8
\icpu|i_datapath|ID_EX_rs2_data~425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~425_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(26)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(26) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(26),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(26),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~425_combout\);

-- Location: FF_X23_Y17_N9
\icpu|i_datapath|i_regfile|x27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(26));

-- Location: FF_X23_Y17_N3
\icpu|i_datapath|i_regfile|x31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(26));

-- Location: LCCOMB_X23_Y17_N2
\icpu|i_datapath|ID_EX_rs2_data~426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~426_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~425_combout\ & (((\icpu|i_datapath|i_regfile|x31\(26)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~425_combout\ & (\icpu|i_datapath|i_regfile|x27\(26) 
-- & ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~425_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(26),
	datac => \icpu|i_datapath|i_regfile|x31\(26),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~426_combout\);

-- Location: FF_X27_Y15_N17
\icpu|i_datapath|i_regfile|x25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(26));

-- Location: FF_X27_Y15_N11
\icpu|i_datapath|i_regfile|x17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(26));

-- Location: LCCOMB_X27_Y15_N16
\icpu|i_datapath|ID_EX_rs2_data~420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~420_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(26))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(26),
	datad => \icpu|i_datapath|i_regfile|x17\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~420_combout\);

-- Location: FF_X28_Y15_N25
\icpu|i_datapath|i_regfile|x21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(26));

-- Location: FF_X28_Y15_N3
\icpu|i_datapath|i_regfile|x29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(26));

-- Location: LCCOMB_X28_Y15_N24
\icpu|i_datapath|ID_EX_rs2_data~421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~421_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~420_combout\ & (((\icpu|i_datapath|i_regfile|x29\(26))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~420_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~420_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(26),
	datad => \icpu|i_datapath|i_regfile|x29\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~421_combout\);

-- Location: FF_X19_Y21_N13
\icpu|i_datapath|i_regfile|x28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(26));

-- Location: FF_X19_Y21_N11
\icpu|i_datapath|i_regfile|x20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(26));

-- Location: FF_X19_Y24_N11
\icpu|i_datapath|i_regfile|x16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(26));

-- Location: FF_X19_Y24_N1
\icpu|i_datapath|i_regfile|x24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(26));

-- Location: LCCOMB_X19_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~422_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(26)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(26),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(26),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~422_combout\);

-- Location: LCCOMB_X19_Y21_N10
\icpu|i_datapath|ID_EX_rs2_data~423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~423_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~422_combout\ & (\icpu|i_datapath|i_regfile|x28\(26))) # (!\icpu|i_datapath|ID_EX_rs2_data~422_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(26)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x28\(26),
	datac => \icpu|i_datapath|i_regfile|x20\(26),
	datad => \icpu|i_datapath|ID_EX_rs2_data~422_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~423_combout\);

-- Location: LCCOMB_X19_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~424_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~421_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~423_combout\ & 
-- !\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~421_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~423_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~424_combout\);

-- Location: LCCOMB_X19_Y23_N2
\icpu|i_datapath|ID_EX_rs2_data~427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~427_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~424_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~426_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~424_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~419_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~419_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~426_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~424_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~427_combout\);

-- Location: FF_X24_Y18_N25
\icpu|i_datapath|i_regfile|x15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~87_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(26));

-- Location: FF_X28_Y18_N31
\icpu|i_datapath|i_regfile|x12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(26));

-- Location: FF_X28_Y18_N29
\icpu|i_datapath|i_regfile|x13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(26));

-- Location: LCCOMB_X28_Y18_N28
\icpu|i_datapath|ID_EX_rs2_data~435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~435_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(26)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(26),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(26),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~435_combout\);

-- Location: FF_X27_Y18_N29
\icpu|i_datapath|i_regfile|x14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(26));

-- Location: LCCOMB_X27_Y18_N14
\icpu|i_datapath|ID_EX_rs2_data~436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~436_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~435_combout\ & (\icpu|i_datapath|i_regfile|x15\(26))) # (!\icpu|i_datapath|ID_EX_rs2_data~435_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(26)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(26),
	datac => \icpu|i_datapath|ID_EX_rs2_data~435_combout\,
	datad => \icpu|i_datapath|i_regfile|x14\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~436_combout\);

-- Location: FF_X29_Y21_N27
\icpu|i_datapath|i_regfile|x1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(26));

-- Location: FF_X28_Y24_N19
\icpu|i_datapath|i_regfile|x2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(26));

-- Location: LCCOMB_X28_Y24_N18
\icpu|i_datapath|ID_EX_rs2_data~432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~432_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|i_regfile|x2\(26)) # (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(26) & ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(26),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(26),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~432_combout\);

-- Location: FF_X29_Y22_N1
\icpu|i_datapath|i_regfile|x5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(26));

-- Location: FF_X28_Y22_N15
\icpu|i_datapath|i_regfile|x4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(26));

-- Location: LCCOMB_X29_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~430_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(26))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(26),
	datad => \icpu|i_datapath|i_regfile|x4\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~430_combout\);

-- Location: FF_X28_Y22_N21
\icpu|i_datapath|i_regfile|x6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(26));

-- Location: LCCOMB_X29_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~431_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~430_combout\ & (\icpu|i_datapath|i_regfile|x7\(26))) # (!\icpu|i_datapath|ID_EX_rs2_data~430_combout\ & ((\icpu|i_datapath|i_regfile|x6\(26)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~430_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(26),
	datad => \icpu|i_datapath|i_regfile|x6\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~431_combout\);

-- Location: FF_X28_Y24_N21
\icpu|i_datapath|i_regfile|x3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(26));

-- Location: LCCOMB_X28_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~433_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~432_combout\ & (((\icpu|i_datapath|i_regfile|x3\(26))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~432_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~432_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~431_combout\,
	datad => \icpu|i_datapath|i_regfile|x3\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~433_combout\);

-- Location: FF_X24_Y23_N11
\icpu|i_datapath|i_regfile|x11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(26));

-- Location: FF_X24_Y23_N17
\icpu|i_datapath|i_regfile|x9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(26));

-- Location: FF_X26_Y23_N21
\icpu|i_datapath|i_regfile|x10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(26));

-- Location: FF_X26_Y23_N7
\icpu|i_datapath|i_regfile|x8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(26));

-- Location: LCCOMB_X26_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~428_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(26))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(26),
	datad => \icpu|i_datapath|i_regfile|x8\(26),
	combout => \icpu|i_datapath|ID_EX_rs2_data~428_combout\);

-- Location: LCCOMB_X24_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~429_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~428_combout\ & (\icpu|i_datapath|i_regfile|x11\(26))) # (!\icpu|i_datapath|ID_EX_rs2_data~428_combout\ & ((\icpu|i_datapath|i_regfile|x9\(26)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(26),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(26),
	datad => \icpu|i_datapath|ID_EX_rs2_data~428_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~429_combout\);

-- Location: LCCOMB_X28_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~434_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~429_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~433_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~429_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~434_combout\);

-- Location: LCCOMB_X28_Y24_N2
\icpu|i_datapath|ID_EX_rs2_data~437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~437_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~434_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~436_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~434_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~427_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~427_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~436_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~434_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~437_combout\);

-- Location: LCCOMB_X27_Y14_N0
\icpu|i_datapath|ID_EX_rs2_data~438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~438_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # (\read_data[26]~85_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(26) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(26),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \read_data[26]~85_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~438_combout\);

-- Location: LCCOMB_X27_Y14_N26
\icpu|i_datapath|ID_EX_rs2_data~439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~439_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~438_combout\ & ((\icpu|i_datapath|Add3~87_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~438_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~437_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~437_combout\,
	datab => \icpu|i_datapath|Add3~87_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~438_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~439_combout\);

-- Location: FF_X27_Y14_N17
\icpu|i_datapath|ID_EX_rs2_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[26]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~439_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(26));

-- Location: LCCOMB_X27_Y14_N28
\icpu|i_datapath|EX_MEM_rs2_data[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[26]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(26),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[26]~feeder_combout\);

-- Location: FF_X27_Y14_N29
\icpu|i_datapath|EX_MEM_rs2_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(26));

-- Location: LCCOMB_X22_Y21_N20
\iTimer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~8_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(26)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(26),
	combout => \iTimer|CompareR~8_combout\);

-- Location: FF_X22_Y21_N21
\iTimer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~8_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(26));

-- Location: LCCOMB_X22_Y21_N22
\read_data[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[26]~84_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(26))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(26) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(26),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CompareR\(26),
	combout => \read_data[26]~84_combout\);

-- Location: M9K_X25_Y17_N0
\iMem|altsyncram_component|auto_generated|ram_block1a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032003E101E00D20E00D407E00D600E00D701E00D901E00DB03E00DD02E00DE07E00D004E0DE0FC32D0320EE00D0DCC32D9A0EE0EE0EE0E1E8EE400EE5EFE0200E0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N6
\read_data[26]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[26]~85_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[26]~84_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[26]~84_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \read_data[10]~63_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(26),
	combout => \read_data[26]~85_combout\);

-- Location: FF_X27_Y14_N7
\icpu|i_datapath|MEM_WB_MemRdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[26]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(26));

-- Location: LCCOMB_X24_Y18_N10
\icpu|i_datapath|Add3~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~86_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(26)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(26),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(26),
	combout => \icpu|i_datapath|Add3~86_combout\);

-- Location: LCCOMB_X24_Y18_N24
\icpu|i_datapath|Add3~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~87_combout\ = (\icpu|i_datapath|Add3~86_combout\) # ((\icpu|i_datapath|Add3~73_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~73_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~86_combout\,
	combout => \icpu|i_datapath|Add3~87_combout\);

-- Location: FF_X29_Y22_N27
\icpu|i_datapath|i_regfile|x7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~87_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(26));

-- Location: LCCOMB_X28_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~647_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x5\(26)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x4\(26) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(26),
	datac => \icpu|i_datapath|i_regfile|x4\(26),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~647_combout\);

-- Location: LCCOMB_X28_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~648_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~647_combout\ & ((\icpu|i_datapath|i_regfile|x7\(26)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~647_combout\ & (((\icpu|i_datapath|i_regfile|x6\(26) 
-- & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(26),
	datab => \icpu|i_datapath|ID_EX_rs1_data~647_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(26),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~648_combout\);

-- Location: LCCOMB_X29_Y21_N26
\icpu|i_datapath|ID_EX_rs1_data~649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~649_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(26)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|i_regfile|x1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(26),
	datad => \icpu|i_datapath|i_regfile|x2\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~649_combout\);

-- Location: LCCOMB_X28_Y24_N20
\icpu|i_datapath|ID_EX_rs1_data~650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~650_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~649_combout\ & ((\icpu|i_datapath|i_regfile|x3\(26)))) # (!\icpu|i_datapath|ID_EX_rs1_data~649_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~648_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~648_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(26),
	datad => \icpu|i_datapath|ID_EX_rs1_data~649_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~650_combout\);

-- Location: LCCOMB_X26_Y23_N6
\icpu|i_datapath|ID_EX_rs1_data~645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~645_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(26)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(26),
	datad => \icpu|i_datapath|i_regfile|x10\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~645_combout\);

-- Location: LCCOMB_X24_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~646_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~645_combout\ & ((\icpu|i_datapath|i_regfile|x11\(26)))) # (!\icpu|i_datapath|ID_EX_rs1_data~645_combout\ & (\icpu|i_datapath|i_regfile|x9\(26))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(26),
	datac => \icpu|i_datapath|i_regfile|x11\(26),
	datad => \icpu|i_datapath|ID_EX_rs1_data~645_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~646_combout\);

-- Location: LCCOMB_X27_Y14_N12
\icpu|i_datapath|ID_EX_rs1_data~651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~651_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~646_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~650_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~646_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~651_combout\);

-- Location: LCCOMB_X19_Y17_N18
\icpu|i_datapath|ID_EX_rs1_data~635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~635_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(26)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(26),
	datad => \icpu|i_datapath|i_regfile|x22\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~635_combout\);

-- Location: LCCOMB_X19_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~636_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~635_combout\ & ((\icpu|i_datapath|i_regfile|x30\(26)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~635_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(26) & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(26),
	datab => \icpu|i_datapath|ID_EX_rs1_data~635_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(26),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~636_combout\);

-- Location: LCCOMB_X27_Y15_N10
\icpu|i_datapath|ID_EX_rs1_data~637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~637_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(26)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(26),
	datad => \icpu|i_datapath|i_regfile|x25\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~637_combout\);

-- Location: LCCOMB_X28_Y15_N2
\icpu|i_datapath|ID_EX_rs1_data~638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~638_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~637_combout\ & (((\icpu|i_datapath|i_regfile|x29\(26))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~637_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~637_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(26),
	datad => \icpu|i_datapath|i_regfile|x21\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~638_combout\);

-- Location: LCCOMB_X19_Y24_N10
\icpu|i_datapath|ID_EX_rs1_data~639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~639_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(26))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(26),
	datad => \icpu|i_datapath|i_regfile|x24\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~639_combout\);

-- Location: LCCOMB_X19_Y21_N12
\icpu|i_datapath|ID_EX_rs1_data~640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~640_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~639_combout\ & ((\icpu|i_datapath|i_regfile|x28\(26)))) # (!\icpu|i_datapath|ID_EX_rs1_data~639_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(26))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(26),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(26),
	datad => \icpu|i_datapath|ID_EX_rs1_data~639_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~640_combout\);

-- Location: LCCOMB_X19_Y21_N8
\icpu|i_datapath|ID_EX_rs1_data~641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~641_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~638_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~640_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~638_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~640_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~641_combout\);

-- Location: LCCOMB_X24_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data~642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~642_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(26)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(26),
	datad => \icpu|i_datapath|i_regfile|x23\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~642_combout\);

-- Location: LCCOMB_X23_Y17_N8
\icpu|i_datapath|ID_EX_rs1_data~643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~643_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~642_combout\ & (\icpu|i_datapath|i_regfile|x31\(26))) # (!\icpu|i_datapath|ID_EX_rs1_data~642_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(26)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(26),
	datac => \icpu|i_datapath|i_regfile|x27\(26),
	datad => \icpu|i_datapath|ID_EX_rs1_data~642_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~643_combout\);

-- Location: LCCOMB_X19_Y21_N2
\icpu|i_datapath|ID_EX_rs1_data~644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~644_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~641_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~643_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~641_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~636_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~636_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~641_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~643_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~644_combout\);

-- Location: LCCOMB_X28_Y18_N30
\icpu|i_datapath|ID_EX_rs1_data~652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~652_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(26)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(26),
	datad => \icpu|i_datapath|i_regfile|x13\(26),
	combout => \icpu|i_datapath|ID_EX_rs1_data~652_combout\);

-- Location: LCCOMB_X27_Y18_N28
\icpu|i_datapath|ID_EX_rs1_data~653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~653_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~652_combout\ & ((\icpu|i_datapath|i_regfile|x15\(26)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~652_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(26) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~652_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(26),
	datac => \icpu|i_datapath|i_regfile|x14\(26),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~653_combout\);

-- Location: LCCOMB_X27_Y14_N22
\icpu|i_datapath|ID_EX_rs1_data~654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~654_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~651_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~653_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~651_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~644_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~651_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~644_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~653_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~654_combout\);

-- Location: LCCOMB_X27_Y14_N8
\icpu|i_datapath|ID_EX_rs1_data~655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~655_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[26]~85_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(26),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[26]~85_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~655_combout\);

-- Location: LCCOMB_X27_Y14_N2
\icpu|i_datapath|ID_EX_rs1_data~656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~656_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~655_combout\ & (((\icpu|i_datapath|Add3~87_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~655_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~654_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~654_combout\,
	datab => \icpu|i_datapath|Add3~87_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~655_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~656_combout\);

-- Location: LCCOMB_X27_Y14_N20
\icpu|i_datapath|ID_EX_rs1_data~657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~657_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~656_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~656_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~657_combout\);

-- Location: FF_X27_Y14_N21
\icpu|i_datapath|ID_EX_rs1_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(26));

-- Location: LCCOMB_X23_Y11_N30
\icpu|i_datapath|i_alu|ShiftLeft0~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(26))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(26),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(27),
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X26_Y14_N6
\icpu|i_datapath|alusrc1~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~25_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(25),
	combout => \icpu|i_datapath|alusrc1~25_combout\);

-- Location: LCCOMB_X22_Y12_N6
\icpu|i_datapath|alusrc2[25]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~32_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(25),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[25]~32_combout\);

-- Location: LCCOMB_X17_Y14_N18
\icpu|i_datapath|alusrc2[25]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[25]~33_combout\ = (\icpu|i_datapath|alusrc2[25]~32_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[25]~32_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(5),
	combout => \icpu|i_datapath|alusrc2[25]~33_combout\);

-- Location: LCCOMB_X23_Y12_N10
\icpu|i_datapath|alusrc2[22]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~38_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(22),
	combout => \icpu|i_datapath|alusrc2[22]~38_combout\);

-- Location: LCCOMB_X23_Y12_N20
\icpu|i_datapath|alusrc2[22]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[22]~39_combout\ = (\icpu|i_datapath|alusrc2[22]~38_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[22]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(2),
	combout => \icpu|i_datapath|alusrc2[22]~39_combout\);

-- Location: LCCOMB_X22_Y21_N12
\iTimer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~12_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(22)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(22),
	combout => \iTimer|CompareR~12_combout\);

-- Location: FF_X22_Y21_N13
\iTimer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~12_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(22));

-- Location: LCCOMB_X22_Y21_N30
\read_data[22]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[22]~92_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(22))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(22) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(22),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CompareR\(22),
	combout => \read_data[22]~92_combout\);

-- Location: LCCOMB_X23_Y18_N6
\read_data[22]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[22]~93_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[22]~92_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \read_data[22]~92_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(22),
	combout => \read_data[22]~93_combout\);

-- Location: LCCOMB_X21_Y12_N28
\icpu|i_datapath|i_alu|ShiftLeft0~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~120_combout\ = (\icpu|i_datapath|alusrc2[0]~7_combout\ & ((\icpu|i_datapath|alusrc2[1]~2_combout\) # ((!\icpu|i_datapath|ID_EX_alusrc~q\ & \icpu|i_datapath|ID_EX_rs2_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_rs2_data\(1),
	datac => \icpu|i_datapath|alusrc2[0]~7_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~2_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X20_Y10_N22
\icpu|i_datapath|i_alu|ShiftLeft0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\ & !\icpu|i_datapath|i_alu|ShiftLeft0~120_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~120_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X19_Y14_N24
\icpu|i_datapath|i_alu|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (!\icpu|i_datapath|alusrc2[3]~9_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\icpu|i_datapath|i_alu|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~1_combout\ = (\icpu|i_datapath|alusrc1~22_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1) & ((!\icpu|i_datapath|alusrc2[22]~39_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|alusrc1~22_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc2[22]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~22_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|alusrc2[22]~39_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~1_combout\);

-- Location: LCCOMB_X23_Y12_N2
\icpu|i_datapath|i_alu|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~2_combout\ = (\icpu|i_datapath|alusrc2[22]~38_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[22]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(2),
	combout => \icpu|i_datapath|i_alu|Mux9~2_combout\);

-- Location: LCCOMB_X24_Y12_N14
\icpu|i_datapath|i_alu|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1)) # ((\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|i_alu|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|Mux9~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~3_combout\);

-- Location: LCCOMB_X23_Y11_N16
\icpu|i_datapath|alusrc1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~21_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(21),
	combout => \icpu|i_datapath|alusrc1~21_combout\);

-- Location: LCCOMB_X21_Y13_N30
\icpu|i_datapath|i_alu|iadder32|bit20|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~20_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[20]~43_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\ & (\icpu|i_datapath|alusrc1~20_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[20]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit19|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~20_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[20]~43_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\icpu|i_datapath|alusrc2[21]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~40_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(21),
	combout => \icpu|i_datapath|alusrc2[21]~40_combout\);

-- Location: LCCOMB_X24_Y12_N0
\icpu|i_datapath|alusrc2[21]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[21]~41_combout\ = (\icpu|i_datapath|alusrc2[21]~40_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[21]~40_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(1),
	combout => \icpu|i_datapath|alusrc2[21]~41_combout\);

-- Location: LCCOMB_X24_Y12_N26
\icpu|i_datapath|i_alu|iadder32|bit21|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ = (\icpu|i_datapath|alusrc1~21_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[21]~41_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~21_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[21]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[21]~41_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\);

-- Location: LCCOMB_X24_Y12_N12
\icpu|i_datapath|i_alu|iadder32|bit22|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[22]~39_combout\ $ (\icpu|i_datapath|alusrc1~22_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datac => \icpu|i_datapath|alusrc1~22_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\);

-- Location: LCCOMB_X24_Y12_N16
\icpu|i_datapath|i_alu|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~4_combout\ = (\icpu|i_datapath|i_alu|Mux9~3_combout\ & (\icpu|i_datapath|i_alu|Mux9~1_combout\)) # (!\icpu|i_datapath|i_alu|Mux9~3_combout\ & (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux9~1_combout\) # 
-- (\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~1_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~3_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~4_combout\);

-- Location: LCCOMB_X20_Y13_N2
\icpu|i_datapath|i_alu|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|Mux9~0_combout\ & ((\icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux9~4_combout\) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux9~0_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux9~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~5_combout\);

-- Location: LCCOMB_X20_Y10_N26
\icpu|i_datapath|i_alu|ShiftLeft0~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X23_Y11_N12
\icpu|i_datapath|i_alu|ShiftLeft0~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(21)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(21),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X23_Y11_N14
\icpu|i_datapath|i_alu|ShiftLeft0~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X23_Y13_N0
\icpu|i_datapath|i_alu|ShiftLeft0~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~67_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~67_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~70_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X23_Y13_N2
\icpu|i_datapath|i_alu|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux9~6_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux9~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~71_combout\))) # (!\icpu|i_datapath|i_alu|Mux9~5_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~108_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (\icpu|i_datapath|i_alu|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux9~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~108_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\,
	combout => \icpu|i_datapath|i_alu|Mux9~6_combout\);

-- Location: FF_X23_Y13_N3
\icpu|i_datapath|EX_MEM_aluout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(22));

-- Location: LCCOMB_X23_Y18_N30
\icpu|i_datapath|ID_EX_rs1_data~564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~564_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (\read_data[22]~93_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \read_data[22]~93_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~564_combout\);

-- Location: FF_X23_Y18_N5
\icpu|i_datapath|i_regfile|x15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~95_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(22));

-- Location: FF_X28_Y18_N11
\icpu|i_datapath|i_regfile|x12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(22));

-- Location: FF_X28_Y18_N25
\icpu|i_datapath|i_regfile|x13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(22));

-- Location: LCCOMB_X28_Y18_N10
\icpu|i_datapath|ID_EX_rs1_data~561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~561_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(22)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(22),
	datad => \icpu|i_datapath|i_regfile|x13\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~561_combout\);

-- Location: FF_X27_Y18_N5
\icpu|i_datapath|i_regfile|x14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(22));

-- Location: LCCOMB_X27_Y18_N4
\icpu|i_datapath|ID_EX_rs1_data~562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~562_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~561_combout\ & ((\icpu|i_datapath|i_regfile|x15\(22)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~561_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(22) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(22),
	datab => \icpu|i_datapath|ID_EX_rs1_data~561_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(22),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~562_combout\);

-- Location: FF_X30_Y22_N23
\icpu|i_datapath|i_regfile|x7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(22));

-- Location: FF_X29_Y19_N23
\icpu|i_datapath|i_regfile|x6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(22));

-- Location: FF_X29_Y19_N25
\icpu|i_datapath|i_regfile|x4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(22));

-- Location: FF_X30_Y22_N21
\icpu|i_datapath|i_regfile|x5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(22));

-- Location: LCCOMB_X29_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~556_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(22))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(22),
	datad => \icpu|i_datapath|i_regfile|x5\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~556_combout\);

-- Location: LCCOMB_X29_Y19_N22
\icpu|i_datapath|ID_EX_rs1_data~557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~557_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~556_combout\ & (\icpu|i_datapath|i_regfile|x7\(22))) # (!\icpu|i_datapath|ID_EX_rs1_data~556_combout\ & ((\icpu|i_datapath|i_regfile|x6\(22)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(22),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data~556_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~557_combout\);

-- Location: FF_X28_Y20_N7
\icpu|i_datapath|i_regfile|x1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(22));

-- Location: FF_X28_Y20_N21
\icpu|i_datapath|i_regfile|x2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(22));

-- Location: LCCOMB_X28_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~558_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\) # ((\icpu|i_datapath|i_regfile|x2\(22))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(22),
	datad => \icpu|i_datapath|i_regfile|x2\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~558_combout\);

-- Location: FF_X27_Y22_N25
\icpu|i_datapath|i_regfile|x3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(22));

-- Location: LCCOMB_X27_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~559_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~558_combout\ & (((\icpu|i_datapath|i_regfile|x3\(22)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~558_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~557_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~557_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~558_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~559_combout\);

-- Location: FF_X24_Y23_N1
\icpu|i_datapath|i_regfile|x9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(22));

-- Location: FF_X24_Y23_N3
\icpu|i_datapath|i_regfile|x11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(22));

-- Location: FF_X26_Y23_N13
\icpu|i_datapath|i_regfile|x10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(22));

-- Location: FF_X26_Y23_N31
\icpu|i_datapath|i_regfile|x8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(22));

-- Location: LCCOMB_X26_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~554_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(22))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(22),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(22),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~554_combout\);

-- Location: LCCOMB_X24_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~555_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~554_combout\ & ((\icpu|i_datapath|i_regfile|x11\(22)))) # (!\icpu|i_datapath|ID_EX_rs1_data~554_combout\ & (\icpu|i_datapath|i_regfile|x9\(22))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(22),
	datac => \icpu|i_datapath|i_regfile|x11\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data~554_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~555_combout\);

-- Location: LCCOMB_X28_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~560_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~555_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~559_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~555_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~560_combout\);

-- Location: FF_X19_Y17_N29
\icpu|i_datapath|i_regfile|x22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(22));

-- Location: LCCOMB_X19_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~544_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(22)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(22),
	datad => \icpu|i_datapath|i_regfile|x22\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~544_combout\);

-- Location: FF_X19_Y19_N15
\icpu|i_datapath|i_regfile|x30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(22));

-- Location: FF_X19_Y19_N21
\icpu|i_datapath|i_regfile|x26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(22));

-- Location: LCCOMB_X19_Y19_N20
\icpu|i_datapath|ID_EX_rs1_data~545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~545_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~544_combout\ & ((\icpu|i_datapath|i_regfile|x30\(22)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~544_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(22) & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~544_combout\,
	datab => \icpu|i_datapath|i_regfile|x30\(22),
	datac => \icpu|i_datapath|i_regfile|x26\(22),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~545_combout\);

-- Location: FF_X28_Y15_N13
\icpu|i_datapath|i_regfile|x21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(22));

-- Location: FF_X27_Y15_N13
\icpu|i_datapath|i_regfile|x25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(22));

-- Location: FF_X27_Y15_N23
\icpu|i_datapath|i_regfile|x17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(22));

-- Location: LCCOMB_X27_Y15_N22
\icpu|i_datapath|ID_EX_rs1_data~546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~546_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x25\(22))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(22),
	datac => \icpu|i_datapath|i_regfile|x17\(22),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~546_combout\);

-- Location: FF_X28_Y15_N31
\icpu|i_datapath|i_regfile|x29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(22));

-- Location: LCCOMB_X28_Y15_N30
\icpu|i_datapath|ID_EX_rs1_data~547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~547_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~546_combout\ & (((\icpu|i_datapath|i_regfile|x29\(22)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~546_combout\ & (\icpu|i_datapath|i_regfile|x21\(22) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(22),
	datab => \icpu|i_datapath|ID_EX_rs1_data~546_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(22),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~547_combout\);

-- Location: FF_X20_Y24_N29
\icpu|i_datapath|i_regfile|x20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(22));

-- Location: FF_X20_Y24_N23
\icpu|i_datapath|i_regfile|x28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(22));

-- Location: FF_X19_Y24_N23
\icpu|i_datapath|i_regfile|x16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(22));

-- Location: FF_X19_Y24_N21
\icpu|i_datapath|i_regfile|x24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(22));

-- Location: LCCOMB_X19_Y24_N22
\icpu|i_datapath|ID_EX_rs1_data~548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~548_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(22))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(22),
	datad => \icpu|i_datapath|i_regfile|x24\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~548_combout\);

-- Location: LCCOMB_X20_Y24_N22
\icpu|i_datapath|ID_EX_rs1_data~549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~549_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~548_combout\ & ((\icpu|i_datapath|i_regfile|x28\(22)))) # (!\icpu|i_datapath|ID_EX_rs1_data~548_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(22))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x20\(22),
	datac => \icpu|i_datapath|i_regfile|x28\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data~548_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~549_combout\);

-- Location: LCCOMB_X28_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~550_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~547_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~549_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~547_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~549_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~550_combout\);

-- Location: FF_X24_Y17_N15
\icpu|i_datapath|i_regfile|x19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(22));

-- Location: FF_X24_Y17_N29
\icpu|i_datapath|i_regfile|x23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(22));

-- Location: LCCOMB_X24_Y17_N14
\icpu|i_datapath|ID_EX_rs1_data~551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~551_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(22)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(22),
	datad => \icpu|i_datapath|i_regfile|x23\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~551_combout\);

-- Location: FF_X23_Y17_N21
\icpu|i_datapath|i_regfile|x27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(22));

-- Location: FF_X23_Y17_N23
\icpu|i_datapath|i_regfile|x31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(22));

-- Location: LCCOMB_X23_Y17_N20
\icpu|i_datapath|ID_EX_rs1_data~552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~552_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~551_combout\ & ((\icpu|i_datapath|i_regfile|x31\(22)))) # (!\icpu|i_datapath|ID_EX_rs1_data~551_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(22))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~551_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~551_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(22),
	datad => \icpu|i_datapath|i_regfile|x31\(22),
	combout => \icpu|i_datapath|ID_EX_rs1_data~552_combout\);

-- Location: LCCOMB_X28_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~553_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~550_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~552_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~550_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~545_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~545_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~550_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~552_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~553_combout\);

-- Location: LCCOMB_X28_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~563_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~560_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~562_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~560_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~553_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~562_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~560_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~553_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~563_combout\);

-- Location: LCCOMB_X23_Y18_N8
\icpu|i_datapath|ID_EX_rs1_data~565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~565_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~564_combout\ & ((\icpu|i_datapath|Add3~95_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~564_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & \icpu|i_datapath|ID_EX_rs1_data~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~564_combout\,
	datab => \icpu|i_datapath|Add3~95_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~563_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~565_combout\);

-- Location: LCCOMB_X23_Y13_N6
\icpu|i_datapath|ID_EX_rs1_data~566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~566_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~565_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~566_combout\);

-- Location: FF_X23_Y13_N7
\icpu|i_datapath|ID_EX_rs1_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(22));

-- Location: LCCOMB_X24_Y13_N30
\icpu|i_datapath|alusrc1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~22_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(22),
	combout => \icpu|i_datapath|alusrc1~22_combout\);

-- Location: LCCOMB_X24_Y12_N20
\icpu|i_datapath|i_alu|iadder32|bit22|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ = (\icpu|i_datapath|alusrc1~22_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[22]~39_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~22_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[22]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc2[22]~39_combout\,
	datac => \icpu|i_datapath|alusrc1~22_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit21|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\icpu|i_datapath|alusrc2[23]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~36_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(23),
	combout => \icpu|i_datapath|alusrc2[23]~36_combout\);

-- Location: LCCOMB_X24_Y13_N12
\icpu|i_datapath|alusrc2[23]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[23]~37_combout\ = (\icpu|i_datapath|alusrc2[23]~36_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[23]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(3),
	combout => \icpu|i_datapath|alusrc2[23]~37_combout\);

-- Location: LCCOMB_X24_Y13_N16
\icpu|i_datapath|alusrc1~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~23_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(23) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs1_data\(23),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~23_combout\);

-- Location: LCCOMB_X24_Y12_N6
\icpu|i_datapath|i_alu|iadder32|bit23|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~23_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[23]~37_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ & (\icpu|i_datapath|alusrc1~23_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[23]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[23]~37_combout\,
	datad => \icpu|i_datapath|alusrc1~23_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\);

-- Location: FF_X26_Y15_N11
\icpu|i_datapath|EX_MEM_aluout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(24));

-- Location: LCCOMB_X22_Y21_N28
\iTimer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~10_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(24)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(24),
	combout => \iTimer|CompareR~10_combout\);

-- Location: FF_X22_Y21_N29
\iTimer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~10_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(24));

-- Location: LCCOMB_X22_Y21_N6
\read_data[24]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~88_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(24))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(24) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(24),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CompareR\(24),
	combout => \read_data[24]~88_combout\);

-- Location: LCCOMB_X26_Y15_N22
\read_data[24]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[24]~89_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[24]~88_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(24),
	datad => \read_data[24]~88_combout\,
	combout => \read_data[24]~89_combout\);

-- Location: LCCOMB_X26_Y15_N30
\icpu|i_datapath|ID_EX_rs1_data~610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~610_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\) # (\read_data[24]~89_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(24) & (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(24),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \read_data[24]~89_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~610_combout\);

-- Location: FF_X26_Y15_N23
\icpu|i_datapath|MEM_WB_MemRdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[24]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(24));

-- Location: FF_X21_Y19_N15
\icpu|i_datapath|MEM_WB_aluout[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(24));

-- Location: LCCOMB_X21_Y19_N14
\icpu|i_datapath|Add3~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~90_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(24))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(24),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(24),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~90_combout\);

-- Location: LCCOMB_X21_Y19_N12
\icpu|i_datapath|Add3~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~91_combout\ = (\icpu|i_datapath|Add3~90_combout\) # ((\icpu|i_datapath|Add3~69_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~69_combout\,
	datac => \icpu|i_datapath|Add3~90_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~91_combout\);

-- Location: FF_X26_Y21_N1
\icpu|i_datapath|i_regfile|x2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(24));

-- Location: FF_X27_Y21_N31
\icpu|i_datapath|i_regfile|x1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(24));

-- Location: LCCOMB_X27_Y21_N30
\icpu|i_datapath|ID_EX_rs1_data~604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~604_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(24)) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(24) & !\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(24),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~604_combout\);

-- Location: FF_X27_Y21_N1
\icpu|i_datapath|i_regfile|x3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(24));

-- Location: FF_X29_Y22_N23
\icpu|i_datapath|i_regfile|x7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(24));

-- Location: FF_X29_Y19_N11
\icpu|i_datapath|i_regfile|x6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(24));

-- Location: FF_X29_Y22_N21
\icpu|i_datapath|i_regfile|x5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(24));

-- Location: FF_X29_Y19_N21
\icpu|i_datapath|i_regfile|x4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(24));

-- Location: LCCOMB_X29_Y19_N20
\icpu|i_datapath|ID_EX_rs1_data~602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~602_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(24))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(24),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(24),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~602_combout\);

-- Location: LCCOMB_X29_Y19_N10
\icpu|i_datapath|ID_EX_rs1_data~603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~603_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~602_combout\ & (\icpu|i_datapath|i_regfile|x7\(24))) # (!\icpu|i_datapath|ID_EX_rs1_data~602_combout\ & ((\icpu|i_datapath|i_regfile|x6\(24)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x7\(24),
	datac => \icpu|i_datapath|i_regfile|x6\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data~602_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~603_combout\);

-- Location: LCCOMB_X27_Y21_N0
\icpu|i_datapath|ID_EX_rs1_data~605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~605_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~604_combout\ & (((\icpu|i_datapath|i_regfile|x3\(24))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~604_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~604_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data~603_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~605_combout\);

-- Location: FF_X24_Y23_N29
\icpu|i_datapath|i_regfile|x9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(24));

-- Location: FF_X24_Y23_N23
\icpu|i_datapath|i_regfile|x11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(24));

-- Location: FF_X26_Y23_N11
\icpu|i_datapath|i_regfile|x8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(24));

-- Location: FF_X26_Y23_N1
\icpu|i_datapath|i_regfile|x10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(24));

-- Location: LCCOMB_X26_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~600_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(24)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(24),
	datad => \icpu|i_datapath|i_regfile|x10\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~600_combout\);

-- Location: LCCOMB_X24_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~601_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~600_combout\ & ((\icpu|i_datapath|i_regfile|x11\(24)))) # (!\icpu|i_datapath|ID_EX_rs1_data~600_combout\ & (\icpu|i_datapath|i_regfile|x9\(24))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(24),
	datac => \icpu|i_datapath|i_regfile|x11\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data~600_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~601_combout\);

-- Location: LCCOMB_X28_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~606_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~601_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~605_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~605_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~601_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~606_combout\);

-- Location: FF_X24_Y17_N23
\icpu|i_datapath|i_regfile|x19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(24));

-- Location: FF_X24_Y17_N21
\icpu|i_datapath|i_regfile|x23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(24));

-- Location: LCCOMB_X24_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~597_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(24)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(24),
	datad => \icpu|i_datapath|i_regfile|x23\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~597_combout\);

-- Location: FF_X23_Y17_N29
\icpu|i_datapath|i_regfile|x27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(24));

-- Location: FF_X23_Y17_N7
\icpu|i_datapath|i_regfile|x31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(24));

-- Location: LCCOMB_X23_Y17_N28
\icpu|i_datapath|ID_EX_rs1_data~598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~598_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~597_combout\ & ((\icpu|i_datapath|i_regfile|x31\(24)))) # (!\icpu|i_datapath|ID_EX_rs1_data~597_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(24))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~597_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(24),
	datad => \icpu|i_datapath|i_regfile|x31\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~598_combout\);

-- Location: FF_X19_Y19_N7
\icpu|i_datapath|i_regfile|x30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(24));

-- Location: FF_X19_Y19_N13
\icpu|i_datapath|i_regfile|x26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(24));

-- Location: FF_X19_Y17_N23
\icpu|i_datapath|i_regfile|x18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(24));

-- Location: FF_X19_Y17_N21
\icpu|i_datapath|i_regfile|x22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(24));

-- Location: LCCOMB_X19_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~590_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(24)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(24),
	datad => \icpu|i_datapath|i_regfile|x22\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~590_combout\);

-- Location: LCCOMB_X19_Y19_N12
\icpu|i_datapath|ID_EX_rs1_data~591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~591_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~590_combout\ & (\icpu|i_datapath|i_regfile|x30\(24))) # (!\icpu|i_datapath|ID_EX_rs1_data~590_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(24)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(24),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data~590_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~591_combout\);

-- Location: FF_X27_Y15_N7
\icpu|i_datapath|i_regfile|x17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(24));

-- Location: FF_X27_Y15_N29
\icpu|i_datapath|i_regfile|x25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(24));

-- Location: LCCOMB_X27_Y15_N6
\icpu|i_datapath|ID_EX_rs1_data~592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~592_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(24)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(24),
	datad => \icpu|i_datapath|i_regfile|x25\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~592_combout\);

-- Location: FF_X28_Y15_N5
\icpu|i_datapath|i_regfile|x21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(24));

-- Location: FF_X28_Y15_N15
\icpu|i_datapath|i_regfile|x29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(24));

-- Location: LCCOMB_X28_Y15_N14
\icpu|i_datapath|ID_EX_rs1_data~593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~593_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~592_combout\ & (((\icpu|i_datapath|i_regfile|x29\(24)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~592_combout\ & (\icpu|i_datapath|i_regfile|x21\(24) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~592_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(24),
	datac => \icpu|i_datapath|i_regfile|x29\(24),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~593_combout\);

-- Location: FF_X19_Y21_N31
\icpu|i_datapath|i_regfile|x20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(24));

-- Location: FF_X19_Y21_N17
\icpu|i_datapath|i_regfile|x28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(24));

-- Location: FF_X19_Y24_N7
\icpu|i_datapath|i_regfile|x16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(24));

-- Location: FF_X19_Y24_N13
\icpu|i_datapath|i_regfile|x24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(24));

-- Location: LCCOMB_X19_Y24_N6
\icpu|i_datapath|ID_EX_rs1_data~594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~594_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(24))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(24),
	datad => \icpu|i_datapath|i_regfile|x24\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~594_combout\);

-- Location: LCCOMB_X19_Y21_N16
\icpu|i_datapath|ID_EX_rs1_data~595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~595_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~594_combout\ & ((\icpu|i_datapath|i_regfile|x28\(24)))) # (!\icpu|i_datapath|ID_EX_rs1_data~594_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(24))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(24),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(24),
	datad => \icpu|i_datapath|ID_EX_rs1_data~594_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~595_combout\);

-- Location: LCCOMB_X19_Y21_N28
\icpu|i_datapath|ID_EX_rs1_data~596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~596_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~593_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~595_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~593_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~595_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~596_combout\);

-- Location: LCCOMB_X19_Y21_N22
\icpu|i_datapath|ID_EX_rs1_data~599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~599_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~596_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~598_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~596_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~591_combout\))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~598_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~591_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~596_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~599_combout\);

-- Location: FF_X28_Y18_N19
\icpu|i_datapath|i_regfile|x12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(24));

-- Location: FF_X28_Y18_N17
\icpu|i_datapath|i_regfile|x13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(24));

-- Location: LCCOMB_X28_Y18_N18
\icpu|i_datapath|ID_EX_rs1_data~607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~607_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(24)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(24),
	datad => \icpu|i_datapath|i_regfile|x13\(24),
	combout => \icpu|i_datapath|ID_EX_rs1_data~607_combout\);

-- Location: FF_X21_Y19_N13
\icpu|i_datapath|i_regfile|x15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~91_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(24));

-- Location: FF_X27_Y18_N9
\icpu|i_datapath|i_regfile|x14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~91_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(24));

-- Location: LCCOMB_X27_Y18_N8
\icpu|i_datapath|ID_EX_rs1_data~608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~608_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~607_combout\ & ((\icpu|i_datapath|i_regfile|x15\(24)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~607_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(24) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~607_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(24),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~608_combout\);

-- Location: LCCOMB_X26_Y15_N12
\icpu|i_datapath|ID_EX_rs1_data~609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~609_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~606_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~608_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~606_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~599_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~606_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~606_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~599_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~608_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~609_combout\);

-- Location: LCCOMB_X26_Y15_N8
\icpu|i_datapath|ID_EX_rs1_data~611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~611_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~610_combout\ & ((\icpu|i_datapath|Add3~91_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~610_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & \icpu|i_datapath|ID_EX_rs1_data~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~610_combout\,
	datab => \icpu|i_datapath|Add3~91_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~609_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~611_combout\);

-- Location: LCCOMB_X26_Y15_N28
\icpu|i_datapath|ID_EX_rs1_data~612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~612_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~611_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~612_combout\);

-- Location: FF_X26_Y15_N29
\icpu|i_datapath|ID_EX_rs1_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(24));

-- Location: LCCOMB_X22_Y12_N0
\icpu|i_datapath|alusrc1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~24_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(24),
	combout => \icpu|i_datapath|alusrc1~24_combout\);

-- Location: LCCOMB_X22_Y12_N8
\icpu|i_datapath|alusrc2[24]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~34_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(24),
	combout => \icpu|i_datapath|alusrc2[24]~34_combout\);

-- Location: LCCOMB_X22_Y12_N10
\icpu|i_datapath|alusrc2[24]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[24]~35_combout\ = (\icpu|i_datapath|alusrc2[24]~34_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[24]~34_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(4),
	combout => \icpu|i_datapath|alusrc2[24]~35_combout\);

-- Location: LCCOMB_X26_Y12_N0
\icpu|i_datapath|i_alu|iadder32|bit24|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~24_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[24]~35_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ & (\icpu|i_datapath|alusrc1~24_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[24]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~24_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[24]~35_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\);

-- Location: LCCOMB_X26_Y12_N22
\icpu|i_datapath|i_alu|iadder32|bit25|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ = \icpu|i_datapath|alusrc1~25_combout\ $ (\icpu|i_datapath|alusrc2[25]~33_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~25_combout\,
	datab => \icpu|i_datapath|alusrc2[25]~33_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\);

-- Location: LCCOMB_X17_Y14_N8
\icpu|i_datapath|i_alu|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~8_combout\ = (\icpu|i_datapath|alusrc2[25]~32_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(5)))) # (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(25),
	datac => \icpu|i_datapath|alusrc2[25]~32_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(5),
	combout => \icpu|i_datapath|i_alu|Mux6~8_combout\);

-- Location: LCCOMB_X26_Y13_N28
\icpu|i_datapath|i_alu|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0)) # ((\icpu|i_datapath|i_alu|Mux6~8_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- (\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~4_combout\);

-- Location: LCCOMB_X26_Y14_N0
\icpu|i_datapath|i_alu|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~5_combout\ = (\icpu|i_datapath|i_alu|Mux6~4_combout\ & ((\icpu|i_datapath|alusrc2[25]~33_combout\ $ (\icpu|i_datapath|alusrc1~25_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|i_alu|Mux6~4_combout\ & 
-- (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|alusrc2[25]~33_combout\ & \icpu|i_datapath|alusrc1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux6~4_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc2[25]~33_combout\,
	datad => \icpu|i_datapath|alusrc1~25_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~5_combout\);

-- Location: LCCOMB_X26_Y14_N18
\icpu|i_datapath|ID_EX_rs1_data~749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~749_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux6~9_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux6~9_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux6~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~749_combout\);

-- Location: LCCOMB_X22_Y21_N24
\iTimer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~9_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(25)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_rs2_data\(25),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~9_combout\);

-- Location: FF_X22_Y21_N25
\iTimer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~9_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(25));

-- Location: LCCOMB_X22_Y21_N10
\read_data[25]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[25]~86_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(25))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|CounterR\(25) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(25),
	datab => \iGPIO|Equal0~2_combout\,
	datac => \iTimer|CounterR\(25),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[25]~86_combout\);

-- Location: LCCOMB_X22_Y18_N6
\read_data[25]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[25]~87_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[25]~86_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[25]~86_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(25),
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[25]~87_combout\);

-- Location: FF_X26_Y14_N27
\icpu|i_datapath|EX_MEM_aluout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(25));

-- Location: FF_X24_Y18_N15
\icpu|i_datapath|MEM_WB_aluout[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(25));

-- Location: FF_X22_Y18_N7
\icpu|i_datapath|MEM_WB_MemRdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[25]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(25));

-- Location: LCCOMB_X24_Y18_N14
\icpu|i_datapath|Add3~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~88_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(25)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(25),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(25),
	combout => \icpu|i_datapath|Add3~88_combout\);

-- Location: LCCOMB_X24_Y18_N4
\icpu|i_datapath|Add3~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~89_combout\ = (\icpu|i_datapath|Add3~88_combout\) # ((\icpu|i_datapath|Add3~71_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~71_combout\,
	datab => \icpu|i_datapath|Add3~88_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~89_combout\);

-- Location: FF_X28_Y20_N19
\icpu|i_datapath|i_regfile|x2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(25));

-- Location: FF_X27_Y24_N5
\icpu|i_datapath|i_regfile|x3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(25));

-- Location: FF_X23_Y22_N31
\icpu|i_datapath|i_regfile|x4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(25));

-- Location: FF_X23_Y22_N21
\icpu|i_datapath|i_regfile|x6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(25));

-- Location: LCCOMB_X23_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~625_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(25)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(25),
	datad => \icpu|i_datapath|i_regfile|x6\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~625_combout\);

-- Location: FF_X28_Y21_N11
\icpu|i_datapath|i_regfile|x7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(25));

-- Location: FF_X28_Y21_N1
\icpu|i_datapath|i_regfile|x5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(25));

-- Location: LCCOMB_X28_Y21_N10
\icpu|i_datapath|ID_EX_rs1_data~626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~626_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~625_combout\ & (((\icpu|i_datapath|i_regfile|x7\(25))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~625_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x5\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~625_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(25),
	datad => \icpu|i_datapath|i_regfile|x5\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~626_combout\);

-- Location: FF_X27_Y24_N11
\icpu|i_datapath|i_regfile|x1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(25));

-- Location: LCCOMB_X27_Y24_N10
\icpu|i_datapath|ID_EX_rs1_data~627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~627_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~626_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(25) & !\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~626_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(25),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~627_combout\);

-- Location: LCCOMB_X27_Y24_N4
\icpu|i_datapath|ID_EX_rs1_data~628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~628_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~627_combout\ & ((\icpu|i_datapath|i_regfile|x3\(25)))) # (!\icpu|i_datapath|ID_EX_rs1_data~627_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(25))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(25),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(25),
	datad => \icpu|i_datapath|ID_EX_rs1_data~627_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~628_combout\);

-- Location: FF_X20_Y22_N15
\icpu|i_datapath|i_regfile|x17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(25));

-- Location: FF_X20_Y22_N13
\icpu|i_datapath|i_regfile|x25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(25));

-- Location: LCCOMB_X20_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~615_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(25))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x17\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(25),
	datad => \icpu|i_datapath|i_regfile|x25\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~615_combout\);

-- Location: FF_X21_Y22_N5
\icpu|i_datapath|i_regfile|x21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(25));

-- Location: FF_X21_Y22_N15
\icpu|i_datapath|i_regfile|x29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(25));

-- Location: LCCOMB_X21_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~616_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~615_combout\ & (((\icpu|i_datapath|i_regfile|x29\(25)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~615_combout\ & (\icpu|i_datapath|i_regfile|x21\(25) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~615_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(25),
	datac => \icpu|i_datapath|i_regfile|x29\(25),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~616_combout\);

-- Location: FF_X24_Y24_N5
\icpu|i_datapath|i_regfile|x22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(25));

-- Location: FF_X24_Y24_N15
\icpu|i_datapath|i_regfile|x18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(25));

-- Location: LCCOMB_X24_Y24_N14
\icpu|i_datapath|ID_EX_rs1_data~617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~617_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(25))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x22\(25),
	datac => \icpu|i_datapath|i_regfile|x18\(25),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~617_combout\);

-- Location: FF_X16_Y19_N31
\icpu|i_datapath|i_regfile|x30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(25));

-- Location: FF_X16_Y19_N29
\icpu|i_datapath|i_regfile|x26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(25));

-- Location: LCCOMB_X16_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~618_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~617_combout\ & (\icpu|i_datapath|i_regfile|x30\(25))) # (!\icpu|i_datapath|ID_EX_rs1_data~617_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(25)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~617_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(25),
	datad => \icpu|i_datapath|i_regfile|x26\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~618_combout\);

-- Location: FF_X20_Y20_N31
\icpu|i_datapath|i_regfile|x20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(25));

-- Location: FF_X20_Y20_N17
\icpu|i_datapath|i_regfile|x28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(25));

-- Location: FF_X20_Y23_N31
\icpu|i_datapath|i_regfile|x16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(25));

-- Location: FF_X20_Y23_N21
\icpu|i_datapath|i_regfile|x24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(25));

-- Location: LCCOMB_X20_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~619_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(25))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(25),
	datad => \icpu|i_datapath|i_regfile|x24\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~619_combout\);

-- Location: LCCOMB_X20_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~620_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~619_combout\ & ((\icpu|i_datapath|i_regfile|x28\(25)))) # (!\icpu|i_datapath|ID_EX_rs1_data~619_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(25))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(25),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(25),
	datad => \icpu|i_datapath|ID_EX_rs1_data~619_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~620_combout\);

-- Location: LCCOMB_X20_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~621_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~618_combout\)) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~620_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~618_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~620_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~621_combout\);

-- Location: FF_X17_Y23_N23
\icpu|i_datapath|i_regfile|x19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(25));

-- Location: FF_X17_Y23_N21
\icpu|i_datapath|i_regfile|x23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(25));

-- Location: LCCOMB_X17_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~622_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(25))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(25),
	datad => \icpu|i_datapath|i_regfile|x23\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~622_combout\);

-- Location: FF_X19_Y22_N23
\icpu|i_datapath|i_regfile|x31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(25));

-- Location: FF_X19_Y22_N13
\icpu|i_datapath|i_regfile|x27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(25));

-- Location: LCCOMB_X19_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~623_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~622_combout\ & (\icpu|i_datapath|i_regfile|x31\(25))) # (!\icpu|i_datapath|ID_EX_rs1_data~622_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(25)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~622_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(25),
	datad => \icpu|i_datapath|i_regfile|x27\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~623_combout\);

-- Location: LCCOMB_X20_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~624_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~621_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~623_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~621_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~616_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~616_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~621_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~623_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~624_combout\);

-- Location: LCCOMB_X20_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~629_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~624_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~628_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~624_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~629_combout\);

-- Location: FF_X22_Y17_N15
\icpu|i_datapath|i_regfile|x9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(25));

-- Location: FF_X22_Y17_N17
\icpu|i_datapath|i_regfile|x8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(25));

-- Location: LCCOMB_X22_Y17_N16
\icpu|i_datapath|ID_EX_rs1_data~613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~613_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x9\(25))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x8\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x9\(25),
	datac => \icpu|i_datapath|i_regfile|x8\(25),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~613_combout\);

-- Location: FF_X26_Y17_N5
\icpu|i_datapath|i_regfile|x10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(25));

-- Location: FF_X26_Y17_N23
\icpu|i_datapath|i_regfile|x11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(25));

-- Location: LCCOMB_X26_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~614_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~613_combout\ & (((\icpu|i_datapath|i_regfile|x11\(25)) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~613_combout\ & (\icpu|i_datapath|i_regfile|x10\(25) 
-- & ((\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~613_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(25),
	datac => \icpu|i_datapath|i_regfile|x11\(25),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~614_combout\);

-- Location: FF_X24_Y18_N5
\icpu|i_datapath|i_regfile|x15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~89_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(25));

-- Location: FF_X24_Y20_N1
\icpu|i_datapath|i_regfile|x14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(25));

-- Location: FF_X23_Y20_N15
\icpu|i_datapath|i_regfile|x12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(25));

-- Location: LCCOMB_X23_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~630_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x14\(25)) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|i_regfile|x12\(25) & !\icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x14\(25),
	datac => \icpu|i_datapath|i_regfile|x12\(25),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~630_combout\);

-- Location: FF_X23_Y20_N21
\icpu|i_datapath|i_regfile|x13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~89_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(25));

-- Location: LCCOMB_X23_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~631_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~630_combout\ & ((\icpu|i_datapath|i_regfile|x15\(25)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~630_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(25) & \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(25),
	datab => \icpu|i_datapath|ID_EX_rs1_data~630_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(25),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~631_combout\);

-- Location: LCCOMB_X20_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~632_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~629_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~631_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~629_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~614_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~629_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~614_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~631_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~632_combout\);

-- Location: LCCOMB_X26_Y14_N8
\icpu|i_datapath|ID_EX_rs1_data~633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~633_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~632_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~632_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(25),
	combout => \icpu|i_datapath|ID_EX_rs1_data~633_combout\);

-- Location: LCCOMB_X26_Y14_N10
\icpu|i_datapath|ID_EX_rs1_data~634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~634_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~633_combout\ & ((\read_data[25]~87_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~633_combout\ & 
-- (((\icpu|i_datapath|Add3~89_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[25]~87_combout\,
	datab => \icpu|i_datapath|Add3~89_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~633_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~634_combout\);

-- Location: LCCOMB_X26_Y14_N28
\icpu|i_datapath|ID_EX_rs1_data~750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~750_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~749_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~634_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~749_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~634_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~750_combout\);

-- Location: FF_X26_Y14_N29
\icpu|i_datapath|ID_EX_rs1_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(25));

-- Location: LCCOMB_X23_Y11_N28
\icpu|i_datapath|i_alu|ShiftLeft0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(24)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(25),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(24),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X23_Y11_N24
\icpu|i_datapath|i_alu|ShiftLeft0~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~84_combout\) # ((\icpu|i_datapath|alusrc2[1]~3_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~84_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X23_Y11_N18
\icpu|i_datapath|i_alu|ShiftLeft0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(22))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(22),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(23),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X22_Y12_N24
\icpu|i_datapath|i_alu|ShiftLeft0~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~116_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X21_Y11_N2
\icpu|i_datapath|i_alu|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~4_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[4]~11_combout\) # ((!\icpu|i_datapath|alusrc2[3]~9_combout\ & \icpu|i_datapath|alusrc2[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datab => \icpu|i_datapath|alusrc2[4]~11_combout\,
	datac => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux4~4_combout\);

-- Location: LCCOMB_X21_Y11_N22
\icpu|i_datapath|i_alu|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~8_combout\ = (\icpu|i_datapath|i_alu|Mux4~5_combout\ & (((\icpu|i_datapath|i_alu|Mux4~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux4~5_combout\ & ((\icpu|i_datapath|i_alu|Mux4~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~116_combout\))) # (!\icpu|i_datapath|i_alu|Mux4~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~116_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~8_combout\);

-- Location: LCCOMB_X21_Y11_N24
\icpu|i_datapath|i_alu|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~9_combout\ = (\icpu|i_datapath|i_alu|Mux4~8_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~117_combout\) # (!\icpu|i_datapath|i_alu|Mux4~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux4~8_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~101_combout\ & ((\icpu|i_datapath|i_alu|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~101_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~117_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~9_combout\);

-- Location: LCCOMB_X21_Y11_N0
\icpu|i_datapath|i_alu|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~11_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux4~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux4~11_combout\);

-- Location: LCCOMB_X23_Y12_N26
\icpu|i_datapath|alusrc2[27]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~28_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(27),
	combout => \icpu|i_datapath|alusrc2[27]~28_combout\);

-- Location: LCCOMB_X23_Y12_N4
\icpu|i_datapath|alusrc2[27]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[27]~29_combout\ = (\icpu|i_datapath|alusrc2[27]~28_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[27]~28_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(7),
	combout => \icpu|i_datapath|alusrc2[27]~29_combout\);

-- Location: LCCOMB_X23_Y12_N22
\icpu|i_datapath|i_alu|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~10_combout\ = (\icpu|i_datapath|alusrc2[27]~28_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(7))) # (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[27]~28_combout\,
	datab => \icpu|i_datapath|ID_EX_imm_j\(7),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(27),
	combout => \icpu|i_datapath|i_alu|Mux4~10_combout\);

-- Location: LCCOMB_X23_Y12_N14
\icpu|i_datapath|alusrc1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~26_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(26) & !\icpu|i_datapath|ID_EX_lui~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(26),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|alusrc1~26_combout\);

-- Location: LCCOMB_X26_Y12_N26
\icpu|i_datapath|i_alu|iadder32|bit25|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ = (\icpu|i_datapath|alusrc1~25_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\) # (\icpu|i_datapath|alusrc2[25]~33_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~25_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\ & (\icpu|i_datapath|alusrc2[25]~33_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~25_combout\,
	datab => \icpu|i_datapath|alusrc2[25]~33_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit24|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\);

-- Location: LCCOMB_X23_Y12_N6
\icpu|i_datapath|alusrc2[26]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~30_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(26),
	combout => \icpu|i_datapath|alusrc2[26]~30_combout\);

-- Location: LCCOMB_X23_Y12_N8
\icpu|i_datapath|alusrc2[26]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[26]~31_combout\ = (\icpu|i_datapath|alusrc2[26]~30_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(6),
	datad => \icpu|i_datapath|alusrc2[26]~30_combout\,
	combout => \icpu|i_datapath|alusrc2[26]~31_combout\);

-- Location: LCCOMB_X26_Y12_N20
\icpu|i_datapath|i_alu|iadder32|bit26|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ = (\icpu|i_datapath|alusrc1~26_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[26]~31_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~26_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[26]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~26_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~31_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\);

-- Location: LCCOMB_X26_Y12_N14
\icpu|i_datapath|i_alu|iadder32|bit27|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ = \icpu|i_datapath|alusrc1~27_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[27]~29_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~27_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc2[27]~29_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\);

-- Location: LCCOMB_X26_Y12_N8
\icpu|i_datapath|i_alu|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|Mux4~10_combout\)) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~10_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux4~6_combout\);

-- Location: LCCOMB_X26_Y12_N2
\icpu|i_datapath|i_alu|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux4~7_combout\ = (\icpu|i_datapath|alusrc1~27_combout\ & (\icpu|i_datapath|i_alu|Mux4~6_combout\ $ (((\icpu|i_datapath|alusrc2[27]~29_combout\ & \icpu|i_datapath|ID_EX_alucont\(0)))))) # (!\icpu|i_datapath|alusrc1~27_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux4~6_combout\ & ((\icpu|i_datapath|alusrc2[27]~29_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~27_combout\,
	datab => \icpu|i_datapath|alusrc2[27]~29_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~6_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux4~7_combout\);

-- Location: LCCOMB_X26_Y16_N10
\icpu|i_datapath|ID_EX_rs2_data[27]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux4~11_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~11_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(2),
	datac => \icpu|i_datapath|i_alu|Mux4~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\);

-- Location: LCCOMB_X26_Y16_N24
\icpu|i_datapath|ID_EX_rs2_data[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[27]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[27]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N20
\icpu|i_datapath|Add3~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~75_combout\ = (\icpu|i_datapath|MEM_WB_pc\(27) & (!\icpu|i_datapath|Add3~74\)) # (!\icpu|i_datapath|MEM_WB_pc\(27) & ((\icpu|i_datapath|Add3~74\) # (GND)))
-- \icpu|i_datapath|Add3~76\ = CARRY((!\icpu|i_datapath|Add3~74\) # (!\icpu|i_datapath|MEM_WB_pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~74\,
	combout => \icpu|i_datapath|Add3~75_combout\,
	cout => \icpu|i_datapath|Add3~76\);

-- Location: FF_X26_Y16_N7
\icpu|i_datapath|MEM_WB_MemRdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[27]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(27));

-- Location: FF_X26_Y16_N11
\icpu|i_datapath|EX_MEM_aluout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(27));

-- Location: FF_X24_Y18_N7
\icpu|i_datapath|MEM_WB_aluout[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(27));

-- Location: LCCOMB_X24_Y18_N6
\icpu|i_datapath|Add3~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~84_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(27))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(27),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(27),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~84_combout\);

-- Location: LCCOMB_X24_Y18_N12
\icpu|i_datapath|Add3~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~85_combout\ = (\icpu|i_datapath|Add3~84_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~75_combout\,
	datad => \icpu|i_datapath|Add3~84_combout\,
	combout => \icpu|i_datapath|Add3~85_combout\);

-- Location: FF_X26_Y20_N17
\icpu|i_datapath|i_regfile|x10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(27));

-- Location: FF_X26_Y20_N3
\icpu|i_datapath|i_regfile|x11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(27));

-- Location: FF_X24_Y20_N29
\icpu|i_datapath|i_regfile|x8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(27));

-- Location: FF_X23_Y23_N1
\icpu|i_datapath|i_regfile|x9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(27));

-- Location: LCCOMB_X23_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~396_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x9\(27)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x8\(27) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x8\(27),
	datac => \icpu|i_datapath|i_regfile|x9\(27),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~396_combout\);

-- Location: LCCOMB_X26_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~397_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~396_combout\ & ((\icpu|i_datapath|i_regfile|x11\(27)))) # (!\icpu|i_datapath|ID_EX_rs2_data~396_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(27))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(27),
	datac => \icpu|i_datapath|i_regfile|x11\(27),
	datad => \icpu|i_datapath|ID_EX_rs2_data~396_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~397_combout\);

-- Location: FF_X28_Y18_N9
\icpu|i_datapath|i_regfile|x12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(27));

-- Location: FF_X24_Y20_N23
\icpu|i_datapath|i_regfile|x14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(27));

-- Location: LCCOMB_X24_Y20_N22
\icpu|i_datapath|ID_EX_rs2_data~413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~413_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x14\(27)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(27) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(27),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(27),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~413_combout\);

-- Location: FF_X24_Y18_N13
\icpu|i_datapath|i_regfile|x15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~85_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(27));

-- Location: FF_X28_Y18_N7
\icpu|i_datapath|i_regfile|x13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(27));

-- Location: LCCOMB_X28_Y18_N26
\icpu|i_datapath|ID_EX_rs2_data~414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~414_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~413_combout\ & ((\icpu|i_datapath|i_regfile|x15\(27)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~413_combout\ & (((\icpu|i_datapath|rs2\(0) & 
-- \icpu|i_datapath|i_regfile|x13\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~413_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(27),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|i_regfile|x13\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~414_combout\);

-- Location: FF_X27_Y20_N23
\icpu|i_datapath|i_regfile|x3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(27));

-- Location: FF_X27_Y19_N1
\icpu|i_datapath|i_regfile|x6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(27));

-- Location: FF_X27_Y19_N11
\icpu|i_datapath|i_regfile|x4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(27));

-- Location: LCCOMB_X27_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~408_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(27))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x4\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(27),
	datad => \icpu|i_datapath|i_regfile|x4\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~408_combout\);

-- Location: FF_X28_Y21_N27
\icpu|i_datapath|i_regfile|x5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(27));

-- Location: FF_X28_Y21_N29
\icpu|i_datapath|i_regfile|x7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(27));

-- Location: LCCOMB_X28_Y21_N26
\icpu|i_datapath|ID_EX_rs2_data~409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~409_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~408_combout\ & ((\icpu|i_datapath|i_regfile|x7\(27)))) # (!\icpu|i_datapath|ID_EX_rs2_data~408_combout\ & (\icpu|i_datapath|i_regfile|x5\(27))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~408_combout\,
	datac => \icpu|i_datapath|i_regfile|x5\(27),
	datad => \icpu|i_datapath|i_regfile|x7\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~409_combout\);

-- Location: FF_X27_Y21_N13
\icpu|i_datapath|i_regfile|x1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(27));

-- Location: LCCOMB_X28_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~410_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~409_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~409_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~410_combout\);

-- Location: FF_X27_Y20_N21
\icpu|i_datapath|i_regfile|x2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(27));

-- Location: LCCOMB_X27_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~411_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~410_combout\ & ((\icpu|i_datapath|i_regfile|x3\(27)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~410_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(27) & \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(27),
	datab => \icpu|i_datapath|ID_EX_rs2_data~410_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(27),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~411_combout\);

-- Location: FF_X23_Y17_N15
\icpu|i_datapath|i_regfile|x31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(27));

-- Location: FF_X23_Y17_N5
\icpu|i_datapath|i_regfile|x27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(27));

-- Location: FF_X24_Y17_N7
\icpu|i_datapath|i_regfile|x19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(27));

-- Location: FF_X24_Y17_N5
\icpu|i_datapath|i_regfile|x23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(27));

-- Location: LCCOMB_X24_Y17_N4
\icpu|i_datapath|ID_EX_rs2_data~405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~405_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(27)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(27) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(27),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(27),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~405_combout\);

-- Location: LCCOMB_X23_Y17_N4
\icpu|i_datapath|ID_EX_rs2_data~406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~406_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~405_combout\ & (\icpu|i_datapath|i_regfile|x31\(27))) # (!\icpu|i_datapath|ID_EX_rs2_data~405_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(27)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(27),
	datac => \icpu|i_datapath|i_regfile|x27\(27),
	datad => \icpu|i_datapath|ID_EX_rs2_data~405_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~406_combout\);

-- Location: FF_X28_Y15_N23
\icpu|i_datapath|i_regfile|x29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(27));

-- Location: FF_X27_Y15_N21
\icpu|i_datapath|i_regfile|x25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(27));

-- Location: FF_X27_Y15_N15
\icpu|i_datapath|i_regfile|x17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(27));

-- Location: LCCOMB_X27_Y15_N20
\icpu|i_datapath|ID_EX_rs2_data~398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~398_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(27))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(27),
	datad => \icpu|i_datapath|i_regfile|x17\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~398_combout\);

-- Location: FF_X28_Y15_N29
\icpu|i_datapath|i_regfile|x21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(27));

-- Location: LCCOMB_X28_Y15_N28
\icpu|i_datapath|ID_EX_rs2_data~399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~399_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~398_combout\ & ((\icpu|i_datapath|i_regfile|x29\(27)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~398_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(27) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(27),
	datab => \icpu|i_datapath|ID_EX_rs2_data~398_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(27),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~399_combout\);

-- Location: FF_X20_Y24_N27
\icpu|i_datapath|i_regfile|x28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(27));

-- Location: FF_X19_Y24_N15
\icpu|i_datapath|i_regfile|x16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(27));

-- Location: FF_X19_Y24_N29
\icpu|i_datapath|i_regfile|x24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(27));

-- Location: LCCOMB_X19_Y24_N28
\icpu|i_datapath|ID_EX_rs2_data~402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~402_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x24\(27)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x16\(27) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x16\(27),
	datac => \icpu|i_datapath|i_regfile|x24\(27),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~402_combout\);

-- Location: FF_X20_Y24_N1
\icpu|i_datapath|i_regfile|x20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(27));

-- Location: LCCOMB_X20_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~403_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~402_combout\ & ((\icpu|i_datapath|i_regfile|x28\(27)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~402_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(27) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(27),
	datab => \icpu|i_datapath|ID_EX_rs2_data~402_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(27),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~403_combout\);

-- Location: FF_X19_Y17_N31
\icpu|i_datapath|i_regfile|x18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(27));

-- Location: FF_X19_Y17_N5
\icpu|i_datapath|i_regfile|x22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(27));

-- Location: LCCOMB_X19_Y17_N4
\icpu|i_datapath|ID_EX_rs2_data~400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~400_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(27)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(27),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(27),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~400_combout\);

-- Location: FF_X16_Y19_N9
\icpu|i_datapath|i_regfile|x26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(27));

-- Location: FF_X16_Y19_N19
\icpu|i_datapath|i_regfile|x30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~85_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(27));

-- Location: LCCOMB_X16_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~401_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~400_combout\ & (((\icpu|i_datapath|i_regfile|x30\(27))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~400_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~400_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(27),
	datad => \icpu|i_datapath|i_regfile|x30\(27),
	combout => \icpu|i_datapath|ID_EX_rs2_data~401_combout\);

-- Location: LCCOMB_X27_Y16_N6
\icpu|i_datapath|ID_EX_rs2_data~404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~404_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~401_combout\) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~403_combout\ & 
-- ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~403_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~401_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~404_combout\);

-- Location: LCCOMB_X27_Y16_N0
\icpu|i_datapath|ID_EX_rs2_data~407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~407_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~404_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~406_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~404_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~399_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~406_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~399_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~404_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~407_combout\);

-- Location: LCCOMB_X27_Y16_N10
\icpu|i_datapath|ID_EX_rs2_data~412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~412_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~407_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~411_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~407_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~412_combout\);

-- Location: LCCOMB_X27_Y16_N28
\icpu|i_datapath|ID_EX_rs2_data~415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~415_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~412_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~414_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~412_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~397_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~397_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~414_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~412_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~415_combout\);

-- Location: LCCOMB_X26_Y16_N16
\icpu|i_datapath|ID_EX_rs2_data~416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~416_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~415_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~415_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(27),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~416_combout\);

-- Location: LCCOMB_X26_Y16_N26
\icpu|i_datapath|ID_EX_rs2_data~417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~417_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~416_combout\ & (\icpu|i_datapath|Add3~85_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~416_combout\ & 
-- ((\read_data[27]~83_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|Add3~85_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~416_combout\,
	datad => \read_data[27]~83_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~417_combout\);

-- Location: FF_X26_Y16_N25
\icpu|i_datapath|ID_EX_rs2_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[27]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~417_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(27));

-- Location: LCCOMB_X26_Y16_N2
\icpu|i_datapath|EX_MEM_rs2_data[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[27]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(27),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[27]~feeder_combout\);

-- Location: FF_X26_Y16_N3
\icpu|i_datapath|EX_MEM_rs2_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(27));

-- Location: LCCOMB_X22_Y21_N0
\iTimer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~7_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(27)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(27),
	combout => \iTimer|CompareR~7_combout\);

-- Location: FF_X22_Y21_N1
\iTimer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~7_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(27));

-- Location: LCCOMB_X20_Y25_N22
\iTimer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[27]~86_combout\ = (\iTimer|CounterR\(27) & (!\iTimer|CounterR[26]~85\)) # (!\iTimer|CounterR\(27) & ((\iTimer|CounterR[26]~85\) # (GND)))
-- \iTimer|CounterR[27]~87\ = CARRY((!\iTimer|CounterR[26]~85\) # (!\iTimer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(27),
	datad => VCC,
	cin => \iTimer|CounterR[26]~85\,
	combout => \iTimer|CounterR[27]~86_combout\,
	cout => \iTimer|CounterR[27]~87\);

-- Location: FF_X20_Y25_N23
\iTimer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[27]~86_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(27));

-- Location: LCCOMB_X22_Y21_N18
\read_data[27]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[27]~82_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(27))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|CounterR\(27) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(27),
	datab => \iTimer|CounterR\(27),
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[27]~82_combout\);

-- Location: LCCOMB_X26_Y16_N6
\read_data[27]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[27]~83_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[27]~82_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[27]~82_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(27),
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[27]~83_combout\);

-- Location: LCCOMB_X27_Y19_N10
\icpu|i_datapath|ID_EX_rs1_data~670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~670_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(27)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(27),
	datad => \icpu|i_datapath|i_regfile|x6\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~670_combout\);

-- Location: LCCOMB_X28_Y21_N28
\icpu|i_datapath|ID_EX_rs1_data~671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~671_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~670_combout\ & (((\icpu|i_datapath|i_regfile|x7\(27))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~670_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x5\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~670_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(27),
	datad => \icpu|i_datapath|i_regfile|x5\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~671_combout\);

-- Location: LCCOMB_X27_Y21_N12
\icpu|i_datapath|ID_EX_rs1_data~672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~672_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~671_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(27),
	datad => \icpu|i_datapath|ID_EX_rs1_data~671_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~672_combout\);

-- Location: LCCOMB_X27_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~673\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~673_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~672_combout\ & (((\icpu|i_datapath|i_regfile|x3\(27))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~672_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~672_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(27),
	datad => \icpu|i_datapath|i_regfile|x2\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~673_combout\);

-- Location: LCCOMB_X24_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~667_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(27))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(27),
	datac => \icpu|i_datapath|i_regfile|x19\(27),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~667_combout\);

-- Location: LCCOMB_X23_Y17_N14
\icpu|i_datapath|ID_EX_rs1_data~668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~668_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~667_combout\ & ((\icpu|i_datapath|i_regfile|x31\(27)))) # (!\icpu|i_datapath|ID_EX_rs1_data~667_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(27))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(27),
	datac => \icpu|i_datapath|i_regfile|x31\(27),
	datad => \icpu|i_datapath|ID_EX_rs1_data~667_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~668_combout\);

-- Location: LCCOMB_X27_Y15_N14
\icpu|i_datapath|ID_EX_rs1_data~660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~660_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(27)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(27),
	datad => \icpu|i_datapath|i_regfile|x25\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~660_combout\);

-- Location: LCCOMB_X28_Y15_N22
\icpu|i_datapath|ID_EX_rs1_data~661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~661_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~660_combout\ & (((\icpu|i_datapath|i_regfile|x29\(27))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~660_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~660_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(27),
	datad => \icpu|i_datapath|i_regfile|x21\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~661_combout\);

-- Location: LCCOMB_X19_Y17_N30
\icpu|i_datapath|ID_EX_rs1_data~662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~662_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(27))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x22\(27),
	datac => \icpu|i_datapath|i_regfile|x18\(27),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~662_combout\);

-- Location: LCCOMB_X16_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~663_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~662_combout\ & ((\icpu|i_datapath|i_regfile|x30\(27)))) # (!\icpu|i_datapath|ID_EX_rs1_data~662_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(27))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(27),
	datac => \icpu|i_datapath|i_regfile|x30\(27),
	datad => \icpu|i_datapath|ID_EX_rs1_data~662_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~663_combout\);

-- Location: LCCOMB_X19_Y24_N14
\icpu|i_datapath|ID_EX_rs1_data~664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~664_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(27))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(27),
	datad => \icpu|i_datapath|i_regfile|x24\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~664_combout\);

-- Location: LCCOMB_X20_Y24_N26
\icpu|i_datapath|ID_EX_rs1_data~665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~665_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~664_combout\ & (((\icpu|i_datapath|i_regfile|x28\(27))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~664_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~664_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(27),
	datad => \icpu|i_datapath|i_regfile|x20\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~665_combout\);

-- Location: LCCOMB_X19_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~666_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~663_combout\) # ((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & (((!\icpu|i_datapath|rs1\(0) & 
-- \icpu|i_datapath|ID_EX_rs1_data~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~663_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~665_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~666_combout\);

-- Location: LCCOMB_X19_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~669_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~666_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~668_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~666_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~661_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~668_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~661_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~666_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~669_combout\);

-- Location: LCCOMB_X19_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~674\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~674_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # (\icpu|i_datapath|ID_EX_rs1_data~669_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~673_combout\ & (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~673_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~669_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~674_combout\);

-- Location: LCCOMB_X24_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~658_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x9\(27)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x8\(27) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(27),
	datac => \icpu|i_datapath|i_regfile|x8\(27),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~658_combout\);

-- Location: LCCOMB_X26_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~659_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~658_combout\ & ((\icpu|i_datapath|i_regfile|x11\(27)))) # (!\icpu|i_datapath|ID_EX_rs1_data~658_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(27))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~658_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(27),
	datad => \icpu|i_datapath|i_regfile|x11\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~659_combout\);

-- Location: LCCOMB_X28_Y18_N8
\icpu|i_datapath|ID_EX_rs1_data~675\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~675_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(27))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(27),
	datad => \icpu|i_datapath|i_regfile|x14\(27),
	combout => \icpu|i_datapath|ID_EX_rs1_data~675_combout\);

-- Location: LCCOMB_X28_Y18_N6
\icpu|i_datapath|ID_EX_rs1_data~676\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~676_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~675_combout\ & ((\icpu|i_datapath|i_regfile|x15\(27)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~675_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(27) & \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~675_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(27),
	datac => \icpu|i_datapath|i_regfile|x13\(27),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~676_combout\);

-- Location: LCCOMB_X26_Y16_N12
\icpu|i_datapath|ID_EX_rs1_data~677\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~677_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~674_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~676_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~674_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~659_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~674_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~659_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~676_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~677_combout\);

-- Location: LCCOMB_X26_Y16_N14
\icpu|i_datapath|ID_EX_rs1_data~678\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~678_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~677_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(27),
	datad => \icpu|i_datapath|ID_EX_rs1_data~677_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~678_combout\);

-- Location: LCCOMB_X26_Y16_N0
\icpu|i_datapath|ID_EX_rs1_data~679\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~679_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~678_combout\ & (((\icpu|i_datapath|Add3~85_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~678_combout\ & 
-- (\read_data[27]~83_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[27]~83_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~678_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|Add3~85_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~679_combout\);

-- Location: LCCOMB_X26_Y16_N20
\icpu|i_datapath|ID_EX_rs1_data~680\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~680_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~679_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~680_combout\);

-- Location: FF_X26_Y16_N21
\icpu|i_datapath|ID_EX_rs1_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(27));

-- Location: LCCOMB_X23_Y12_N16
\icpu|i_datapath|alusrc1~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~27_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(27),
	combout => \icpu|i_datapath|alusrc1~27_combout\);

-- Location: LCCOMB_X26_Y12_N6
\icpu|i_datapath|i_alu|iadder32|bit27|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ = (\icpu|i_datapath|alusrc1~27_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\) # (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[27]~29_combout\)))) # 
-- (!\icpu|i_datapath|alusrc1~27_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[27]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~27_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc2[27]~29_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\);

-- Location: LCCOMB_X26_Y12_N28
\icpu|i_datapath|i_alu|iadder32|bit28|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ = \icpu|i_datapath|alusrc2[28]~27_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~28_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[28]~27_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc1~28_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\);

-- Location: LCCOMB_X17_Y13_N18
\icpu|i_datapath|i_alu|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux3~8_combout\) # ((\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- (((\icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ & !\icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~8_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux3~3_combout\);

-- Location: LCCOMB_X26_Y13_N14
\icpu|i_datapath|i_alu|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~28_combout\ & ((!\icpu|i_datapath|i_alu|Mux3~3_combout\) # (!\icpu|i_datapath|alusrc2[28]~27_combout\))) # (!\icpu|i_datapath|alusrc1~28_combout\ & 
-- (\icpu|i_datapath|alusrc2[28]~27_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|i_alu|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~28_combout\,
	datab => \icpu|i_datapath|alusrc2[28]~27_combout\,
	datac => \icpu|i_datapath|i_alu|Mux3~3_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux3~4_combout\);

-- Location: LCCOMB_X24_Y14_N2
\icpu|i_datapath|ID_EX_rs1_data~747\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~747_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux3~7_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~7_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~747_combout\);

-- Location: FF_X23_Y24_N15
\icpu|i_datapath|i_regfile|x30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(28));

-- Location: FF_X23_Y24_N5
\icpu|i_datapath|i_regfile|x26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(28));

-- Location: FF_X19_Y17_N27
\icpu|i_datapath|i_regfile|x18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(28));

-- Location: FF_X19_Y17_N1
\icpu|i_datapath|i_regfile|x22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(28));

-- Location: LCCOMB_X19_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data~681\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~681_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(28)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(28),
	datad => \icpu|i_datapath|i_regfile|x22\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~681_combout\);

-- Location: LCCOMB_X23_Y24_N4
\icpu|i_datapath|ID_EX_rs1_data~682\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~682_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~681_combout\ & (\icpu|i_datapath|i_regfile|x30\(28))) # (!\icpu|i_datapath|ID_EX_rs1_data~681_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(28)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(28),
	datac => \icpu|i_datapath|i_regfile|x26\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~681_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~682_combout\);

-- Location: FF_X23_Y17_N19
\icpu|i_datapath|i_regfile|x31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(28));

-- Location: FF_X23_Y17_N1
\icpu|i_datapath|i_regfile|x27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(28));

-- Location: FF_X24_Y17_N3
\icpu|i_datapath|i_regfile|x19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(28));

-- Location: FF_X24_Y17_N1
\icpu|i_datapath|i_regfile|x23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(28));

-- Location: LCCOMB_X24_Y17_N2
\icpu|i_datapath|ID_EX_rs1_data~688\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~688_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(28)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(28),
	datad => \icpu|i_datapath|i_regfile|x23\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~688_combout\);

-- Location: LCCOMB_X23_Y17_N0
\icpu|i_datapath|ID_EX_rs1_data~689\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~689_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~688_combout\ & (\icpu|i_datapath|i_regfile|x31\(28))) # (!\icpu|i_datapath|ID_EX_rs1_data~688_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(28)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(28),
	datac => \icpu|i_datapath|i_regfile|x27\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~688_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~689_combout\);

-- Location: FF_X27_Y15_N9
\icpu|i_datapath|i_regfile|x25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(28));

-- Location: FF_X27_Y15_N3
\icpu|i_datapath|i_regfile|x17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(28));

-- Location: LCCOMB_X27_Y15_N2
\icpu|i_datapath|ID_EX_rs1_data~683\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~683_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x25\(28))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(28),
	datac => \icpu|i_datapath|i_regfile|x17\(28),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~683_combout\);

-- Location: FF_X28_Y15_N11
\icpu|i_datapath|i_regfile|x29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(28));

-- Location: FF_X28_Y15_N1
\icpu|i_datapath|i_regfile|x21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(28));

-- Location: LCCOMB_X28_Y15_N10
\icpu|i_datapath|ID_EX_rs1_data~684\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~684_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~683_combout\ & (((\icpu|i_datapath|i_regfile|x29\(28))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~683_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~683_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(28),
	datad => \icpu|i_datapath|i_regfile|x21\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~684_combout\);

-- Location: FF_X17_Y20_N27
\icpu|i_datapath|i_regfile|x20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(28));

-- Location: FF_X17_Y20_N29
\icpu|i_datapath|i_regfile|x28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(28));

-- Location: FF_X19_Y24_N19
\icpu|i_datapath|i_regfile|x16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(28));

-- Location: FF_X19_Y24_N25
\icpu|i_datapath|i_regfile|x24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(28));

-- Location: LCCOMB_X19_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~685\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~685_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(28))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(28),
	datad => \icpu|i_datapath|i_regfile|x24\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~685_combout\);

-- Location: LCCOMB_X17_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~686_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~685_combout\ & ((\icpu|i_datapath|i_regfile|x28\(28)))) # (!\icpu|i_datapath|ID_EX_rs1_data~685_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(28))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(28),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~685_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~686_combout\);

-- Location: LCCOMB_X17_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~687\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~687_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~684_combout\) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((!\icpu|i_datapath|rs1\(1) & 
-- \icpu|i_datapath|ID_EX_rs1_data~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~684_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~686_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~687_combout\);

-- Location: LCCOMB_X17_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~690\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~690_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~687_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~689_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~687_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~682_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~682_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~689_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~687_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~690_combout\);

-- Location: FF_X24_Y18_N9
\icpu|i_datapath|i_regfile|x15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~83_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(28));

-- Location: FF_X27_Y18_N27
\icpu|i_datapath|i_regfile|x14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(28));

-- Location: FF_X28_Y18_N3
\icpu|i_datapath|i_regfile|x12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(28));

-- Location: FF_X28_Y18_N1
\icpu|i_datapath|i_regfile|x13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(28));

-- Location: LCCOMB_X28_Y18_N2
\icpu|i_datapath|ID_EX_rs1_data~698\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~698_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(28)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(28),
	datad => \icpu|i_datapath|i_regfile|x13\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~698_combout\);

-- Location: LCCOMB_X27_Y18_N26
\icpu|i_datapath|ID_EX_rs1_data~699\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~699_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~698_combout\ & (\icpu|i_datapath|i_regfile|x15\(28))) # (!\icpu|i_datapath|ID_EX_rs1_data~698_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(28)))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(28),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~698_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~699_combout\);

-- Location: FF_X28_Y24_N11
\icpu|i_datapath|i_regfile|x2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(28));

-- Location: FF_X27_Y24_N9
\icpu|i_datapath|i_regfile|x1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(28));

-- Location: LCCOMB_X27_Y24_N8
\icpu|i_datapath|ID_EX_rs1_data~695\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~695_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(28)) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(28) & !\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(28),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~695_combout\);

-- Location: FF_X28_Y24_N29
\icpu|i_datapath|i_regfile|x3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(28));

-- Location: FF_X28_Y22_N3
\icpu|i_datapath|i_regfile|x4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(28));

-- Location: FF_X29_Y22_N29
\icpu|i_datapath|i_regfile|x5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(28));

-- Location: LCCOMB_X28_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~693\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~693_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(28))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(28),
	datad => \icpu|i_datapath|i_regfile|x5\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~693_combout\);

-- Location: FF_X28_Y22_N17
\icpu|i_datapath|i_regfile|x6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(28));

-- Location: FF_X29_Y22_N31
\icpu|i_datapath|i_regfile|x7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(28));

-- Location: LCCOMB_X28_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~694\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~694_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~693_combout\ & ((\icpu|i_datapath|i_regfile|x7\(28)))) # (!\icpu|i_datapath|ID_EX_rs1_data~693_combout\ & (\icpu|i_datapath|i_regfile|x6\(28))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~693_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~693_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(28),
	datad => \icpu|i_datapath|i_regfile|x7\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~694_combout\);

-- Location: LCCOMB_X28_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~696\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~696_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~695_combout\ & (((\icpu|i_datapath|i_regfile|x3\(28))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~695_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~695_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~694_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~696_combout\);

-- Location: FF_X24_Y23_N21
\icpu|i_datapath|i_regfile|x9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(28));

-- Location: FF_X24_Y23_N15
\icpu|i_datapath|i_regfile|x11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(28));

-- Location: FF_X26_Y23_N19
\icpu|i_datapath|i_regfile|x8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(28));

-- Location: FF_X26_Y23_N17
\icpu|i_datapath|i_regfile|x10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~83_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(28));

-- Location: LCCOMB_X26_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~691\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~691_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(28)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(28),
	datad => \icpu|i_datapath|i_regfile|x10\(28),
	combout => \icpu|i_datapath|ID_EX_rs1_data~691_combout\);

-- Location: LCCOMB_X24_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~692\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~692_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~691_combout\ & ((\icpu|i_datapath|i_regfile|x11\(28)))) # (!\icpu|i_datapath|ID_EX_rs1_data~691_combout\ & (\icpu|i_datapath|i_regfile|x9\(28))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(28),
	datac => \icpu|i_datapath|i_regfile|x11\(28),
	datad => \icpu|i_datapath|ID_EX_rs1_data~691_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~692_combout\);

-- Location: LCCOMB_X24_Y14_N12
\icpu|i_datapath|ID_EX_rs1_data~697\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~697_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~692_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~696_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~696_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~692_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~697_combout\);

-- Location: LCCOMB_X24_Y14_N14
\icpu|i_datapath|ID_EX_rs1_data~700\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~700_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~697_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~699_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~697_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~690_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~690_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~699_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~697_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~700_combout\);

-- Location: FF_X24_Y14_N11
\icpu|i_datapath|EX_MEM_aluout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(28));

-- Location: M9K_X13_Y18_N0
\iMem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020E020E10E02E10E020E10E020E10E020E10E020E10E020E10E020E10E020E10E420E1EE0EE02C0020EE02E2EEE02CFD0EE0EE0EE0E0E0EE000CC0ECE0022C0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y25_N22
\iTimer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~6_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(28)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(28),
	combout => \iTimer|CompareR~6_combout\);

-- Location: FF_X21_Y25_N23
\iTimer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~6_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(28));

-- Location: LCCOMB_X20_Y25_N24
\iTimer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[28]~88_combout\ = (\iTimer|CounterR\(28) & (\iTimer|CounterR[27]~87\ $ (GND))) # (!\iTimer|CounterR\(28) & (!\iTimer|CounterR[27]~87\ & VCC))
-- \iTimer|CounterR[28]~89\ = CARRY((\iTimer|CounterR\(28) & !\iTimer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(28),
	datad => VCC,
	cin => \iTimer|CounterR[27]~87\,
	combout => \iTimer|CounterR[28]~88_combout\,
	cout => \iTimer|CounterR[28]~89\);

-- Location: FF_X20_Y25_N25
\iTimer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[28]~88_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(28));

-- Location: LCCOMB_X21_Y25_N16
\read_data[28]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[28]~80_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(28))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(28),
	datad => \iTimer|CounterR\(28),
	combout => \read_data[28]~80_combout\);

-- Location: LCCOMB_X24_Y14_N22
\read_data[28]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[28]~81_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[28]~80_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(28),
	datab => \read_data[10]~63_combout\,
	datac => \read_data[28]~80_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[28]~81_combout\);

-- Location: LCCOMB_X24_Y14_N30
\icpu|i_datapath|ID_EX_rs1_data~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~7_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\) # (\read_data[28]~81_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(28) & (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(28),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \read_data[28]~81_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~7_combout\);

-- Location: LCCOMB_X24_Y14_N16
\icpu|i_datapath|ID_EX_rs1_data~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~8_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~7_combout\ & ((\icpu|i_datapath|Add3~83_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~7_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~700_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~700_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~7_combout\,
	datad => \icpu|i_datapath|Add3~83_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~8_combout\);

-- Location: LCCOMB_X24_Y14_N20
\icpu|i_datapath|ID_EX_rs1_data~748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~748_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~747_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~747_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~8_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~748_combout\);

-- Location: FF_X24_Y14_N21
\icpu|i_datapath|ID_EX_rs1_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(28));

-- Location: LCCOMB_X22_Y11_N8
\icpu|i_datapath|i_alu|ShiftLeft0~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(28))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(28),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(29),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X23_Y11_N8
\icpu|i_datapath|i_alu|ShiftLeft0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(26)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(27),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(26),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X21_Y12_N12
\icpu|i_datapath|i_alu|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~2_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~9_combout\) # ((\icpu|i_datapath|alusrc2[1]~12_combout\ & !\icpu|i_datapath|alusrc2[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~12_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~2_combout\);

-- Location: LCCOMB_X22_Y11_N26
\icpu|i_datapath|i_alu|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~4_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & (((\icpu|i_datapath|i_alu|Mux3~2_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & ((\icpu|i_datapath|i_alu|Mux3~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~56_combout\))) # (!\icpu|i_datapath|i_alu|Mux3~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~56_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~4_combout\);

-- Location: LCCOMB_X23_Y11_N22
\icpu|i_datapath|i_alu|ShiftLeft0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~54_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X22_Y11_N6
\icpu|i_datapath|i_alu|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & ((\icpu|i_datapath|i_alu|Mux2~4_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~64_combout\)) # (!\icpu|i_datapath|i_alu|Mux2~4_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~55_combout\))))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & (((\icpu|i_datapath|i_alu|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\,
	datac => \icpu|i_datapath|i_alu|Mux2~4_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y11_N24
\icpu|i_datapath|i_alu|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~6_combout\ = (!\icpu|i_datapath|i_alu|Mux16~4_combout\ & ((\icpu|i_datapath|alusrc2[4]~6_combout\ & (\icpu|i_datapath|i_alu|Mux18~5_combout\)) # (!\icpu|i_datapath|alusrc2[4]~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux16~4_combout\,
	datac => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~6_combout\);

-- Location: LCCOMB_X26_Y13_N2
\icpu|i_datapath|i_alu|iadder32|bit28|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ = (\icpu|i_datapath|alusrc1~28_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\) # (\icpu|i_datapath|alusrc2[28]~27_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~28_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\ & (\icpu|i_datapath|alusrc2[28]~27_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~28_combout\,
	datab => \icpu|i_datapath|alusrc2[28]~27_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit27|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\);

-- Location: LCCOMB_X24_Y13_N0
\icpu|i_datapath|alusrc2[29]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~24_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_rs2_data\(29),
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[29]~24_combout\);

-- Location: LCCOMB_X26_Y13_N24
\icpu|i_datapath|alusrc2[29]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[29]~25_combout\ = (\icpu|i_datapath|alusrc2[29]~24_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[29]~24_combout\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(9),
	combout => \icpu|i_datapath|alusrc2[29]~25_combout\);

-- Location: LCCOMB_X26_Y13_N4
\icpu|i_datapath|i_alu|iadder32|bit29|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ = \icpu|i_datapath|alusrc1~13_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[29]~25_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~13_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[29]~25_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\);

-- Location: LCCOMB_X26_Y13_N12
\icpu|i_datapath|i_alu|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~7_combout\ = (\icpu|i_datapath|alusrc2[29]~24_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(9))) # (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_imm_j\(9),
	datac => \icpu|i_datapath|alusrc2[29]~24_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(29),
	combout => \icpu|i_datapath|i_alu|Mux2~7_combout\);

-- Location: LCCOMB_X26_Y13_N30
\icpu|i_datapath|i_alu|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0)) # ((\icpu|i_datapath|i_alu|Mux2~7_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- (\icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux2~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~2_combout\);

-- Location: LCCOMB_X26_Y13_N0
\icpu|i_datapath|i_alu|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux2~3_combout\ = (\icpu|i_datapath|alusrc1~13_combout\ & (\icpu|i_datapath|i_alu|Mux2~2_combout\ $ (((\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[29]~25_combout\))))) # (!\icpu|i_datapath|alusrc1~13_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux2~2_combout\ & ((\icpu|i_datapath|alusrc2[29]~25_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~13_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux2~2_combout\,
	datad => \icpu|i_datapath|alusrc2[29]~25_combout\,
	combout => \icpu|i_datapath|i_alu|Mux2~3_combout\);

-- Location: LCCOMB_X26_Y13_N10
\icpu|i_datapath|ID_EX_rs2_data[29]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux2~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~6_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\);

-- Location: LCCOMB_X26_Y13_N8
\icpu|i_datapath|ID_EX_rs2_data[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[29]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[29]~feeder_combout\);

-- Location: FF_X26_Y13_N11
\icpu|i_datapath|EX_MEM_aluout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(29));

-- Location: FF_X16_Y24_N15
\icpu|i_datapath|i_regfile|x18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(29));

-- Location: FF_X16_Y24_N21
\icpu|i_datapath|i_regfile|x22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(29));

-- Location: LCCOMB_X16_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~356_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(29)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x18\(29),
	datac => \icpu|i_datapath|i_regfile|x22\(29),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~356_combout\);

-- Location: FF_X17_Y24_N17
\icpu|i_datapath|i_regfile|x26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(29));

-- Location: FF_X17_Y24_N3
\icpu|i_datapath|i_regfile|x30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(29));

-- Location: LCCOMB_X17_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~357_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~356_combout\ & (((\icpu|i_datapath|i_regfile|x30\(29))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~356_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~356_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(29),
	datad => \icpu|i_datapath|i_regfile|x30\(29),
	combout => \icpu|i_datapath|ID_EX_rs2_data~357_combout\);

-- Location: FF_X14_Y24_N9
\icpu|i_datapath|i_regfile|x24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(29));

-- Location: FF_X14_Y24_N19
\icpu|i_datapath|i_regfile|x16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(29));

-- Location: LCCOMB_X14_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~358_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(29))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x16\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(29),
	datad => \icpu|i_datapath|i_regfile|x16\(29),
	combout => \icpu|i_datapath|ID_EX_rs2_data~358_combout\);

-- Location: FF_X22_Y22_N11
\icpu|i_datapath|i_regfile|x20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(29));

-- Location: FF_X22_Y22_N29
\icpu|i_datapath|i_regfile|x28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(29));

-- Location: LCCOMB_X22_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~359_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~358_combout\ & (((\icpu|i_datapath|i_regfile|x28\(29))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~358_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~358_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(29),
	datad => \icpu|i_datapath|i_regfile|x28\(29),
	combout => \icpu|i_datapath|ID_EX_rs2_data~359_combout\);

-- Location: LCCOMB_X22_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~360_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~357_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~359_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~357_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~359_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~360_combout\);

-- Location: FF_X15_Y22_N23
\icpu|i_datapath|i_regfile|x29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(29));

-- Location: FF_X15_Y22_N5
\icpu|i_datapath|i_regfile|x21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(29));

-- Location: FF_X14_Y22_N31
\icpu|i_datapath|i_regfile|x17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(29));

-- Location: FF_X14_Y22_N29
\icpu|i_datapath|i_regfile|x25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(29));

-- Location: LCCOMB_X14_Y22_N28
\icpu|i_datapath|ID_EX_rs2_data~354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~354_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(29)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(29),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(29),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~354_combout\);

-- Location: LCCOMB_X15_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~355_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~354_combout\ & (\icpu|i_datapath|i_regfile|x29\(29))) # (!\icpu|i_datapath|ID_EX_rs2_data~354_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(29)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(29),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(29),
	datad => \icpu|i_datapath|ID_EX_rs2_data~354_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~355_combout\);

-- Location: FF_X16_Y22_N15
\icpu|i_datapath|i_regfile|x31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(29));

-- Location: FF_X16_Y22_N5
\icpu|i_datapath|i_regfile|x27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(29));

-- Location: FF_X15_Y23_N27
\icpu|i_datapath|i_regfile|x19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(29));

-- Location: FF_X15_Y23_N1
\icpu|i_datapath|i_regfile|x23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(29));

-- Location: LCCOMB_X15_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~361_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(29)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(29) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(29),
	datac => \icpu|i_datapath|i_regfile|x23\(29),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~361_combout\);

-- Location: LCCOMB_X16_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~362_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~361_combout\ & (\icpu|i_datapath|i_regfile|x31\(29))) # (!\icpu|i_datapath|ID_EX_rs2_data~361_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(29)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x31\(29),
	datac => \icpu|i_datapath|i_regfile|x27\(29),
	datad => \icpu|i_datapath|ID_EX_rs2_data~361_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~362_combout\);

-- Location: LCCOMB_X22_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~363_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~360_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~362_combout\)) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~360_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|ID_EX_rs2_data~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~360_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~355_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~362_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~363_combout\);

-- Location: FF_X26_Y21_N23
\icpu|i_datapath|i_regfile|x3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(29));

-- Location: FF_X26_Y21_N21
\icpu|i_datapath|i_regfile|x2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(29));

-- Location: FF_X28_Y21_N15
\icpu|i_datapath|i_regfile|x7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(29));

-- Location: FF_X28_Y21_N13
\icpu|i_datapath|i_regfile|x5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(29));

-- Location: FF_X28_Y23_N17
\icpu|i_datapath|i_regfile|x6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(29));

-- Location: FF_X28_Y23_N11
\icpu|i_datapath|i_regfile|x4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(29));

-- Location: LCCOMB_X28_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~364_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(29))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x4\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(29),
	datad => \icpu|i_datapath|i_regfile|x4\(29),
	combout => \icpu|i_datapath|ID_EX_rs2_data~364_combout\);

-- Location: LCCOMB_X28_Y21_N12
\icpu|i_datapath|ID_EX_rs2_data~365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~365_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~364_combout\ & (\icpu|i_datapath|i_regfile|x7\(29))) # (!\icpu|i_datapath|ID_EX_rs2_data~364_combout\ & ((\icpu|i_datapath|i_regfile|x5\(29)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x7\(29),
	datac => \icpu|i_datapath|i_regfile|x5\(29),
	datad => \icpu|i_datapath|ID_EX_rs2_data~364_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~365_combout\);

-- Location: FF_X27_Y21_N3
\icpu|i_datapath|i_regfile|x1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(29));

-- Location: LCCOMB_X28_Y21_N16
\icpu|i_datapath|ID_EX_rs2_data~366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~366_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~365_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & \icpu|i_datapath|i_regfile|x1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~365_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(29),
	combout => \icpu|i_datapath|ID_EX_rs2_data~366_combout\);

-- Location: LCCOMB_X26_Y21_N20
\icpu|i_datapath|ID_EX_rs2_data~367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~367_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~366_combout\ & (\icpu|i_datapath|i_regfile|x3\(29))) # (!\icpu|i_datapath|ID_EX_rs2_data~366_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(29)))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(29),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(29),
	datad => \icpu|i_datapath|ID_EX_rs2_data~366_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~367_combout\);

-- Location: LCCOMB_X23_Y21_N28
\icpu|i_datapath|ID_EX_rs2_data~368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~368_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~363_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~363_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~367_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~368_combout\);

-- Location: FF_X29_Y18_N17
\icpu|i_datapath|i_regfile|x12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(29));

-- Location: FF_X24_Y20_N3
\icpu|i_datapath|i_regfile|x14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(29));

-- Location: LCCOMB_X24_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~369_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x14\(29)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(29) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(29),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(29),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~369_combout\);

-- Location: FF_X22_Y18_N13
\icpu|i_datapath|i_regfile|x15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~81_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(29));

-- Location: FF_X22_Y19_N7
\icpu|i_datapath|i_regfile|x13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(29));

-- Location: LCCOMB_X22_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~370_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~369_combout\ & ((\icpu|i_datapath|i_regfile|x15\(29)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~369_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x13\(29) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~369_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(29),
	datac => \icpu|i_datapath|i_regfile|x13\(29),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~370_combout\);

-- Location: FF_X26_Y19_N15
\icpu|i_datapath|i_regfile|x11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(29));

-- Location: FF_X27_Y17_N7
\icpu|i_datapath|i_regfile|x8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(29));

-- Location: FF_X27_Y17_N13
\icpu|i_datapath|i_regfile|x9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(29));

-- Location: LCCOMB_X27_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~352_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(29)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(29),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(29),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~352_combout\);

-- Location: LCCOMB_X26_Y19_N12
\icpu|i_datapath|ID_EX_rs2_data~353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~353_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~352_combout\ & (\icpu|i_datapath|i_regfile|x11\(29))) # (!\icpu|i_datapath|ID_EX_rs2_data~352_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(29)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x11\(29),
	datac => \icpu|i_datapath|i_regfile|x10\(29),
	datad => \icpu|i_datapath|ID_EX_rs2_data~352_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~353_combout\);

-- Location: LCCOMB_X23_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~371_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~368_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~370_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~368_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~353_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~368_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~370_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~353_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~371_combout\);

-- Location: LCCOMB_X23_Y21_N24
\icpu|i_datapath|ID_EX_rs2_data~372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~372_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~371_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(29),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~371_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~372_combout\);

-- Location: LCCOMB_X11_Y21_N10
\iTimer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~5_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(29)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(29),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~5_combout\);

-- Location: FF_X11_Y21_N11
\iTimer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~5_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(29));

-- Location: LCCOMB_X20_Y25_N26
\iTimer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[29]~90_combout\ = (\iTimer|CounterR\(29) & (!\iTimer|CounterR[28]~89\)) # (!\iTimer|CounterR\(29) & ((\iTimer|CounterR[28]~89\) # (GND)))
-- \iTimer|CounterR[29]~91\ = CARRY((!\iTimer|CounterR[28]~89\) # (!\iTimer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(29),
	datad => VCC,
	cin => \iTimer|CounterR[28]~89\,
	combout => \iTimer|CounterR[29]~90_combout\,
	cout => \iTimer|CounterR[29]~91\);

-- Location: FF_X20_Y25_N27
\iTimer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[29]~90_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(29));

-- Location: LCCOMB_X21_Y25_N28
\read_data[29]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[29]~78_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(29))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|CounterR\(29) & \iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|CompareR\(29),
	datac => \iTimer|CounterR\(29),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[29]~78_combout\);

-- Location: LCCOMB_X22_Y18_N8
\read_data[29]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[29]~79_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[29]~78_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(29),
	datab => \iDecoder|Equal1~6_combout\,
	datac => \read_data[29]~78_combout\,
	datad => \read_data[10]~63_combout\,
	combout => \read_data[29]~79_combout\);

-- Location: LCCOMB_X26_Y13_N26
\icpu|i_datapath|ID_EX_rs2_data~373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~373_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~372_combout\ & ((\icpu|i_datapath|Add3~81_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~372_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & \read_data[29]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~372_combout\,
	datab => \icpu|i_datapath|Add3~81_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \read_data[29]~79_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~373_combout\);

-- Location: FF_X26_Y13_N9
\icpu|i_datapath|ID_EX_rs2_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[29]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~373_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(29));

-- Location: LCCOMB_X11_Y21_N6
\icpu|i_datapath|EX_MEM_rs2_data[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[29]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs2_data\(29),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[29]~feeder_combout\);

-- Location: FF_X11_Y21_N7
\icpu|i_datapath|EX_MEM_rs2_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(29));

-- Location: LCCOMB_X17_Y14_N30
\icpu|i_datapath|IF_ID_inst~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~23_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(28),
	combout => \icpu|i_datapath|IF_ID_inst~23_combout\);

-- Location: FF_X17_Y14_N31
\icpu|i_datapath|IF_ID_inst[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~23_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(28));

-- Location: FF_X17_Y14_N23
\icpu|i_datapath|ID_EX_imm_j[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(28),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(8));

-- Location: LCCOMB_X19_Y16_N2
\icpu|i_datapath|branch_dest[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[1]~0_combout\ = (\icpu|i_datapath|ID_EX_pc\(1) & (\icpu|i_datapath|ID_EX_imm_b\(1) $ (VCC))) # (!\icpu|i_datapath|ID_EX_pc\(1) & (\icpu|i_datapath|ID_EX_imm_b\(1) & VCC))
-- \icpu|i_datapath|branch_dest[1]~1\ = CARRY((\icpu|i_datapath|ID_EX_pc\(1) & \icpu|i_datapath|ID_EX_imm_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(1),
	datab => \icpu|i_datapath|ID_EX_imm_b\(1),
	datad => VCC,
	combout => \icpu|i_datapath|branch_dest[1]~0_combout\,
	cout => \icpu|i_datapath|branch_dest[1]~1\);

-- Location: LCCOMB_X19_Y16_N4
\icpu|i_datapath|branch_dest[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[2]~2_combout\ = (\icpu|i_datapath|ID_EX_pc\(2) & ((\icpu|i_datapath|ID_EX_imm_b\(2) & (\icpu|i_datapath|branch_dest[1]~1\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_b\(2) & (!\icpu|i_datapath|branch_dest[1]~1\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(2) & ((\icpu|i_datapath|ID_EX_imm_b\(2) & (!\icpu|i_datapath|branch_dest[1]~1\)) # (!\icpu|i_datapath|ID_EX_imm_b\(2) & ((\icpu|i_datapath|branch_dest[1]~1\) # (GND)))))
-- \icpu|i_datapath|branch_dest[2]~3\ = CARRY((\icpu|i_datapath|ID_EX_pc\(2) & (!\icpu|i_datapath|ID_EX_imm_b\(2) & !\icpu|i_datapath|branch_dest[1]~1\)) # (!\icpu|i_datapath|ID_EX_pc\(2) & ((!\icpu|i_datapath|branch_dest[1]~1\) # 
-- (!\icpu|i_datapath|ID_EX_imm_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(2),
	datab => \icpu|i_datapath|ID_EX_imm_b\(2),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[1]~1\,
	combout => \icpu|i_datapath|branch_dest[2]~2_combout\,
	cout => \icpu|i_datapath|branch_dest[2]~3\);

-- Location: LCCOMB_X19_Y16_N6
\icpu|i_datapath|branch_dest[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[3]~4_combout\ = ((\icpu|i_datapath|ID_EX_imm_b\(3) $ (\icpu|i_datapath|ID_EX_pc\(3) $ (!\icpu|i_datapath|branch_dest[2]~3\)))) # (GND)
-- \icpu|i_datapath|branch_dest[3]~5\ = CARRY((\icpu|i_datapath|ID_EX_imm_b\(3) & ((\icpu|i_datapath|ID_EX_pc\(3)) # (!\icpu|i_datapath|branch_dest[2]~3\))) # (!\icpu|i_datapath|ID_EX_imm_b\(3) & (\icpu|i_datapath|ID_EX_pc\(3) & 
-- !\icpu|i_datapath|branch_dest[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_b\(3),
	datab => \icpu|i_datapath|ID_EX_pc\(3),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[2]~3\,
	combout => \icpu|i_datapath|branch_dest[3]~4_combout\,
	cout => \icpu|i_datapath|branch_dest[3]~5\);

-- Location: LCCOMB_X19_Y16_N8
\icpu|i_datapath|branch_dest[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[4]~6_combout\ = (\icpu|i_datapath|ID_EX_pc\(4) & ((\icpu|i_datapath|ID_EX_imm_b\(4) & (\icpu|i_datapath|branch_dest[3]~5\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_b\(4) & (!\icpu|i_datapath|branch_dest[3]~5\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(4) & ((\icpu|i_datapath|ID_EX_imm_b\(4) & (!\icpu|i_datapath|branch_dest[3]~5\)) # (!\icpu|i_datapath|ID_EX_imm_b\(4) & ((\icpu|i_datapath|branch_dest[3]~5\) # (GND)))))
-- \icpu|i_datapath|branch_dest[4]~7\ = CARRY((\icpu|i_datapath|ID_EX_pc\(4) & (!\icpu|i_datapath|ID_EX_imm_b\(4) & !\icpu|i_datapath|branch_dest[3]~5\)) # (!\icpu|i_datapath|ID_EX_pc\(4) & ((!\icpu|i_datapath|branch_dest[3]~5\) # 
-- (!\icpu|i_datapath|ID_EX_imm_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(4),
	datab => \icpu|i_datapath|ID_EX_imm_b\(4),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[3]~5\,
	combout => \icpu|i_datapath|branch_dest[4]~6_combout\,
	cout => \icpu|i_datapath|branch_dest[4]~7\);

-- Location: LCCOMB_X19_Y16_N10
\icpu|i_datapath|branch_dest[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[5]~8_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(5) $ (\icpu|i_datapath|ID_EX_pc\(5) $ (!\icpu|i_datapath|branch_dest[4]~7\)))) # (GND)
-- \icpu|i_datapath|branch_dest[5]~9\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(5) & ((\icpu|i_datapath|ID_EX_pc\(5)) # (!\icpu|i_datapath|branch_dest[4]~7\))) # (!\icpu|i_datapath|ID_EX_imm_j\(5) & (\icpu|i_datapath|ID_EX_pc\(5) & 
-- !\icpu|i_datapath|branch_dest[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(5),
	datab => \icpu|i_datapath|ID_EX_pc\(5),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[4]~7\,
	combout => \icpu|i_datapath|branch_dest[5]~8_combout\,
	cout => \icpu|i_datapath|branch_dest[5]~9\);

-- Location: LCCOMB_X19_Y16_N12
\icpu|i_datapath|branch_dest[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[6]~10_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(6) & ((\icpu|i_datapath|ID_EX_pc\(6) & (\icpu|i_datapath|branch_dest[5]~9\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(6) & (!\icpu|i_datapath|branch_dest[5]~9\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(6) & ((\icpu|i_datapath|ID_EX_pc\(6) & (!\icpu|i_datapath|branch_dest[5]~9\)) # (!\icpu|i_datapath|ID_EX_pc\(6) & ((\icpu|i_datapath|branch_dest[5]~9\) # (GND)))))
-- \icpu|i_datapath|branch_dest[6]~11\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(6) & (!\icpu|i_datapath|ID_EX_pc\(6) & !\icpu|i_datapath|branch_dest[5]~9\)) # (!\icpu|i_datapath|ID_EX_imm_j\(6) & ((!\icpu|i_datapath|branch_dest[5]~9\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(6),
	datab => \icpu|i_datapath|ID_EX_pc\(6),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[5]~9\,
	combout => \icpu|i_datapath|branch_dest[6]~10_combout\,
	cout => \icpu|i_datapath|branch_dest[6]~11\);

-- Location: LCCOMB_X19_Y16_N14
\icpu|i_datapath|branch_dest[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[7]~12_combout\ = ((\icpu|i_datapath|ID_EX_pc\(7) $ (\icpu|i_datapath|ID_EX_imm_j\(7) $ (!\icpu|i_datapath|branch_dest[6]~11\)))) # (GND)
-- \icpu|i_datapath|branch_dest[7]~13\ = CARRY((\icpu|i_datapath|ID_EX_pc\(7) & ((\icpu|i_datapath|ID_EX_imm_j\(7)) # (!\icpu|i_datapath|branch_dest[6]~11\))) # (!\icpu|i_datapath|ID_EX_pc\(7) & (\icpu|i_datapath|ID_EX_imm_j\(7) & 
-- !\icpu|i_datapath|branch_dest[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(7),
	datab => \icpu|i_datapath|ID_EX_imm_j\(7),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[6]~11\,
	combout => \icpu|i_datapath|branch_dest[7]~12_combout\,
	cout => \icpu|i_datapath|branch_dest[7]~13\);

-- Location: LCCOMB_X19_Y16_N16
\icpu|i_datapath|branch_dest[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[8]~14_combout\ = (\icpu|i_datapath|ID_EX_pc\(8) & ((\icpu|i_datapath|ID_EX_imm_j\(8) & (\icpu|i_datapath|branch_dest[7]~13\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(8) & (!\icpu|i_datapath|branch_dest[7]~13\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(8) & ((\icpu|i_datapath|ID_EX_imm_j\(8) & (!\icpu|i_datapath|branch_dest[7]~13\)) # (!\icpu|i_datapath|ID_EX_imm_j\(8) & ((\icpu|i_datapath|branch_dest[7]~13\) # (GND)))))
-- \icpu|i_datapath|branch_dest[8]~15\ = CARRY((\icpu|i_datapath|ID_EX_pc\(8) & (!\icpu|i_datapath|ID_EX_imm_j\(8) & !\icpu|i_datapath|branch_dest[7]~13\)) # (!\icpu|i_datapath|ID_EX_pc\(8) & ((!\icpu|i_datapath|branch_dest[7]~13\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(8),
	datab => \icpu|i_datapath|ID_EX_imm_j\(8),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[7]~13\,
	combout => \icpu|i_datapath|branch_dest[8]~14_combout\,
	cout => \icpu|i_datapath|branch_dest[8]~15\);

-- Location: LCCOMB_X19_Y16_N18
\icpu|i_datapath|branch_dest[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[9]~16_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(9) $ (\icpu|i_datapath|ID_EX_pc\(9) $ (!\icpu|i_datapath|branch_dest[8]~15\)))) # (GND)
-- \icpu|i_datapath|branch_dest[9]~17\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(9) & ((\icpu|i_datapath|ID_EX_pc\(9)) # (!\icpu|i_datapath|branch_dest[8]~15\))) # (!\icpu|i_datapath|ID_EX_imm_j\(9) & (\icpu|i_datapath|ID_EX_pc\(9) & 
-- !\icpu|i_datapath|branch_dest[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(9),
	datab => \icpu|i_datapath|ID_EX_pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[8]~15\,
	combout => \icpu|i_datapath|branch_dest[9]~16_combout\,
	cout => \icpu|i_datapath|branch_dest[9]~17\);

-- Location: LCCOMB_X19_Y16_N20
\icpu|i_datapath|branch_dest[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[10]~18_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(10) & ((\icpu|i_datapath|ID_EX_pc\(10) & (\icpu|i_datapath|branch_dest[9]~17\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(10) & (!\icpu|i_datapath|branch_dest[9]~17\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(10) & ((\icpu|i_datapath|ID_EX_pc\(10) & (!\icpu|i_datapath|branch_dest[9]~17\)) # (!\icpu|i_datapath|ID_EX_pc\(10) & ((\icpu|i_datapath|branch_dest[9]~17\) # (GND)))))
-- \icpu|i_datapath|branch_dest[10]~19\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(10) & (!\icpu|i_datapath|ID_EX_pc\(10) & !\icpu|i_datapath|branch_dest[9]~17\)) # (!\icpu|i_datapath|ID_EX_imm_j\(10) & ((!\icpu|i_datapath|branch_dest[9]~17\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(10),
	datab => \icpu|i_datapath|ID_EX_pc\(10),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[9]~17\,
	combout => \icpu|i_datapath|branch_dest[10]~18_combout\,
	cout => \icpu|i_datapath|branch_dest[10]~19\);

-- Location: LCCOMB_X19_Y16_N22
\icpu|i_datapath|branch_dest[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[11]~20_combout\ = ((\icpu|i_datapath|ID_EX_imm_b\(11) $ (\icpu|i_datapath|ID_EX_pc\(11) $ (!\icpu|i_datapath|branch_dest[10]~19\)))) # (GND)
-- \icpu|i_datapath|branch_dest[11]~21\ = CARRY((\icpu|i_datapath|ID_EX_imm_b\(11) & ((\icpu|i_datapath|ID_EX_pc\(11)) # (!\icpu|i_datapath|branch_dest[10]~19\))) # (!\icpu|i_datapath|ID_EX_imm_b\(11) & (\icpu|i_datapath|ID_EX_pc\(11) & 
-- !\icpu|i_datapath|branch_dest[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_b\(11),
	datab => \icpu|i_datapath|ID_EX_pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[10]~19\,
	combout => \icpu|i_datapath|branch_dest[11]~20_combout\,
	cout => \icpu|i_datapath|branch_dest[11]~21\);

-- Location: LCCOMB_X19_Y16_N24
\icpu|i_datapath|branch_dest[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[12]~22_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(12) & (\icpu|i_datapath|branch_dest[11]~21\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(12) & (!\icpu|i_datapath|branch_dest[11]~21\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(12) & (!\icpu|i_datapath|branch_dest[11]~21\)) # (!\icpu|i_datapath|ID_EX_pc\(12) & ((\icpu|i_datapath|branch_dest[11]~21\) # (GND)))))
-- \icpu|i_datapath|branch_dest[12]~23\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(12) & !\icpu|i_datapath|branch_dest[11]~21\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[11]~21\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[11]~21\,
	combout => \icpu|i_datapath|branch_dest[12]~22_combout\,
	cout => \icpu|i_datapath|branch_dest[12]~23\);

-- Location: LCCOMB_X19_Y16_N26
\icpu|i_datapath|branch_dest[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[13]~24_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(13) $ (!\icpu|i_datapath|branch_dest[12]~23\)))) # (GND)
-- \icpu|i_datapath|branch_dest[13]~25\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(13)) # (!\icpu|i_datapath|branch_dest[12]~23\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(13) & 
-- !\icpu|i_datapath|branch_dest[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[12]~23\,
	combout => \icpu|i_datapath|branch_dest[13]~24_combout\,
	cout => \icpu|i_datapath|branch_dest[13]~25\);

-- Location: LCCOMB_X22_Y16_N20
\icpu|i_datapath|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~18_combout\ = (\icpu|i_datapath|pc\(11) & (!\icpu|i_datapath|Add2~17\)) # (!\icpu|i_datapath|pc\(11) & ((\icpu|i_datapath|Add2~17\) # (GND)))
-- \icpu|i_datapath|Add2~19\ = CARRY((!\icpu|i_datapath|Add2~17\) # (!\icpu|i_datapath|pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~17\,
	combout => \icpu|i_datapath|Add2~18_combout\,
	cout => \icpu|i_datapath|Add2~19\);

-- Location: LCCOMB_X22_Y16_N22
\icpu|i_datapath|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~20_combout\ = (\icpu|i_datapath|pc\(12) & (\icpu|i_datapath|Add2~19\ $ (GND))) # (!\icpu|i_datapath|pc\(12) & (!\icpu|i_datapath|Add2~19\ & VCC))
-- \icpu|i_datapath|Add2~21\ = CARRY((\icpu|i_datapath|pc\(12) & !\icpu|i_datapath|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~19\,
	combout => \icpu|i_datapath|Add2~20_combout\,
	cout => \icpu|i_datapath|Add2~21\);

-- Location: LCCOMB_X22_Y16_N24
\icpu|i_datapath|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~22_combout\ = (\icpu|i_datapath|pc\(13) & (!\icpu|i_datapath|Add2~21\)) # (!\icpu|i_datapath|pc\(13) & ((\icpu|i_datapath|Add2~21\) # (GND)))
-- \icpu|i_datapath|Add2~23\ = CARRY((!\icpu|i_datapath|Add2~21\) # (!\icpu|i_datapath|pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~21\,
	combout => \icpu|i_datapath|Add2~22_combout\,
	cout => \icpu|i_datapath|Add2~23\);

-- Location: LCCOMB_X15_Y16_N30
\icpu|i_datapath|pc~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~34_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\) # ((!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc[23]~2_combout\ & 
-- \icpu|i_datapath|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|Add2~22_combout\,
	combout => \icpu|i_datapath|pc~34_combout\);

-- Location: LCCOMB_X20_Y16_N2
\icpu|i_datapath|jal_dest[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[1]~0_combout\ = (\icpu|i_datapath|ID_EX_pc\(1) & (\icpu|i_datapath|ID_EX_imm_j\(1) $ (VCC))) # (!\icpu|i_datapath|ID_EX_pc\(1) & (\icpu|i_datapath|ID_EX_imm_j\(1) & VCC))
-- \icpu|i_datapath|jal_dest[1]~1\ = CARRY((\icpu|i_datapath|ID_EX_pc\(1) & \icpu|i_datapath|ID_EX_imm_j\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(1),
	datab => \icpu|i_datapath|ID_EX_imm_j\(1),
	datad => VCC,
	combout => \icpu|i_datapath|jal_dest[1]~0_combout\,
	cout => \icpu|i_datapath|jal_dest[1]~1\);

-- Location: LCCOMB_X20_Y16_N4
\icpu|i_datapath|jal_dest[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[2]~2_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(2) & ((\icpu|i_datapath|ID_EX_pc\(2) & (\icpu|i_datapath|jal_dest[1]~1\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(2) & (!\icpu|i_datapath|jal_dest[1]~1\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(2) & ((\icpu|i_datapath|ID_EX_pc\(2) & (!\icpu|i_datapath|jal_dest[1]~1\)) # (!\icpu|i_datapath|ID_EX_pc\(2) & ((\icpu|i_datapath|jal_dest[1]~1\) # (GND)))))
-- \icpu|i_datapath|jal_dest[2]~3\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(2) & (!\icpu|i_datapath|ID_EX_pc\(2) & !\icpu|i_datapath|jal_dest[1]~1\)) # (!\icpu|i_datapath|ID_EX_imm_j\(2) & ((!\icpu|i_datapath|jal_dest[1]~1\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(2),
	datab => \icpu|i_datapath|ID_EX_pc\(2),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[1]~1\,
	combout => \icpu|i_datapath|jal_dest[2]~2_combout\,
	cout => \icpu|i_datapath|jal_dest[2]~3\);

-- Location: LCCOMB_X20_Y16_N6
\icpu|i_datapath|jal_dest[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[3]~4_combout\ = ((\icpu|i_datapath|ID_EX_pc\(3) $ (\icpu|i_datapath|ID_EX_imm_j\(3) $ (!\icpu|i_datapath|jal_dest[2]~3\)))) # (GND)
-- \icpu|i_datapath|jal_dest[3]~5\ = CARRY((\icpu|i_datapath|ID_EX_pc\(3) & ((\icpu|i_datapath|ID_EX_imm_j\(3)) # (!\icpu|i_datapath|jal_dest[2]~3\))) # (!\icpu|i_datapath|ID_EX_pc\(3) & (\icpu|i_datapath|ID_EX_imm_j\(3) & !\icpu|i_datapath|jal_dest[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(3),
	datab => \icpu|i_datapath|ID_EX_imm_j\(3),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[2]~3\,
	combout => \icpu|i_datapath|jal_dest[3]~4_combout\,
	cout => \icpu|i_datapath|jal_dest[3]~5\);

-- Location: LCCOMB_X20_Y16_N8
\icpu|i_datapath|jal_dest[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[4]~6_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(4) & ((\icpu|i_datapath|ID_EX_pc\(4) & (\icpu|i_datapath|jal_dest[3]~5\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(4) & (!\icpu|i_datapath|jal_dest[3]~5\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(4) & ((\icpu|i_datapath|ID_EX_pc\(4) & (!\icpu|i_datapath|jal_dest[3]~5\)) # (!\icpu|i_datapath|ID_EX_pc\(4) & ((\icpu|i_datapath|jal_dest[3]~5\) # (GND)))))
-- \icpu|i_datapath|jal_dest[4]~7\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(4) & (!\icpu|i_datapath|ID_EX_pc\(4) & !\icpu|i_datapath|jal_dest[3]~5\)) # (!\icpu|i_datapath|ID_EX_imm_j\(4) & ((!\icpu|i_datapath|jal_dest[3]~5\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(4),
	datab => \icpu|i_datapath|ID_EX_pc\(4),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[3]~5\,
	combout => \icpu|i_datapath|jal_dest[4]~6_combout\,
	cout => \icpu|i_datapath|jal_dest[4]~7\);

-- Location: LCCOMB_X20_Y16_N10
\icpu|i_datapath|jal_dest[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[5]~8_combout\ = ((\icpu|i_datapath|ID_EX_pc\(5) $ (\icpu|i_datapath|ID_EX_imm_j\(5) $ (!\icpu|i_datapath|jal_dest[4]~7\)))) # (GND)
-- \icpu|i_datapath|jal_dest[5]~9\ = CARRY((\icpu|i_datapath|ID_EX_pc\(5) & ((\icpu|i_datapath|ID_EX_imm_j\(5)) # (!\icpu|i_datapath|jal_dest[4]~7\))) # (!\icpu|i_datapath|ID_EX_pc\(5) & (\icpu|i_datapath|ID_EX_imm_j\(5) & !\icpu|i_datapath|jal_dest[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(5),
	datab => \icpu|i_datapath|ID_EX_imm_j\(5),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[4]~7\,
	combout => \icpu|i_datapath|jal_dest[5]~8_combout\,
	cout => \icpu|i_datapath|jal_dest[5]~9\);

-- Location: LCCOMB_X20_Y16_N12
\icpu|i_datapath|jal_dest[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[6]~10_combout\ = (\icpu|i_datapath|ID_EX_pc\(6) & ((\icpu|i_datapath|ID_EX_imm_j\(6) & (\icpu|i_datapath|jal_dest[5]~9\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(6) & (!\icpu|i_datapath|jal_dest[5]~9\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(6) & ((\icpu|i_datapath|ID_EX_imm_j\(6) & (!\icpu|i_datapath|jal_dest[5]~9\)) # (!\icpu|i_datapath|ID_EX_imm_j\(6) & ((\icpu|i_datapath|jal_dest[5]~9\) # (GND)))))
-- \icpu|i_datapath|jal_dest[6]~11\ = CARRY((\icpu|i_datapath|ID_EX_pc\(6) & (!\icpu|i_datapath|ID_EX_imm_j\(6) & !\icpu|i_datapath|jal_dest[5]~9\)) # (!\icpu|i_datapath|ID_EX_pc\(6) & ((!\icpu|i_datapath|jal_dest[5]~9\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(6),
	datab => \icpu|i_datapath|ID_EX_imm_j\(6),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[5]~9\,
	combout => \icpu|i_datapath|jal_dest[6]~10_combout\,
	cout => \icpu|i_datapath|jal_dest[6]~11\);

-- Location: LCCOMB_X20_Y16_N14
\icpu|i_datapath|jal_dest[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[7]~12_combout\ = ((\icpu|i_datapath|ID_EX_pc\(7) $ (\icpu|i_datapath|ID_EX_imm_j\(7) $ (!\icpu|i_datapath|jal_dest[6]~11\)))) # (GND)
-- \icpu|i_datapath|jal_dest[7]~13\ = CARRY((\icpu|i_datapath|ID_EX_pc\(7) & ((\icpu|i_datapath|ID_EX_imm_j\(7)) # (!\icpu|i_datapath|jal_dest[6]~11\))) # (!\icpu|i_datapath|ID_EX_pc\(7) & (\icpu|i_datapath|ID_EX_imm_j\(7) & 
-- !\icpu|i_datapath|jal_dest[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(7),
	datab => \icpu|i_datapath|ID_EX_imm_j\(7),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[6]~11\,
	combout => \icpu|i_datapath|jal_dest[7]~12_combout\,
	cout => \icpu|i_datapath|jal_dest[7]~13\);

-- Location: LCCOMB_X20_Y16_N16
\icpu|i_datapath|jal_dest[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[8]~14_combout\ = (\icpu|i_datapath|ID_EX_pc\(8) & ((\icpu|i_datapath|ID_EX_imm_j\(8) & (\icpu|i_datapath|jal_dest[7]~13\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(8) & (!\icpu|i_datapath|jal_dest[7]~13\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(8) & ((\icpu|i_datapath|ID_EX_imm_j\(8) & (!\icpu|i_datapath|jal_dest[7]~13\)) # (!\icpu|i_datapath|ID_EX_imm_j\(8) & ((\icpu|i_datapath|jal_dest[7]~13\) # (GND)))))
-- \icpu|i_datapath|jal_dest[8]~15\ = CARRY((\icpu|i_datapath|ID_EX_pc\(8) & (!\icpu|i_datapath|ID_EX_imm_j\(8) & !\icpu|i_datapath|jal_dest[7]~13\)) # (!\icpu|i_datapath|ID_EX_pc\(8) & ((!\icpu|i_datapath|jal_dest[7]~13\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(8),
	datab => \icpu|i_datapath|ID_EX_imm_j\(8),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[7]~13\,
	combout => \icpu|i_datapath|jal_dest[8]~14_combout\,
	cout => \icpu|i_datapath|jal_dest[8]~15\);

-- Location: LCCOMB_X20_Y16_N18
\icpu|i_datapath|jal_dest[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[9]~16_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(9) $ (\icpu|i_datapath|ID_EX_pc\(9) $ (!\icpu|i_datapath|jal_dest[8]~15\)))) # (GND)
-- \icpu|i_datapath|jal_dest[9]~17\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(9) & ((\icpu|i_datapath|ID_EX_pc\(9)) # (!\icpu|i_datapath|jal_dest[8]~15\))) # (!\icpu|i_datapath|ID_EX_imm_j\(9) & (\icpu|i_datapath|ID_EX_pc\(9) & 
-- !\icpu|i_datapath|jal_dest[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(9),
	datab => \icpu|i_datapath|ID_EX_pc\(9),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[8]~15\,
	combout => \icpu|i_datapath|jal_dest[9]~16_combout\,
	cout => \icpu|i_datapath|jal_dest[9]~17\);

-- Location: LCCOMB_X20_Y16_N20
\icpu|i_datapath|jal_dest[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[10]~18_combout\ = (\icpu|i_datapath|ID_EX_pc\(10) & ((\icpu|i_datapath|ID_EX_imm_j\(10) & (\icpu|i_datapath|jal_dest[9]~17\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(10) & (!\icpu|i_datapath|jal_dest[9]~17\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(10) & ((\icpu|i_datapath|ID_EX_imm_j\(10) & (!\icpu|i_datapath|jal_dest[9]~17\)) # (!\icpu|i_datapath|ID_EX_imm_j\(10) & ((\icpu|i_datapath|jal_dest[9]~17\) # (GND)))))
-- \icpu|i_datapath|jal_dest[10]~19\ = CARRY((\icpu|i_datapath|ID_EX_pc\(10) & (!\icpu|i_datapath|ID_EX_imm_j\(10) & !\icpu|i_datapath|jal_dest[9]~17\)) # (!\icpu|i_datapath|ID_EX_pc\(10) & ((!\icpu|i_datapath|jal_dest[9]~17\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(10),
	datab => \icpu|i_datapath|ID_EX_imm_j\(10),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[9]~17\,
	combout => \icpu|i_datapath|jal_dest[10]~18_combout\,
	cout => \icpu|i_datapath|jal_dest[10]~19\);

-- Location: LCCOMB_X20_Y16_N22
\icpu|i_datapath|jal_dest[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[11]~20_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(11) $ (\icpu|i_datapath|ID_EX_pc\(11) $ (!\icpu|i_datapath|jal_dest[10]~19\)))) # (GND)
-- \icpu|i_datapath|jal_dest[11]~21\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(11) & ((\icpu|i_datapath|ID_EX_pc\(11)) # (!\icpu|i_datapath|jal_dest[10]~19\))) # (!\icpu|i_datapath|ID_EX_imm_j\(11) & (\icpu|i_datapath|ID_EX_pc\(11) & 
-- !\icpu|i_datapath|jal_dest[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(11),
	datab => \icpu|i_datapath|ID_EX_pc\(11),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[10]~19\,
	combout => \icpu|i_datapath|jal_dest[11]~20_combout\,
	cout => \icpu|i_datapath|jal_dest[11]~21\);

-- Location: LCCOMB_X20_Y16_N24
\icpu|i_datapath|jal_dest[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[12]~22_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(12) & ((\icpu|i_datapath|ID_EX_pc\(12) & (\icpu|i_datapath|jal_dest[11]~21\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(12) & (!\icpu|i_datapath|jal_dest[11]~21\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(12) & ((\icpu|i_datapath|ID_EX_pc\(12) & (!\icpu|i_datapath|jal_dest[11]~21\)) # (!\icpu|i_datapath|ID_EX_pc\(12) & ((\icpu|i_datapath|jal_dest[11]~21\) # (GND)))))
-- \icpu|i_datapath|jal_dest[12]~23\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(12) & (!\icpu|i_datapath|ID_EX_pc\(12) & !\icpu|i_datapath|jal_dest[11]~21\)) # (!\icpu|i_datapath|ID_EX_imm_j\(12) & ((!\icpu|i_datapath|jal_dest[11]~21\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(12),
	datab => \icpu|i_datapath|ID_EX_pc\(12),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[11]~21\,
	combout => \icpu|i_datapath|jal_dest[12]~22_combout\,
	cout => \icpu|i_datapath|jal_dest[12]~23\);

-- Location: LCCOMB_X20_Y16_N26
\icpu|i_datapath|jal_dest[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[13]~24_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(13) $ (\icpu|i_datapath|ID_EX_pc\(13) $ (!\icpu|i_datapath|jal_dest[12]~23\)))) # (GND)
-- \icpu|i_datapath|jal_dest[13]~25\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(13) & ((\icpu|i_datapath|ID_EX_pc\(13)) # (!\icpu|i_datapath|jal_dest[12]~23\))) # (!\icpu|i_datapath|ID_EX_imm_j\(13) & (\icpu|i_datapath|ID_EX_pc\(13) & 
-- !\icpu|i_datapath|jal_dest[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(13),
	datab => \icpu|i_datapath|ID_EX_pc\(13),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[12]~23\,
	combout => \icpu|i_datapath|jal_dest[13]~24_combout\,
	cout => \icpu|i_datapath|jal_dest[13]~25\);

-- Location: LCCOMB_X15_Y16_N4
\icpu|i_datapath|pc~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~35_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~34_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~34_combout\ & (\icpu|i_datapath|branch_dest[13]~24_combout\)) # 
-- (!\icpu|i_datapath|pc~34_combout\ & ((\icpu|i_datapath|jal_dest[13]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[13]~24_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|pc~34_combout\,
	datad => \icpu|i_datapath|jal_dest[13]~24_combout\,
	combout => \icpu|i_datapath|pc~35_combout\);

-- Location: FF_X15_Y16_N5
\icpu|i_datapath|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~35_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(13));

-- Location: LCCOMB_X21_Y16_N2
\icpu|i_datapath|IF_ID_pc~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~13_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(13) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(13),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~13_combout\);

-- Location: FF_X21_Y16_N3
\icpu|i_datapath|IF_ID_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~13_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(13));

-- Location: LCCOMB_X21_Y16_N4
\icpu|i_datapath|ID_EX_pc[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[13]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(13),
	combout => \icpu|i_datapath|ID_EX_pc[13]~feeder_combout\);

-- Location: FF_X21_Y16_N5
\icpu|i_datapath|ID_EX_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[13]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(13));

-- Location: LCCOMB_X20_Y16_N28
\icpu|i_datapath|jal_dest[14]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[14]~26_combout\ = (\icpu|i_datapath|ID_EX_pc\(14) & ((\icpu|i_datapath|ID_EX_imm_j\(14) & (\icpu|i_datapath|jal_dest[13]~25\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(14) & (!\icpu|i_datapath|jal_dest[13]~25\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(14) & ((\icpu|i_datapath|ID_EX_imm_j\(14) & (!\icpu|i_datapath|jal_dest[13]~25\)) # (!\icpu|i_datapath|ID_EX_imm_j\(14) & ((\icpu|i_datapath|jal_dest[13]~25\) # (GND)))))
-- \icpu|i_datapath|jal_dest[14]~27\ = CARRY((\icpu|i_datapath|ID_EX_pc\(14) & (!\icpu|i_datapath|ID_EX_imm_j\(14) & !\icpu|i_datapath|jal_dest[13]~25\)) # (!\icpu|i_datapath|ID_EX_pc\(14) & ((!\icpu|i_datapath|jal_dest[13]~25\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(14),
	datab => \icpu|i_datapath|ID_EX_imm_j\(14),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[13]~25\,
	combout => \icpu|i_datapath|jal_dest[14]~26_combout\,
	cout => \icpu|i_datapath|jal_dest[14]~27\);

-- Location: LCCOMB_X22_Y16_N26
\icpu|i_datapath|Add2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~24_combout\ = (\icpu|i_datapath|pc\(14) & (\icpu|i_datapath|Add2~23\ $ (GND))) # (!\icpu|i_datapath|pc\(14) & (!\icpu|i_datapath|Add2~23\ & VCC))
-- \icpu|i_datapath|Add2~25\ = CARRY((\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~23\,
	combout => \icpu|i_datapath|Add2~24_combout\,
	cout => \icpu|i_datapath|Add2~25\);

-- Location: LCCOMB_X16_Y16_N22
\icpu|i_datapath|pc~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~66_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((!\icpu|i_datapath|pc[23]~1_combout\ & \icpu|i_datapath|Add2~24_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[14]~26_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|jal_dest[14]~26_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~24_combout\,
	combout => \icpu|i_datapath|pc~66_combout\);

-- Location: LCCOMB_X19_Y16_N28
\icpu|i_datapath|branch_dest[14]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[14]~26_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(14) & (\icpu|i_datapath|branch_dest[13]~25\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(14) & (!\icpu|i_datapath|branch_dest[13]~25\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(14) & (!\icpu|i_datapath|branch_dest[13]~25\)) # (!\icpu|i_datapath|ID_EX_pc\(14) & ((\icpu|i_datapath|branch_dest[13]~25\) # (GND)))))
-- \icpu|i_datapath|branch_dest[14]~27\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(14) & !\icpu|i_datapath|branch_dest[13]~25\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[13]~25\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(14),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[13]~25\,
	combout => \icpu|i_datapath|branch_dest[14]~26_combout\,
	cout => \icpu|i_datapath|branch_dest[14]~27\);

-- Location: LCCOMB_X16_Y16_N4
\icpu|i_datapath|pc~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~67_combout\ = (\icpu|i_datapath|pc~66_combout\ & ((\icpu|i_datapath|branch_dest[14]~26_combout\) # ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc~66_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\ & 
-- \icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~66_combout\,
	datab => \icpu|i_datapath|branch_dest[14]~26_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~67_combout\);

-- Location: FF_X16_Y16_N5
\icpu|i_datapath|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~67_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(14));

-- Location: LCCOMB_X21_Y15_N4
\icpu|i_datapath|IF_ID_pc~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~29_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(14) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(14),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~29_combout\);

-- Location: FF_X21_Y15_N5
\icpu|i_datapath|IF_ID_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~29_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(14));

-- Location: LCCOMB_X17_Y16_N22
\icpu|i_datapath|ID_EX_pc[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[14]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(14),
	combout => \icpu|i_datapath|ID_EX_pc[14]~feeder_combout\);

-- Location: FF_X17_Y16_N23
\icpu|i_datapath|ID_EX_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[14]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(14));

-- Location: LCCOMB_X20_Y16_N30
\icpu|i_datapath|jal_dest[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[15]~28_combout\ = ((\icpu|i_datapath|ID_EX_pc\(15) $ (\icpu|i_datapath|ID_EX_imm_j\(15) $ (!\icpu|i_datapath|jal_dest[14]~27\)))) # (GND)
-- \icpu|i_datapath|jal_dest[15]~29\ = CARRY((\icpu|i_datapath|ID_EX_pc\(15) & ((\icpu|i_datapath|ID_EX_imm_j\(15)) # (!\icpu|i_datapath|jal_dest[14]~27\))) # (!\icpu|i_datapath|ID_EX_pc\(15) & (\icpu|i_datapath|ID_EX_imm_j\(15) & 
-- !\icpu|i_datapath|jal_dest[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(15),
	datab => \icpu|i_datapath|ID_EX_imm_j\(15),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[14]~27\,
	combout => \icpu|i_datapath|jal_dest[15]~28_combout\,
	cout => \icpu|i_datapath|jal_dest[15]~29\);

-- Location: LCCOMB_X19_Y16_N30
\icpu|i_datapath|branch_dest[15]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[15]~28_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(15) $ (!\icpu|i_datapath|branch_dest[14]~27\)))) # (GND)
-- \icpu|i_datapath|branch_dest[15]~29\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(15)) # (!\icpu|i_datapath|branch_dest[14]~27\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(15) & 
-- !\icpu|i_datapath|branch_dest[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(15),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[14]~27\,
	combout => \icpu|i_datapath|branch_dest[15]~28_combout\,
	cout => \icpu|i_datapath|branch_dest[15]~29\);

-- Location: LCCOMB_X22_Y16_N28
\icpu|i_datapath|Add2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~26_combout\ = (\icpu|i_datapath|pc\(15) & (!\icpu|i_datapath|Add2~25\)) # (!\icpu|i_datapath|pc\(15) & ((\icpu|i_datapath|Add2~25\) # (GND)))
-- \icpu|i_datapath|Add2~27\ = CARRY((!\icpu|i_datapath|Add2~25\) # (!\icpu|i_datapath|pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(15),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~25\,
	combout => \icpu|i_datapath|Add2~26_combout\,
	cout => \icpu|i_datapath|Add2~27\);

-- Location: LCCOMB_X24_Y16_N16
\icpu|i_datapath|pc~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~64_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~26_combout\ & 
-- ((\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add2~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~64_combout\);

-- Location: LCCOMB_X24_Y16_N30
\icpu|i_datapath|pc~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~65_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~64_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~64_combout\ & ((\icpu|i_datapath|branch_dest[15]~28_combout\))) # 
-- (!\icpu|i_datapath|pc~64_combout\ & (\icpu|i_datapath|jal_dest[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|jal_dest[15]~28_combout\,
	datac => \icpu|i_datapath|branch_dest[15]~28_combout\,
	datad => \icpu|i_datapath|pc~64_combout\,
	combout => \icpu|i_datapath|pc~65_combout\);

-- Location: FF_X24_Y16_N31
\icpu|i_datapath|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~65_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(15));

-- Location: LCCOMB_X21_Y15_N2
\icpu|i_datapath|IF_ID_pc~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~28_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\icpu|i_datapath|pc\(15) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|pc\(15),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_pc~28_combout\);

-- Location: FF_X21_Y15_N3
\icpu|i_datapath|IF_ID_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~28_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(15));

-- Location: LCCOMB_X21_Y15_N26
\icpu|i_datapath|ID_EX_pc[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[15]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(15),
	combout => \icpu|i_datapath|ID_EX_pc[15]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\icpu|i_datapath|ID_EX_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[15]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(15));

-- Location: LCCOMB_X20_Y15_N0
\icpu|i_datapath|jal_dest[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[16]~30_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(16) & ((\icpu|i_datapath|ID_EX_pc\(16) & (\icpu|i_datapath|jal_dest[15]~29\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(16) & (!\icpu|i_datapath|jal_dest[15]~29\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(16) & ((\icpu|i_datapath|ID_EX_pc\(16) & (!\icpu|i_datapath|jal_dest[15]~29\)) # (!\icpu|i_datapath|ID_EX_pc\(16) & ((\icpu|i_datapath|jal_dest[15]~29\) # (GND)))))
-- \icpu|i_datapath|jal_dest[16]~31\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(16) & (!\icpu|i_datapath|ID_EX_pc\(16) & !\icpu|i_datapath|jal_dest[15]~29\)) # (!\icpu|i_datapath|ID_EX_imm_j\(16) & ((!\icpu|i_datapath|jal_dest[15]~29\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(16),
	datab => \icpu|i_datapath|ID_EX_pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[15]~29\,
	combout => \icpu|i_datapath|jal_dest[16]~30_combout\,
	cout => \icpu|i_datapath|jal_dest[16]~31\);

-- Location: LCCOMB_X22_Y16_N30
\icpu|i_datapath|Add2~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~28_combout\ = (\icpu|i_datapath|pc\(16) & (\icpu|i_datapath|Add2~27\ $ (GND))) # (!\icpu|i_datapath|pc\(16) & (!\icpu|i_datapath|Add2~27\ & VCC))
-- \icpu|i_datapath|Add2~29\ = CARRY((\icpu|i_datapath|pc\(16) & !\icpu|i_datapath|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~27\,
	combout => \icpu|i_datapath|Add2~28_combout\,
	cout => \icpu|i_datapath|Add2~29\);

-- Location: LCCOMB_X21_Y14_N10
\icpu|i_datapath|pc~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~62_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|Add2~28_combout\))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|jal_dest[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[16]~30_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|Add2~28_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~62_combout\);

-- Location: LCCOMB_X19_Y15_N0
\icpu|i_datapath|branch_dest[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[16]~30_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(16) & (\icpu|i_datapath|branch_dest[15]~29\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(16) & (!\icpu|i_datapath|branch_dest[15]~29\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(16) & (!\icpu|i_datapath|branch_dest[15]~29\)) # (!\icpu|i_datapath|ID_EX_pc\(16) & ((\icpu|i_datapath|branch_dest[15]~29\) # (GND)))))
-- \icpu|i_datapath|branch_dest[16]~31\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(16) & !\icpu|i_datapath|branch_dest[15]~29\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[15]~29\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(16),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[15]~29\,
	combout => \icpu|i_datapath|branch_dest[16]~30_combout\,
	cout => \icpu|i_datapath|branch_dest[16]~31\);

-- Location: LCCOMB_X21_Y14_N24
\icpu|i_datapath|pc~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~63_combout\ = (\icpu|i_datapath|pc~62_combout\ & (((\icpu|i_datapath|branch_dest[16]~30_combout\)) # (!\icpu|i_datapath|pc[23]~1_combout\))) # (!\icpu|i_datapath|pc~62_combout\ & (\icpu|i_datapath|pc[23]~1_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~62_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[16]~30_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	combout => \icpu|i_datapath|pc~63_combout\);

-- Location: FF_X21_Y14_N25
\icpu|i_datapath|pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~63_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(16));

-- Location: LCCOMB_X21_Y17_N30
\icpu|i_datapath|pc~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~60_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|i_alu|Mux14~3_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~30_combout\ & 
-- (\icpu|i_datapath|pc[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|Add2~30_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	combout => \icpu|i_datapath|pc~60_combout\);

-- Location: LCCOMB_X19_Y15_N2
\icpu|i_datapath|branch_dest[17]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[17]~32_combout\ = ((\icpu|i_datapath|ID_EX_pc\(17) $ (\icpu|i_datapath|ID_EX_imm_j\(20) $ (!\icpu|i_datapath|branch_dest[16]~31\)))) # (GND)
-- \icpu|i_datapath|branch_dest[17]~33\ = CARRY((\icpu|i_datapath|ID_EX_pc\(17) & ((\icpu|i_datapath|ID_EX_imm_j\(20)) # (!\icpu|i_datapath|branch_dest[16]~31\))) # (!\icpu|i_datapath|ID_EX_pc\(17) & (\icpu|i_datapath|ID_EX_imm_j\(20) & 
-- !\icpu|i_datapath|branch_dest[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(17),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[16]~31\,
	combout => \icpu|i_datapath|branch_dest[17]~32_combout\,
	cout => \icpu|i_datapath|branch_dest[17]~33\);

-- Location: LCCOMB_X20_Y15_N2
\icpu|i_datapath|jal_dest[17]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[17]~32_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(17) $ (\icpu|i_datapath|ID_EX_pc\(17) $ (!\icpu|i_datapath|jal_dest[16]~31\)))) # (GND)
-- \icpu|i_datapath|jal_dest[17]~33\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(17) & ((\icpu|i_datapath|ID_EX_pc\(17)) # (!\icpu|i_datapath|jal_dest[16]~31\))) # (!\icpu|i_datapath|ID_EX_imm_j\(17) & (\icpu|i_datapath|ID_EX_pc\(17) & 
-- !\icpu|i_datapath|jal_dest[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(17),
	datab => \icpu|i_datapath|ID_EX_pc\(17),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[16]~31\,
	combout => \icpu|i_datapath|jal_dest[17]~32_combout\,
	cout => \icpu|i_datapath|jal_dest[17]~33\);

-- Location: LCCOMB_X21_Y17_N28
\icpu|i_datapath|pc~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~61_combout\ = (\icpu|i_datapath|pc~60_combout\ & ((\icpu|i_datapath|branch_dest[17]~32_combout\) # ((\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc~60_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\ & 
-- \icpu|i_datapath|jal_dest[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~60_combout\,
	datab => \icpu|i_datapath|branch_dest[17]~32_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|jal_dest[17]~32_combout\,
	combout => \icpu|i_datapath|pc~61_combout\);

-- Location: FF_X21_Y17_N29
\icpu|i_datapath|pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~61_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(17));

-- Location: LCCOMB_X20_Y17_N4
\icpu|i_datapath|IF_ID_pc~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~26_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(17),
	combout => \icpu|i_datapath|IF_ID_pc~26_combout\);

-- Location: FF_X20_Y17_N5
\icpu|i_datapath|IF_ID_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~26_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(17));

-- Location: FF_X20_Y15_N3
\icpu|i_datapath|ID_EX_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(17),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(17));

-- Location: LCCOMB_X20_Y14_N12
\icpu|i_datapath|pc~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~58_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((!\icpu|i_datapath|pc[23]~1_combout\ & \icpu|i_datapath|Add2~32_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[18]~34_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|jal_dest[18]~34_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~32_combout\,
	combout => \icpu|i_datapath|pc~58_combout\);

-- Location: LCCOMB_X19_Y15_N4
\icpu|i_datapath|branch_dest[18]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[18]~34_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(18) & (\icpu|i_datapath|branch_dest[17]~33\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(18) & (!\icpu|i_datapath|branch_dest[17]~33\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(18) & (!\icpu|i_datapath|branch_dest[17]~33\)) # (!\icpu|i_datapath|ID_EX_pc\(18) & ((\icpu|i_datapath|branch_dest[17]~33\) # (GND)))))
-- \icpu|i_datapath|branch_dest[18]~35\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(18) & !\icpu|i_datapath|branch_dest[17]~33\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[17]~33\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(18),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[17]~33\,
	combout => \icpu|i_datapath|branch_dest[18]~34_combout\,
	cout => \icpu|i_datapath|branch_dest[18]~35\);

-- Location: LCCOMB_X20_Y14_N26
\icpu|i_datapath|pc~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~59_combout\ = (\icpu|i_datapath|pc~58_combout\ & ((\icpu|i_datapath|branch_dest[18]~34_combout\) # ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc~58_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\ & 
-- \icpu|i_datapath|i_alu|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~58_combout\,
	datab => \icpu|i_datapath|branch_dest[18]~34_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux13~1_combout\,
	combout => \icpu|i_datapath|pc~59_combout\);

-- Location: FF_X20_Y14_N27
\icpu|i_datapath|pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~59_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(18));

-- Location: LCCOMB_X21_Y16_N20
\icpu|i_datapath|IF_ID_pc~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~25_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|pc\(18),
	combout => \icpu|i_datapath|IF_ID_pc~25_combout\);

-- Location: FF_X21_Y16_N21
\icpu|i_datapath|IF_ID_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~25_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(18));

-- Location: FF_X20_Y15_N5
\icpu|i_datapath|ID_EX_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(18),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(18));

-- Location: LCCOMB_X23_Y16_N16
\icpu|i_datapath|pc~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~56_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|i_alu|Mux12~5_combout\))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~34_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|pc[23]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|Add2~34_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	combout => \icpu|i_datapath|pc~56_combout\);

-- Location: LCCOMB_X23_Y16_N22
\icpu|i_datapath|pc~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~57_combout\ = (\icpu|i_datapath|pc~56_combout\ & ((\icpu|i_datapath|branch_dest[19]~36_combout\) # ((\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc~56_combout\ & (((\icpu|i_datapath|jal_dest[19]~36_combout\ & 
-- !\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[19]~36_combout\,
	datab => \icpu|i_datapath|pc~56_combout\,
	datac => \icpu|i_datapath|jal_dest[19]~36_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~57_combout\);

-- Location: FF_X23_Y16_N23
\icpu|i_datapath|pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~57_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(19));

-- Location: LCCOMB_X20_Y17_N26
\icpu|i_datapath|IF_ID_pc~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~24_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(19),
	combout => \icpu|i_datapath|IF_ID_pc~24_combout\);

-- Location: FF_X20_Y17_N27
\icpu|i_datapath|IF_ID_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~24_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(19));

-- Location: FF_X20_Y15_N7
\icpu|i_datapath|ID_EX_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(19),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(19));

-- Location: FF_X19_Y18_N11
\icpu|i_datapath|EX_MEM_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(19));

-- Location: FF_X20_Y18_N5
\icpu|i_datapath|MEM_WB_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(19));

-- Location: FF_X22_Y18_N25
\icpu|i_datapath|MEM_WB_aluout[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(19));

-- Location: FF_X22_Y18_N29
\icpu|i_datapath|MEM_WB_MemRdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[19]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(19));

-- Location: LCCOMB_X22_Y18_N24
\icpu|i_datapath|Add3~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~100_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(19)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(19),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(19),
	combout => \icpu|i_datapath|Add3~100_combout\);

-- Location: LCCOMB_X22_Y18_N22
\icpu|i_datapath|Add3~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~101_combout\ = (\icpu|i_datapath|Add3~100_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~59_combout\,
	datad => \icpu|i_datapath|Add3~100_combout\,
	combout => \icpu|i_datapath|Add3~101_combout\);

-- Location: LCCOMB_X22_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~475_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(19))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x8\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(19),
	datad => \icpu|i_datapath|i_regfile|x9\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~475_combout\);

-- Location: LCCOMB_X22_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~476_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~475_combout\ & (((\icpu|i_datapath|i_regfile|x11\(19))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~475_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x10\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~475_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(19),
	datad => \icpu|i_datapath|i_regfile|x11\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~476_combout\);

-- Location: LCCOMB_X23_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~492_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(19))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(19),
	datad => \icpu|i_datapath|i_regfile|x14\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~492_combout\);

-- Location: LCCOMB_X23_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~493_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~492_combout\ & (((\icpu|i_datapath|i_regfile|x15\(19))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~492_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x13\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~492_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(19),
	datad => \icpu|i_datapath|i_regfile|x15\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~493_combout\);

-- Location: LCCOMB_X27_Y19_N22
\icpu|i_datapath|ID_EX_rs1_data~487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~487_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x6\(19))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(19),
	datac => \icpu|i_datapath|i_regfile|x4\(19),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~487_combout\);

-- Location: LCCOMB_X27_Y23_N0
\icpu|i_datapath|ID_EX_rs1_data~488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~488_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~487_combout\ & (\icpu|i_datapath|i_regfile|x7\(19))) # (!\icpu|i_datapath|ID_EX_rs1_data~487_combout\ & ((\icpu|i_datapath|i_regfile|x5\(19)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~487_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(19),
	datad => \icpu|i_datapath|i_regfile|x5\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~488_combout\);

-- Location: LCCOMB_X27_Y24_N14
\icpu|i_datapath|ID_EX_rs1_data~489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~489_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~488_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(19),
	datad => \icpu|i_datapath|ID_EX_rs1_data~488_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~489_combout\);

-- Location: LCCOMB_X27_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~490_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~489_combout\ & (((\icpu|i_datapath|i_regfile|x3\(19)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~489_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(19) & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(19),
	datab => \icpu|i_datapath|ID_EX_rs1_data~489_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(19),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~490_combout\);

-- Location: LCCOMB_X15_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~484_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(19)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(19),
	datad => \icpu|i_datapath|i_regfile|x23\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~484_combout\);

-- Location: LCCOMB_X16_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~485_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~484_combout\ & (\icpu|i_datapath|i_regfile|x31\(19))) # (!\icpu|i_datapath|ID_EX_rs1_data~484_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(19)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~484_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(19),
	datad => \icpu|i_datapath|i_regfile|x27\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~485_combout\);

-- Location: LCCOMB_X12_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~477_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(19)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(19) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(19),
	datac => \icpu|i_datapath|i_regfile|x17\(19),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~477_combout\);

-- Location: LCCOMB_X12_Y20_N10
\icpu|i_datapath|ID_EX_rs1_data~478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~478_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~477_combout\ & (((\icpu|i_datapath|i_regfile|x29\(19)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~477_combout\ & (\icpu|i_datapath|i_regfile|x21\(19) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~477_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(19),
	datac => \icpu|i_datapath|i_regfile|x29\(19),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~478_combout\);

-- Location: LCCOMB_X14_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~481_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(19)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x16\(19) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(19),
	datac => \icpu|i_datapath|i_regfile|x16\(19),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~481_combout\);

-- Location: LCCOMB_X17_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~482_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~481_combout\ & ((\icpu|i_datapath|i_regfile|x28\(19)))) # (!\icpu|i_datapath|ID_EX_rs1_data~481_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(19))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(19),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(19),
	datad => \icpu|i_datapath|ID_EX_rs1_data~481_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~482_combout\);

-- Location: LCCOMB_X12_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~479_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(19)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(19) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(19),
	datac => \icpu|i_datapath|i_regfile|x18\(19),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~479_combout\);

-- Location: LCCOMB_X19_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~480_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~479_combout\ & (((\icpu|i_datapath|i_regfile|x30\(19))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~479_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~479_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(19),
	datad => \icpu|i_datapath|i_regfile|x26\(19),
	combout => \icpu|i_datapath|ID_EX_rs1_data~480_combout\);

-- Location: LCCOMB_X17_Y19_N16
\icpu|i_datapath|ID_EX_rs1_data~483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~483_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~480_combout\))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|ID_EX_rs1_data~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~482_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~480_combout\,
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~483_combout\);

-- Location: LCCOMB_X17_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~486_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~483_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~485_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~483_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~478_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~485_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~478_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~483_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~486_combout\);

-- Location: LCCOMB_X17_Y19_N12
\icpu|i_datapath|ID_EX_rs1_data~491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~491_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~486_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~490_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~490_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~486_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~491_combout\);

-- Location: LCCOMB_X23_Y16_N6
\icpu|i_datapath|ID_EX_rs1_data~494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~494_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~491_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~493_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~491_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~476_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~476_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~493_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~491_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~494_combout\);

-- Location: LCCOMB_X23_Y16_N24
\icpu|i_datapath|ID_EX_rs1_data~495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~495_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~494_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(19),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~494_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~495_combout\);

-- Location: LCCOMB_X23_Y16_N2
\icpu|i_datapath|ID_EX_rs1_data~496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~496_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~495_combout\ & (\icpu|i_datapath|Add3~101_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~495_combout\ & 
-- ((\read_data[19]~99_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|Add3~101_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~495_combout\,
	datad => \read_data[19]~99_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~496_combout\);

-- Location: LCCOMB_X23_Y16_N4
\icpu|i_datapath|ID_EX_rs1_data~497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~497_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux12~5_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~496_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux12~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~497_combout\);

-- Location: FF_X23_Y16_N5
\icpu|i_datapath|ID_EX_rs1_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(19));

-- Location: LCCOMB_X20_Y11_N2
\icpu|i_datapath|i_alu|ShiftLeft0~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(19))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(19),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(20),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X23_Y11_N20
\icpu|i_datapath|i_alu|ShiftLeft0~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X16_Y13_N22
\icpu|i_datapath|i_alu|ShiftLeft0~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- ((!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X23_Y11_N0
\icpu|i_datapath|i_alu|ShiftLeft0~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\ = (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(25))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(25),
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(26),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X23_Y11_N4
\icpu|i_datapath|i_alu|ShiftLeft0~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~73_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ & \icpu|i_datapath|alusrc2[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~73_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X21_Y11_N26
\icpu|i_datapath|i_alu|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~6_combout\ = (\icpu|i_datapath|i_alu|Mux4~4_combout\ & (((\icpu|i_datapath|i_alu|Mux4~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux4~4_combout\ & ((\icpu|i_datapath|i_alu|Mux4~5_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~99_combout\)) # (!\icpu|i_datapath|i_alu|Mux4~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~99_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~6_combout\);

-- Location: LCCOMB_X21_Y11_N12
\icpu|i_datapath|i_alu|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~7_combout\ = (\icpu|i_datapath|i_alu|Mux5~6_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~115_combout\) # (!\icpu|i_datapath|i_alu|Mux4~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux5~6_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~114_combout\ & ((\icpu|i_datapath|i_alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~114_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~115_combout\,
	datac => \icpu|i_datapath|i_alu|Mux5~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~7_combout\);

-- Location: LCCOMB_X21_Y11_N14
\icpu|i_datapath|i_alu|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~9_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux5~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~9_combout\);

-- Location: LCCOMB_X23_Y12_N28
\icpu|i_datapath|i_alu|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~8_combout\ = (\icpu|i_datapath|alusrc2[26]~30_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(26) & !\icpu|i_datapath|ID_EX_lui~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[26]~30_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(26),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux5~8_combout\);

-- Location: LCCOMB_X26_Y12_N16
\icpu|i_datapath|i_alu|iadder32|bit26|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\ = \icpu|i_datapath|alusrc1~26_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[26]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~26_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|i_alu|iadder32|bit25|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[26]~31_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\);

-- Location: LCCOMB_X26_Y12_N18
\icpu|i_datapath|i_alu|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux5~8_combout\)) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~8_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~4_combout\);

-- Location: LCCOMB_X26_Y12_N12
\icpu|i_datapath|i_alu|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux5~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc2[26]~31_combout\ & ((!\icpu|i_datapath|i_alu|Mux5~4_combout\) # (!\icpu|i_datapath|alusrc1~26_combout\))) # (!\icpu|i_datapath|alusrc2[26]~31_combout\ 
-- & (\icpu|i_datapath|alusrc1~26_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|i_alu|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[26]~31_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|alusrc1~26_combout\,
	datad => \icpu|i_datapath|i_alu|Mux5~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux5~5_combout\);

-- Location: LCCOMB_X27_Y14_N18
\icpu|i_datapath|ID_EX_rs2_data[26]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux5~9_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux5~9_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux5~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\);

-- Location: LCCOMB_X19_Y15_N20
\icpu|i_datapath|branch_dest[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[26]~50_combout\ = (\icpu|i_datapath|ID_EX_pc\(26) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|branch_dest[25]~49\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[25]~49\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(26) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[25]~49\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|branch_dest[25]~49\) # (GND)))))
-- \icpu|i_datapath|branch_dest[26]~51\ = CARRY((\icpu|i_datapath|ID_EX_pc\(26) & (!\icpu|i_datapath|ID_EX_imm_j\(20) & !\icpu|i_datapath|branch_dest[25]~49\)) # (!\icpu|i_datapath|ID_EX_pc\(26) & ((!\icpu|i_datapath|branch_dest[25]~49\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(26),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[25]~49\,
	combout => \icpu|i_datapath|branch_dest[26]~50_combout\,
	cout => \icpu|i_datapath|branch_dest[26]~51\);

-- Location: LCCOMB_X22_Y15_N18
\icpu|i_datapath|Add2~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~48_combout\ = (\icpu|i_datapath|pc\(26) & (\icpu|i_datapath|Add2~47\ $ (GND))) # (!\icpu|i_datapath|pc\(26) & (!\icpu|i_datapath|Add2~47\ & VCC))
-- \icpu|i_datapath|Add2~49\ = CARRY((\icpu|i_datapath|pc\(26) & !\icpu|i_datapath|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~47\,
	combout => \icpu|i_datapath|Add2~48_combout\,
	cout => \icpu|i_datapath|Add2~49\);

-- Location: LCCOMB_X20_Y15_N20
\icpu|i_datapath|jal_dest[26]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[26]~50_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(26) & (\icpu|i_datapath|jal_dest[25]~49\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(26) & (!\icpu|i_datapath|jal_dest[25]~49\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(26) & (!\icpu|i_datapath|jal_dest[25]~49\)) # (!\icpu|i_datapath|ID_EX_pc\(26) & ((\icpu|i_datapath|jal_dest[25]~49\) # (GND)))))
-- \icpu|i_datapath|jal_dest[26]~51\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(26) & !\icpu|i_datapath|jal_dest[25]~49\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[25]~49\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(26),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[25]~49\,
	combout => \icpu|i_datapath|jal_dest[26]~50_combout\,
	cout => \icpu|i_datapath|jal_dest[26]~51\);

-- Location: LCCOMB_X27_Y14_N24
\icpu|i_datapath|pc~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~42_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~48_combout\))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\) # 
-- ((\icpu|i_datapath|jal_dest[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|Add2~48_combout\,
	datad => \icpu|i_datapath|jal_dest[26]~50_combout\,
	combout => \icpu|i_datapath|pc~42_combout\);

-- Location: LCCOMB_X27_Y14_N14
\icpu|i_datapath|pc~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~43_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~42_combout\ & ((\icpu|i_datapath|branch_dest[26]~50_combout\))) # (!\icpu|i_datapath|pc~42_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[26]~11_combout\,
	datac => \icpu|i_datapath|branch_dest[26]~50_combout\,
	datad => \icpu|i_datapath|pc~42_combout\,
	combout => \icpu|i_datapath|pc~43_combout\);

-- Location: FF_X27_Y14_N15
\icpu|i_datapath|pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~43_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(26));

-- Location: LCCOMB_X20_Y17_N14
\icpu|i_datapath|IF_ID_pc~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~17_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \icpu|i_datapath|pc\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|pc\(26),
	combout => \icpu|i_datapath|IF_ID_pc~17_combout\);

-- Location: FF_X20_Y17_N15
\icpu|i_datapath|IF_ID_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~17_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(26));

-- Location: FF_X20_Y15_N21
\icpu|i_datapath|ID_EX_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(26),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(26));

-- Location: LCCOMB_X20_Y15_N22
\icpu|i_datapath|jal_dest[27]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[27]~52_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(27) $ (!\icpu|i_datapath|jal_dest[26]~51\)))) # (GND)
-- \icpu|i_datapath|jal_dest[27]~53\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(27)) # (!\icpu|i_datapath|jal_dest[26]~51\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(27) & 
-- !\icpu|i_datapath|jal_dest[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[26]~51\,
	combout => \icpu|i_datapath|jal_dest[27]~52_combout\,
	cout => \icpu|i_datapath|jal_dest[27]~53\);

-- Location: LCCOMB_X19_Y15_N22
\icpu|i_datapath|branch_dest[27]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[27]~52_combout\ = ((\icpu|i_datapath|ID_EX_pc\(27) $ (\icpu|i_datapath|ID_EX_imm_j\(20) $ (!\icpu|i_datapath|branch_dest[26]~51\)))) # (GND)
-- \icpu|i_datapath|branch_dest[27]~53\ = CARRY((\icpu|i_datapath|ID_EX_pc\(27) & ((\icpu|i_datapath|ID_EX_imm_j\(20)) # (!\icpu|i_datapath|branch_dest[26]~51\))) # (!\icpu|i_datapath|ID_EX_pc\(27) & (\icpu|i_datapath|ID_EX_imm_j\(20) & 
-- !\icpu|i_datapath|branch_dest[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(27),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[26]~51\,
	combout => \icpu|i_datapath|branch_dest[27]~52_combout\,
	cout => \icpu|i_datapath|branch_dest[27]~53\);

-- Location: LCCOMB_X26_Y16_N22
\icpu|i_datapath|pc~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~40_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\) # (!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|branch_dest[27]~52_combout\ & 
-- (\icpu|i_datapath|pc[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|branch_dest[27]~52_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[27]~12_combout\,
	combout => \icpu|i_datapath|pc~40_combout\);

-- Location: LCCOMB_X22_Y15_N20
\icpu|i_datapath|Add2~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~50_combout\ = (\icpu|i_datapath|pc\(27) & (!\icpu|i_datapath|Add2~49\)) # (!\icpu|i_datapath|pc\(27) & ((\icpu|i_datapath|Add2~49\) # (GND)))
-- \icpu|i_datapath|Add2~51\ = CARRY((!\icpu|i_datapath|Add2~49\) # (!\icpu|i_datapath|pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(27),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~49\,
	combout => \icpu|i_datapath|Add2~50_combout\,
	cout => \icpu|i_datapath|Add2~51\);

-- Location: LCCOMB_X26_Y16_N28
\icpu|i_datapath|pc~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~41_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~40_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~40_combout\ & ((\icpu|i_datapath|Add2~50_combout\))) # 
-- (!\icpu|i_datapath|pc~40_combout\ & (\icpu|i_datapath|jal_dest[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[27]~52_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|pc~40_combout\,
	datad => \icpu|i_datapath|Add2~50_combout\,
	combout => \icpu|i_datapath|pc~41_combout\);

-- Location: FF_X26_Y16_N29
\icpu|i_datapath|pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~41_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(27));

-- Location: LCCOMB_X21_Y15_N30
\icpu|i_datapath|IF_ID_pc~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~16_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(27) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(27),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~16_combout\);

-- Location: FF_X21_Y15_N31
\icpu|i_datapath|IF_ID_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~16_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(27));

-- Location: FF_X20_Y15_N23
\icpu|i_datapath|ID_EX_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(27),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(27));

-- Location: LCCOMB_X19_Y18_N30
\icpu|i_datapath|EX_MEM_pc[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[27]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(27),
	combout => \icpu|i_datapath|EX_MEM_pc[27]~feeder_combout\);

-- Location: FF_X19_Y18_N31
\icpu|i_datapath|EX_MEM_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(27));

-- Location: FF_X20_Y18_N21
\icpu|i_datapath|MEM_WB_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(27));

-- Location: LCCOMB_X20_Y18_N22
\icpu|i_datapath|Add3~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~77_combout\ = (\icpu|i_datapath|MEM_WB_pc\(28) & (\icpu|i_datapath|Add3~76\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(28) & (!\icpu|i_datapath|Add3~76\ & VCC))
-- \icpu|i_datapath|Add3~78\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(28) & !\icpu|i_datapath|Add3~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~76\,
	combout => \icpu|i_datapath|Add3~77_combout\,
	cout => \icpu|i_datapath|Add3~78\);

-- Location: FF_X24_Y18_N3
\icpu|i_datapath|MEM_WB_aluout[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(28));

-- Location: FF_X24_Y14_N23
\icpu|i_datapath|MEM_WB_MemRdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[28]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(28));

-- Location: LCCOMB_X24_Y18_N2
\icpu|i_datapath|Add3~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~82_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(28)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(28),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(28),
	combout => \icpu|i_datapath|Add3~82_combout\);

-- Location: LCCOMB_X24_Y18_N8
\icpu|i_datapath|Add3~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~83_combout\ = (\icpu|i_datapath|Add3~82_combout\) # ((\icpu|i_datapath|Add3~77_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~77_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~82_combout\,
	combout => \icpu|i_datapath|Add3~83_combout\);

-- Location: LCCOMB_X24_Y14_N0
\icpu|i_datapath|ID_EX_rs2_data~394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~394_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # (\read_data[28]~81_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(28) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(28),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \read_data[28]~81_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~394_combout\);

-- Location: LCCOMB_X28_Y18_N0
\icpu|i_datapath|ID_EX_rs2_data~391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~391_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x13\(28))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x12\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(28),
	datad => \icpu|i_datapath|i_regfile|x12\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~391_combout\);

-- Location: LCCOMB_X28_Y18_N20
\icpu|i_datapath|ID_EX_rs2_data~392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~392_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~391_combout\ & (\icpu|i_datapath|i_regfile|x15\(28))) # (!\icpu|i_datapath|ID_EX_rs2_data~391_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(28)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(28),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~391_combout\,
	datad => \icpu|i_datapath|i_regfile|x14\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~392_combout\);

-- Location: LCCOMB_X24_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~381_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x23\(28))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(28),
	datad => \icpu|i_datapath|i_regfile|x19\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~381_combout\);

-- Location: LCCOMB_X23_Y17_N18
\icpu|i_datapath|ID_EX_rs2_data~382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~382_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~381_combout\ & (((\icpu|i_datapath|i_regfile|x31\(28))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~381_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~381_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(28),
	datad => \icpu|i_datapath|i_regfile|x27\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~382_combout\);

-- Location: LCCOMB_X19_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~374_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(28)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(28),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(28),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~374_combout\);

-- Location: LCCOMB_X23_Y24_N14
\icpu|i_datapath|ID_EX_rs2_data~375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~375_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~374_combout\ & ((\icpu|i_datapath|i_regfile|x30\(28)))) # (!\icpu|i_datapath|ID_EX_rs2_data~374_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(28))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(28),
	datac => \icpu|i_datapath|i_regfile|x30\(28),
	datad => \icpu|i_datapath|ID_EX_rs2_data~374_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~375_combout\);

-- Location: LCCOMB_X19_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~378_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(28))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x16\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(28),
	datad => \icpu|i_datapath|i_regfile|x16\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~378_combout\);

-- Location: LCCOMB_X17_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~379_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~378_combout\ & ((\icpu|i_datapath|i_regfile|x28\(28)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~378_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(28) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(28),
	datab => \icpu|i_datapath|ID_EX_rs2_data~378_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(28),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~379_combout\);

-- Location: LCCOMB_X27_Y15_N8
\icpu|i_datapath|ID_EX_rs2_data~376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~376_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(28)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(28) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(28),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(28),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~376_combout\);

-- Location: LCCOMB_X28_Y15_N0
\icpu|i_datapath|ID_EX_rs2_data~377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~377_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~376_combout\ & (((\icpu|i_datapath|i_regfile|x29\(28))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~376_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~376_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(28),
	datad => \icpu|i_datapath|i_regfile|x29\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~377_combout\);

-- Location: LCCOMB_X27_Y16_N24
\icpu|i_datapath|ID_EX_rs2_data~380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~380_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1)) # (\icpu|i_datapath|ID_EX_rs2_data~377_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~379_combout\ & 
-- (!\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~379_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~377_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~380_combout\);

-- Location: LCCOMB_X27_Y16_N26
\icpu|i_datapath|ID_EX_rs2_data~383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~383_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~380_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~382_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~380_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~375_combout\))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~382_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~375_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~380_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~383_combout\);

-- Location: LCCOMB_X26_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~384_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(28))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(28),
	datad => \icpu|i_datapath|i_regfile|x8\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~384_combout\);

-- Location: LCCOMB_X24_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~385_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~384_combout\ & ((\icpu|i_datapath|i_regfile|x11\(28)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~384_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(28) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~384_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(28),
	datac => \icpu|i_datapath|i_regfile|x9\(28),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~385_combout\);

-- Location: LCCOMB_X28_Y24_N10
\icpu|i_datapath|ID_EX_rs2_data~388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~388_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|i_regfile|x2\(28)) # (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(28) & ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(28),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(28),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~388_combout\);

-- Location: LCCOMB_X29_Y22_N28
\icpu|i_datapath|ID_EX_rs2_data~386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~386_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(28))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(28),
	datad => \icpu|i_datapath|i_regfile|x4\(28),
	combout => \icpu|i_datapath|ID_EX_rs2_data~386_combout\);

-- Location: LCCOMB_X29_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~387_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~386_combout\ & ((\icpu|i_datapath|i_regfile|x7\(28)))) # (!\icpu|i_datapath|ID_EX_rs2_data~386_combout\ & (\icpu|i_datapath|i_regfile|x6\(28))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(28),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x7\(28),
	datad => \icpu|i_datapath|ID_EX_rs2_data~386_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~387_combout\);

-- Location: LCCOMB_X28_Y24_N14
\icpu|i_datapath|ID_EX_rs2_data~389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~389_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~388_combout\ & ((\icpu|i_datapath|i_regfile|x3\(28)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~388_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~387_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~388_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(28),
	datac => \icpu|i_datapath|ID_EX_rs2_data~387_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~389_combout\);

-- Location: LCCOMB_X28_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~390_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~385_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~389_combout\ & !\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~385_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~389_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~390_combout\);

-- Location: LCCOMB_X27_Y16_N4
\icpu|i_datapath|ID_EX_rs2_data~393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~393_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~390_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~392_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~390_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~383_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~392_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~383_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~390_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~393_combout\);

-- Location: LCCOMB_X24_Y14_N26
\icpu|i_datapath|ID_EX_rs2_data~395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~395_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~394_combout\ & ((\icpu|i_datapath|Add3~83_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~394_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & \icpu|i_datapath|ID_EX_rs2_data~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~83_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~394_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~393_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~395_combout\);

-- Location: FF_X24_Y14_N9
\icpu|i_datapath|ID_EX_rs2_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[28]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~395_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(28));

-- Location: LCCOMB_X24_Y14_N24
\icpu|i_datapath|EX_MEM_rs2_data[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[28]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs2_data\(28),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[28]~feeder_combout\);

-- Location: FF_X24_Y14_N25
\icpu|i_datapath|EX_MEM_rs2_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(28));

-- Location: LCCOMB_X11_Y21_N24
\iTimer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~3_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(13)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rs2_data\(13),
	datad => \reset_ff~q\,
	combout => \iTimer|CompareR~3_combout\);

-- Location: FF_X11_Y21_N25
\iTimer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~3_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(13));

-- Location: LCCOMB_X19_Y25_N18
\read_data[13]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[13]~74_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(13))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(13),
	datad => \iTimer|CounterR\(13),
	combout => \read_data[13]~74_combout\);

-- Location: LCCOMB_X17_Y16_N2
\read_data[13]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[13]~75_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[13]~74_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(13),
	datab => \read_data[10]~63_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[13]~74_combout\,
	combout => \read_data[13]~75_combout\);

-- Location: FF_X17_Y16_N3
\icpu|i_datapath|MEM_WB_MemRdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[13]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(13));

-- Location: FF_X21_Y18_N17
\icpu|i_datapath|MEM_WB_aluout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(13));

-- Location: LCCOMB_X21_Y18_N16
\icpu|i_datapath|Add3~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~40_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(13))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(13),
	datac => \icpu|i_datapath|MEM_WB_aluout\(13),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~40_combout\);

-- Location: LCCOMB_X21_Y18_N30
\icpu|i_datapath|Add3~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~45_combout\ = (\icpu|i_datapath|Add3~40_combout\) # ((\icpu|i_datapath|Add3~43_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~40_combout\,
	datac => \icpu|i_datapath|Add3~43_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~45_combout\);

-- Location: LCCOMB_X22_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~308_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(13))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x8\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(13),
	datad => \icpu|i_datapath|i_regfile|x8\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~308_combout\);

-- Location: LCCOMB_X21_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~309_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~308_combout\ & (\icpu|i_datapath|i_regfile|x11\(13))) # (!\icpu|i_datapath|ID_EX_rs2_data~308_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(13)))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~308_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(13),
	datad => \icpu|i_datapath|i_regfile|x10\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~309_combout\);

-- Location: LCCOMB_X22_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~325_combout\ = (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x14\(13))) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x12\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(13),
	datad => \icpu|i_datapath|i_regfile|x12\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~325_combout\);

-- Location: LCCOMB_X22_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~326_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~325_combout\ & ((\icpu|i_datapath|i_regfile|x15\(13)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~325_combout\ & (((\icpu|i_datapath|rs2\(0) & 
-- \icpu|i_datapath|i_regfile|x13\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(13),
	datab => \icpu|i_datapath|ID_EX_rs2_data~325_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|i_regfile|x13\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~326_combout\);

-- Location: LCCOMB_X28_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~320_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(13)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(13),
	datac => \icpu|i_datapath|i_regfile|x6\(13),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~320_combout\);

-- Location: LCCOMB_X28_Y21_N8
\icpu|i_datapath|ID_EX_rs2_data~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~321_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~320_combout\ & (((\icpu|i_datapath|i_regfile|x7\(13))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~320_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x5\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~320_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(13),
	datad => \icpu|i_datapath|i_regfile|x7\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~321_combout\);

-- Location: LCCOMB_X26_Y21_N28
\icpu|i_datapath|ID_EX_rs2_data~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~322_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\) # (\icpu|i_datapath|ID_EX_rs2_data~321_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(13) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(13),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~321_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~322_combout\);

-- Location: LCCOMB_X26_Y21_N26
\icpu|i_datapath|ID_EX_rs2_data~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~323_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~322_combout\ & (\icpu|i_datapath|i_regfile|x3\(13))) # (!\icpu|i_datapath|ID_EX_rs2_data~322_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(13)))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(13),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(13),
	datad => \icpu|i_datapath|ID_EX_rs2_data~322_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~323_combout\);

-- Location: LCCOMB_X20_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~310_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(13)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(13) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(13),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(13),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~310_combout\);

-- Location: LCCOMB_X21_Y22_N28
\icpu|i_datapath|ID_EX_rs2_data~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~311_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~310_combout\ & (\icpu|i_datapath|i_regfile|x29\(13))) # (!\icpu|i_datapath|ID_EX_rs2_data~310_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(13)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(13),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(13),
	datad => \icpu|i_datapath|ID_EX_rs2_data~310_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~311_combout\);

-- Location: LCCOMB_X24_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~312_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(13)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(13) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(13),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(13),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~312_combout\);

-- Location: LCCOMB_X23_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~313_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~312_combout\ & (\icpu|i_datapath|i_regfile|x30\(13))) # (!\icpu|i_datapath|ID_EX_rs2_data~312_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(13)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(13),
	datac => \icpu|i_datapath|i_regfile|x26\(13),
	datad => \icpu|i_datapath|ID_EX_rs2_data~312_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~313_combout\);

-- Location: LCCOMB_X12_Y23_N4
\icpu|i_datapath|ID_EX_rs2_data~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~314_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(13))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(13),
	datad => \icpu|i_datapath|i_regfile|x16\(13),
	combout => \icpu|i_datapath|ID_EX_rs2_data~314_combout\);

-- Location: LCCOMB_X17_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~315_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~314_combout\ & ((\icpu|i_datapath|i_regfile|x28\(13)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~314_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(13) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~314_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(13),
	datac => \icpu|i_datapath|i_regfile|x20\(13),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~315_combout\);

-- Location: LCCOMB_X22_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~316_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~313_combout\) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((!\icpu|i_datapath|rs2\(0) & 
-- \icpu|i_datapath|ID_EX_rs2_data~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~313_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~315_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~316_combout\);

-- Location: LCCOMB_X17_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~317_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(13)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(13),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(13),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~317_combout\);

-- Location: LCCOMB_X19_Y22_N28
\icpu|i_datapath|ID_EX_rs2_data~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~318_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~317_combout\ & ((\icpu|i_datapath|i_regfile|x31\(13)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~317_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(13) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~317_combout\,
	datab => \icpu|i_datapath|i_regfile|x31\(13),
	datac => \icpu|i_datapath|i_regfile|x27\(13),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~318_combout\);

-- Location: LCCOMB_X22_Y20_N12
\icpu|i_datapath|ID_EX_rs2_data~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~319_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~316_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~318_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~316_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~311_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~311_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~316_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~318_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~319_combout\);

-- Location: LCCOMB_X22_Y20_N6
\icpu|i_datapath|ID_EX_rs2_data~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~324_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~319_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~323_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~319_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~324_combout\);

-- Location: LCCOMB_X22_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~327_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~324_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~326_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~324_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~309_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~309_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~326_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~324_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~327_combout\);

-- Location: LCCOMB_X17_Y16_N0
\icpu|i_datapath|ID_EX_rs2_data~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~328_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~327_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~327_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~328_combout\);

-- Location: LCCOMB_X17_Y16_N18
\icpu|i_datapath|ID_EX_rs2_data~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~329_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~328_combout\ & (\icpu|i_datapath|Add3~45_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~328_combout\ & 
-- ((\read_data[13]~75_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|Add3~45_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~328_combout\,
	datad => \read_data[13]~75_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~329_combout\);

-- Location: FF_X16_Y13_N11
\icpu|i_datapath|ID_EX_rs2_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[13]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~329_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(13));

-- Location: LCCOMB_X11_Y21_N12
\icpu|i_datapath|EX_MEM_rs2_data[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[13]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(13),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[13]~feeder_combout\);

-- Location: FF_X11_Y21_N13
\icpu|i_datapath|EX_MEM_rs2_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(13));

-- Location: LCCOMB_X20_Y21_N8
\read_data[12]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[12]~77_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[12]~76_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[12]~76_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \read_data[10]~63_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(12),
	combout => \read_data[12]~77_combout\);

-- Location: LCCOMB_X14_Y16_N6
\icpu|i_datapath|ID_EX_rs1_data~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~335_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[12]~77_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(12),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[12]~77_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~335_combout\);

-- Location: FF_X20_Y21_N9
\icpu|i_datapath|MEM_WB_MemRdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[12]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(12));

-- Location: FF_X20_Y21_N3
\icpu|i_datapath|MEM_WB_aluout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(12));

-- Location: LCCOMB_X20_Y21_N2
\icpu|i_datapath|Add3~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~46_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(12))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(12),
	datac => \icpu|i_datapath|MEM_WB_aluout\(12),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~46_combout\);

-- Location: LCCOMB_X20_Y21_N14
\icpu|i_datapath|Add3~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~47_combout\ = (\icpu|i_datapath|Add3~46_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~41_combout\,
	datad => \icpu|i_datapath|Add3~46_combout\,
	combout => \icpu|i_datapath|Add3~47_combout\);

-- Location: FF_X23_Y24_N3
\icpu|i_datapath|i_regfile|x30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(12));

-- Location: FF_X23_Y24_N9
\icpu|i_datapath|i_regfile|x26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(12));

-- Location: FF_X24_Y24_N19
\icpu|i_datapath|i_regfile|x18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(12));

-- Location: FF_X24_Y24_N1
\icpu|i_datapath|i_regfile|x22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(12));

-- Location: LCCOMB_X24_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~315_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(12)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(12),
	datad => \icpu|i_datapath|i_regfile|x22\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~315_combout\);

-- Location: LCCOMB_X23_Y24_N8
\icpu|i_datapath|ID_EX_rs1_data~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~316_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~315_combout\ & (\icpu|i_datapath|i_regfile|x30\(12))) # (!\icpu|i_datapath|ID_EX_rs1_data~315_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(12)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(12),
	datac => \icpu|i_datapath|i_regfile|x26\(12),
	datad => \icpu|i_datapath|ID_EX_rs1_data~315_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~316_combout\);

-- Location: FF_X17_Y23_N3
\icpu|i_datapath|i_regfile|x19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(12));

-- Location: FF_X17_Y23_N17
\icpu|i_datapath|i_regfile|x23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(12));

-- Location: LCCOMB_X17_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~322_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(12))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(12),
	datad => \icpu|i_datapath|i_regfile|x23\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~322_combout\);

-- Location: FF_X19_Y22_N25
\icpu|i_datapath|i_regfile|x27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(12));

-- Location: FF_X19_Y22_N3
\icpu|i_datapath|i_regfile|x31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(12));

-- Location: LCCOMB_X19_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~323_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~322_combout\ & ((\icpu|i_datapath|i_regfile|x31\(12)))) # (!\icpu|i_datapath|ID_EX_rs1_data~322_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(12))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~322_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(12),
	datad => \icpu|i_datapath|i_regfile|x31\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~323_combout\);

-- Location: FF_X20_Y22_N27
\icpu|i_datapath|i_regfile|x17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(12));

-- Location: FF_X20_Y22_N17
\icpu|i_datapath|i_regfile|x25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(12));

-- Location: LCCOMB_X20_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~317_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x25\(12))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x17\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(12),
	datad => \icpu|i_datapath|i_regfile|x25\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~317_combout\);

-- Location: FF_X21_Y22_N3
\icpu|i_datapath|i_regfile|x29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(12));

-- Location: FF_X21_Y22_N25
\icpu|i_datapath|i_regfile|x21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(12));

-- Location: LCCOMB_X21_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~318_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~317_combout\ & (((\icpu|i_datapath|i_regfile|x29\(12))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~317_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~317_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(12),
	datad => \icpu|i_datapath|i_regfile|x21\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~318_combout\);

-- Location: FF_X12_Y23_N3
\icpu|i_datapath|i_regfile|x16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(12));

-- Location: FF_X12_Y23_N17
\icpu|i_datapath|i_regfile|x24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(12));

-- Location: LCCOMB_X12_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~319_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(12)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(12),
	datad => \icpu|i_datapath|i_regfile|x24\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~319_combout\);

-- Location: FF_X17_Y20_N9
\icpu|i_datapath|i_regfile|x28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(12));

-- Location: FF_X17_Y20_N7
\icpu|i_datapath|i_regfile|x20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(12));

-- Location: LCCOMB_X17_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~320_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~319_combout\ & (((\icpu|i_datapath|i_regfile|x28\(12))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~319_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~319_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(12),
	datad => \icpu|i_datapath|i_regfile|x20\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~320_combout\);

-- Location: LCCOMB_X21_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~321_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~318_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~318_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~320_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~321_combout\);

-- Location: LCCOMB_X21_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~324_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~321_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~323_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~321_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~316_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~316_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~323_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~321_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~324_combout\);

-- Location: FF_X16_Y18_N27
\icpu|i_datapath|i_regfile|x13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(12));

-- Location: FF_X16_Y18_N13
\icpu|i_datapath|i_regfile|x12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(12));

-- Location: LCCOMB_X16_Y18_N12
\icpu|i_datapath|ID_EX_rs1_data~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~332_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(12)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x12\(12) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x13\(12),
	datac => \icpu|i_datapath|i_regfile|x12\(12),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~332_combout\);

-- Location: FF_X20_Y21_N15
\icpu|i_datapath|i_regfile|x15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~47_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(12));

-- Location: FF_X27_Y18_N7
\icpu|i_datapath|i_regfile|x14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(12));

-- Location: LCCOMB_X27_Y18_N6
\icpu|i_datapath|ID_EX_rs1_data~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~333_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~332_combout\ & ((\icpu|i_datapath|i_regfile|x15\(12)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~332_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(12) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~332_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(12),
	datac => \icpu|i_datapath|i_regfile|x14\(12),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~333_combout\);

-- Location: FF_X29_Y22_N19
\icpu|i_datapath|i_regfile|x7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(12));

-- Location: FF_X26_Y22_N17
\icpu|i_datapath|i_regfile|x6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(12));

-- Location: FF_X26_Y22_N19
\icpu|i_datapath|i_regfile|x4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(12));

-- Location: FF_X29_Y22_N9
\icpu|i_datapath|i_regfile|x5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(12));

-- Location: LCCOMB_X26_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~327_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(12))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(12),
	datad => \icpu|i_datapath|i_regfile|x5\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~327_combout\);

-- Location: LCCOMB_X26_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~328_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~327_combout\ & (\icpu|i_datapath|i_regfile|x7\(12))) # (!\icpu|i_datapath|ID_EX_rs1_data~327_combout\ & ((\icpu|i_datapath|i_regfile|x6\(12)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(12),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(12),
	datad => \icpu|i_datapath|ID_EX_rs1_data~327_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~328_combout\);

-- Location: FF_X26_Y21_N15
\icpu|i_datapath|i_regfile|x2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(12));

-- Location: FF_X27_Y21_N25
\icpu|i_datapath|i_regfile|x1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(12));

-- Location: LCCOMB_X27_Y21_N24
\icpu|i_datapath|ID_EX_rs1_data~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~329_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(12)) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(12) & !\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(12),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(12),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~329_combout\);

-- Location: FF_X26_Y21_N9
\icpu|i_datapath|i_regfile|x3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(12));

-- Location: LCCOMB_X26_Y21_N8
\icpu|i_datapath|ID_EX_rs1_data~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~330_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~329_combout\ & (((\icpu|i_datapath|i_regfile|x3\(12)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~329_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~328_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~328_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~329_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(12),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~330_combout\);

-- Location: FF_X28_Y17_N1
\icpu|i_datapath|i_regfile|x9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(12));

-- Location: FF_X21_Y20_N3
\icpu|i_datapath|i_regfile|x11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(12));

-- Location: FF_X22_Y17_N21
\icpu|i_datapath|i_regfile|x8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(12));

-- Location: FF_X28_Y17_N19
\icpu|i_datapath|i_regfile|x10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~47_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(12));

-- Location: LCCOMB_X22_Y17_N20
\icpu|i_datapath|ID_EX_rs1_data~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~325_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x10\(12))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x8\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(12),
	datad => \icpu|i_datapath|i_regfile|x10\(12),
	combout => \icpu|i_datapath|ID_EX_rs1_data~325_combout\);

-- Location: LCCOMB_X21_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~326_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~325_combout\ & ((\icpu|i_datapath|i_regfile|x11\(12)))) # (!\icpu|i_datapath|ID_EX_rs1_data~325_combout\ & (\icpu|i_datapath|i_regfile|x9\(12))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(12),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(12),
	datad => \icpu|i_datapath|ID_EX_rs1_data~325_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~326_combout\);

-- Location: LCCOMB_X21_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~331_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~326_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~330_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~326_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~331_combout\);

-- Location: LCCOMB_X21_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~334_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~331_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~333_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~331_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~324_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~324_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~333_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~331_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~334_combout\);

-- Location: LCCOMB_X14_Y16_N16
\icpu|i_datapath|ID_EX_rs1_data~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~336_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~335_combout\ & ((\icpu|i_datapath|Add3~47_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~335_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~334_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~335_combout\,
	datab => \icpu|i_datapath|Add3~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~334_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~336_combout\);

-- Location: LCCOMB_X14_Y16_N14
\icpu|i_datapath|ID_EX_rs1_data~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~337_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~336_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~336_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~337_combout\);

-- Location: FF_X14_Y16_N15
\icpu|i_datapath|ID_EX_rs1_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(12));

-- Location: LCCOMB_X15_Y12_N18
\icpu|i_datapath|i_alu|ShiftLeft0~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(11)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(12),
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(11),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X15_Y12_N26
\icpu|i_datapath|i_alu|ShiftLeft0~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~33_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~76_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X20_Y12_N4
\icpu|i_datapath|i_alu|ShiftLeft0~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~90_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X21_Y12_N16
\icpu|i_datapath|i_alu|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (((!\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\) # (!\icpu|i_datapath|alusrc2[2]~1_combout\)) # (!\icpu|i_datapath|alusrc2[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datab => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y12_N22
\icpu|i_datapath|i_alu|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux19~1_combout\ = (\icpu|i_datapath|i_alu|Mux19~0_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~94_combout\))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~18_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~94_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux19~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y11_N10
\icpu|i_datapath|i_alu|ShiftLeft0~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(27)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(28),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(27),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X22_Y11_N28
\icpu|i_datapath|i_alu|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & ((\icpu|i_datapath|i_alu|Mux3~2_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~112_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux3~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~5_combout\);

-- Location: LCCOMB_X23_Y11_N6
\icpu|i_datapath|i_alu|ShiftLeft0~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~118_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(25))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(25),
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(26),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X22_Y11_N14
\icpu|i_datapath|i_alu|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~6_combout\ = (\icpu|i_datapath|i_alu|Mux3~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~105_combout\) # ((!\icpu|i_datapath|i_alu|Mux3~2_combout\)))) # (!\icpu|i_datapath|i_alu|Mux3~5_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~118_combout\ & \icpu|i_datapath|i_alu|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~105_combout\,
	datab => \icpu|i_datapath|i_alu|Mux3~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~118_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~6_combout\);

-- Location: LCCOMB_X14_Y14_N4
\icpu|i_datapath|i_alu|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux3~7_combout\ = (!\icpu|i_datapath|i_alu|Mux16~4_combout\ & ((\icpu|i_datapath|alusrc2[4]~6_combout\ & (\icpu|i_datapath|i_alu|Mux19~1_combout\)) # (!\icpu|i_datapath|alusrc2[4]~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux16~4_combout\,
	datac => \icpu|i_datapath|i_alu|Mux19~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux3~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux3~7_combout\);

-- Location: LCCOMB_X24_Y14_N10
\icpu|i_datapath|ID_EX_rs2_data[28]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux3~7_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux3~7_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux3~4_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\);

-- Location: LCCOMB_X20_Y15_N24
\icpu|i_datapath|jal_dest[28]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[28]~54_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(28) & (\icpu|i_datapath|jal_dest[27]~53\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(28) & (!\icpu|i_datapath|jal_dest[27]~53\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(28) & (!\icpu|i_datapath|jal_dest[27]~53\)) # (!\icpu|i_datapath|ID_EX_pc\(28) & ((\icpu|i_datapath|jal_dest[27]~53\) # (GND)))))
-- \icpu|i_datapath|jal_dest[28]~55\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(28) & !\icpu|i_datapath|jal_dest[27]~53\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[27]~53\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[27]~53\,
	combout => \icpu|i_datapath|jal_dest[28]~54_combout\,
	cout => \icpu|i_datapath|jal_dest[28]~55\);

-- Location: LCCOMB_X22_Y15_N22
\icpu|i_datapath|Add2~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~52_combout\ = (\icpu|i_datapath|pc\(28) & (\icpu|i_datapath|Add2~51\ $ (GND))) # (!\icpu|i_datapath|pc\(28) & (!\icpu|i_datapath|Add2~51\ & VCC))
-- \icpu|i_datapath|Add2~53\ = CARRY((\icpu|i_datapath|pc\(28) & !\icpu|i_datapath|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(28),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~51\,
	combout => \icpu|i_datapath|Add2~52_combout\,
	cout => \icpu|i_datapath|Add2~53\);

-- Location: LCCOMB_X24_Y14_N28
\icpu|i_datapath|pc~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~38_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|Add2~52_combout\))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|jal_dest[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[28]~54_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|Add2~52_combout\,
	combout => \icpu|i_datapath|pc~38_combout\);

-- Location: LCCOMB_X19_Y15_N24
\icpu|i_datapath|branch_dest[28]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[28]~54_combout\ = (\icpu|i_datapath|ID_EX_pc\(28) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|branch_dest[27]~53\ & VCC)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[27]~53\)))) # 
-- (!\icpu|i_datapath|ID_EX_pc\(28) & ((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|branch_dest[27]~53\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|branch_dest[27]~53\) # (GND)))))
-- \icpu|i_datapath|branch_dest[28]~55\ = CARRY((\icpu|i_datapath|ID_EX_pc\(28) & (!\icpu|i_datapath|ID_EX_imm_j\(20) & !\icpu|i_datapath|branch_dest[27]~53\)) # (!\icpu|i_datapath|ID_EX_pc\(28) & ((!\icpu|i_datapath|branch_dest[27]~53\) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(28),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[27]~53\,
	combout => \icpu|i_datapath|branch_dest[28]~54_combout\,
	cout => \icpu|i_datapath|branch_dest[28]~55\);

-- Location: LCCOMB_X24_Y14_N18
\icpu|i_datapath|pc~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~39_combout\ = (\icpu|i_datapath|pc~38_combout\ & (((\icpu|i_datapath|branch_dest[28]~54_combout\) # (!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc~38_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\ & 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[28]~13_combout\,
	datab => \icpu|i_datapath|pc~38_combout\,
	datac => \icpu|i_datapath|branch_dest[28]~54_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~39_combout\);

-- Location: FF_X24_Y14_N19
\icpu|i_datapath|pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~39_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(28));

-- Location: LCCOMB_X22_Y15_N24
\icpu|i_datapath|Add2~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~54_combout\ = (\icpu|i_datapath|pc\(29) & (!\icpu|i_datapath|Add2~53\)) # (!\icpu|i_datapath|pc\(29) & ((\icpu|i_datapath|Add2~53\) # (GND)))
-- \icpu|i_datapath|Add2~55\ = CARRY((!\icpu|i_datapath|Add2~53\) # (!\icpu|i_datapath|pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~53\,
	combout => \icpu|i_datapath|Add2~54_combout\,
	cout => \icpu|i_datapath|Add2~55\);

-- Location: LCCOMB_X16_Y15_N16
\icpu|i_datapath|pc~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~36_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~54_combout\ & 
-- ((\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|Add2~54_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[29]~14_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~36_combout\);

-- Location: LCCOMB_X19_Y15_N26
\icpu|i_datapath|branch_dest[29]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[29]~56_combout\ = ((\icpu|i_datapath|ID_EX_pc\(29) $ (\icpu|i_datapath|ID_EX_imm_j\(20) $ (!\icpu|i_datapath|branch_dest[28]~55\)))) # (GND)
-- \icpu|i_datapath|branch_dest[29]~57\ = CARRY((\icpu|i_datapath|ID_EX_pc\(29) & ((\icpu|i_datapath|ID_EX_imm_j\(20)) # (!\icpu|i_datapath|branch_dest[28]~55\))) # (!\icpu|i_datapath|ID_EX_pc\(29) & (\icpu|i_datapath|ID_EX_imm_j\(20) & 
-- !\icpu|i_datapath|branch_dest[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(29),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[28]~55\,
	combout => \icpu|i_datapath|branch_dest[29]~56_combout\,
	cout => \icpu|i_datapath|branch_dest[29]~57\);

-- Location: LCCOMB_X20_Y15_N26
\icpu|i_datapath|jal_dest[29]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[29]~56_combout\ = ((\icpu|i_datapath|ID_EX_imm_j\(20) $ (\icpu|i_datapath|ID_EX_pc\(29) $ (!\icpu|i_datapath|jal_dest[28]~55\)))) # (GND)
-- \icpu|i_datapath|jal_dest[29]~57\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(29)) # (!\icpu|i_datapath|jal_dest[28]~55\))) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & (\icpu|i_datapath|ID_EX_pc\(29) & 
-- !\icpu|i_datapath|jal_dest[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[28]~55\,
	combout => \icpu|i_datapath|jal_dest[29]~56_combout\,
	cout => \icpu|i_datapath|jal_dest[29]~57\);

-- Location: LCCOMB_X16_Y15_N10
\icpu|i_datapath|pc~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~37_combout\ = (\icpu|i_datapath|pc~36_combout\ & ((\icpu|i_datapath|branch_dest[29]~56_combout\) # ((\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc~36_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\ & 
-- \icpu|i_datapath|jal_dest[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~36_combout\,
	datab => \icpu|i_datapath|branch_dest[29]~56_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|jal_dest[29]~56_combout\,
	combout => \icpu|i_datapath|pc~37_combout\);

-- Location: FF_X16_Y15_N11
\icpu|i_datapath|pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~37_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(29));

-- Location: LCCOMB_X15_Y18_N8
\icpu|i_datapath|IF_ID_pc~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~14_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\icpu|i_datapath|pc\(29) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \icpu|i_datapath|pc\(29),
	datac => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_pc~14_combout\);

-- Location: FF_X15_Y18_N9
\icpu|i_datapath|IF_ID_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~14_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(29));

-- Location: FF_X20_Y15_N27
\icpu|i_datapath|ID_EX_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(29),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(29));

-- Location: FF_X19_Y18_N19
\icpu|i_datapath|EX_MEM_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(29));

-- Location: FF_X20_Y18_N25
\icpu|i_datapath|MEM_WB_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(29));

-- Location: LCCOMB_X20_Y18_N24
\icpu|i_datapath|Add3~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~79_combout\ = (\icpu|i_datapath|MEM_WB_pc\(29) & (!\icpu|i_datapath|Add3~78\)) # (!\icpu|i_datapath|MEM_WB_pc\(29) & ((\icpu|i_datapath|Add3~78\) # (GND)))
-- \icpu|i_datapath|Add3~80\ = CARRY((!\icpu|i_datapath|Add3~78\) # (!\icpu|i_datapath|MEM_WB_pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_pc\(29),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~78\,
	combout => \icpu|i_datapath|Add3~79_combout\,
	cout => \icpu|i_datapath|Add3~80\);

-- Location: FF_X22_Y18_N9
\icpu|i_datapath|MEM_WB_MemRdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(29));

-- Location: FF_X22_Y18_N11
\icpu|i_datapath|MEM_WB_aluout[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(29));

-- Location: LCCOMB_X22_Y18_N10
\icpu|i_datapath|Add3~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~48_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(29))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(29),
	datac => \icpu|i_datapath|MEM_WB_aluout\(29),
	datad => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	combout => \icpu|i_datapath|Add3~48_combout\);

-- Location: LCCOMB_X22_Y18_N12
\icpu|i_datapath|Add3~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~81_combout\ = (\icpu|i_datapath|Add3~48_combout\) # ((\icpu|i_datapath|Add3~79_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~79_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~48_combout\,
	combout => \icpu|i_datapath|Add3~81_combout\);

-- Location: FF_X26_Y19_N13
\icpu|i_datapath|i_regfile|x10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~81_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(29));

-- Location: LCCOMB_X27_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~338_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(29))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x8\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(29),
	datad => \icpu|i_datapath|i_regfile|x9\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~338_combout\);

-- Location: LCCOMB_X26_Y19_N14
\icpu|i_datapath|ID_EX_rs1_data~339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~339_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~338_combout\ & (((\icpu|i_datapath|i_regfile|x11\(29)) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~338_combout\ & (\icpu|i_datapath|i_regfile|x10\(29) 
-- & ((\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(29),
	datab => \icpu|i_datapath|ID_EX_rs1_data~338_combout\,
	datac => \icpu|i_datapath|i_regfile|x11\(29),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~339_combout\);

-- Location: LCCOMB_X29_Y18_N16
\icpu|i_datapath|ID_EX_rs1_data~355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~355_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x14\(29)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x12\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(29),
	datad => \icpu|i_datapath|i_regfile|x14\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~355_combout\);

-- Location: LCCOMB_X22_Y19_N6
\icpu|i_datapath|ID_EX_rs1_data~356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~356_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~355_combout\ & (\icpu|i_datapath|i_regfile|x15\(29))) # (!\icpu|i_datapath|ID_EX_rs1_data~355_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(29)))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x15\(29),
	datac => \icpu|i_datapath|i_regfile|x13\(29),
	datad => \icpu|i_datapath|ID_EX_rs1_data~355_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~356_combout\);

-- Location: LCCOMB_X28_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~350_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(29)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(29),
	datad => \icpu|i_datapath|i_regfile|x6\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~350_combout\);

-- Location: LCCOMB_X28_Y21_N14
\icpu|i_datapath|ID_EX_rs1_data~351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~351_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~350_combout\ & ((\icpu|i_datapath|i_regfile|x7\(29)))) # (!\icpu|i_datapath|ID_EX_rs1_data~350_combout\ & (\icpu|i_datapath|i_regfile|x5\(29))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(29),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(29),
	datad => \icpu|i_datapath|ID_EX_rs1_data~350_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~351_combout\);

-- Location: LCCOMB_X27_Y21_N2
\icpu|i_datapath|ID_EX_rs1_data~352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~352_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~351_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|i_regfile|x1\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~351_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(29),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~352_combout\);

-- Location: LCCOMB_X26_Y21_N22
\icpu|i_datapath|ID_EX_rs1_data~353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~353_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~352_combout\ & (((\icpu|i_datapath|i_regfile|x3\(29))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~352_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~352_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(29),
	datad => \icpu|i_datapath|i_regfile|x2\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~353_combout\);

-- Location: LCCOMB_X15_Y23_N26
\icpu|i_datapath|ID_EX_rs1_data~347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~347_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(29))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(29),
	datac => \icpu|i_datapath|i_regfile|x19\(29),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~347_combout\);

-- Location: LCCOMB_X16_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~348_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~347_combout\ & ((\icpu|i_datapath|i_regfile|x31\(29)))) # (!\icpu|i_datapath|ID_EX_rs1_data~347_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(29))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(29),
	datac => \icpu|i_datapath|i_regfile|x31\(29),
	datad => \icpu|i_datapath|ID_EX_rs1_data~347_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~348_combout\);

-- Location: LCCOMB_X14_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~344_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x24\(29))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x24\(29),
	datac => \icpu|i_datapath|i_regfile|x16\(29),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~344_combout\);

-- Location: LCCOMB_X22_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~345_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~344_combout\ & (((\icpu|i_datapath|i_regfile|x28\(29))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~344_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~344_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(29),
	datad => \icpu|i_datapath|i_regfile|x20\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~345_combout\);

-- Location: LCCOMB_X16_Y24_N14
\icpu|i_datapath|ID_EX_rs1_data~342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~342_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(29)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(29) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(29),
	datac => \icpu|i_datapath|i_regfile|x18\(29),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~342_combout\);

-- Location: LCCOMB_X17_Y24_N2
\icpu|i_datapath|ID_EX_rs1_data~343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~343_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~342_combout\ & ((\icpu|i_datapath|i_regfile|x30\(29)))) # (!\icpu|i_datapath|ID_EX_rs1_data~342_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(29))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(29),
	datac => \icpu|i_datapath|i_regfile|x30\(29),
	datad => \icpu|i_datapath|ID_EX_rs1_data~342_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~343_combout\);

-- Location: LCCOMB_X22_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~346_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~343_combout\))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|ID_EX_rs1_data~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~345_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~343_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~346_combout\);

-- Location: LCCOMB_X14_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~340_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(29)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(29),
	datad => \icpu|i_datapath|i_regfile|x25\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~340_combout\);

-- Location: LCCOMB_X15_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~341_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~340_combout\ & (((\icpu|i_datapath|i_regfile|x29\(29)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~340_combout\ & (\icpu|i_datapath|i_regfile|x21\(29) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(29),
	datab => \icpu|i_datapath|ID_EX_rs1_data~340_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(29),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~341_combout\);

-- Location: LCCOMB_X22_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~349_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~346_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~348_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~346_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~341_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~348_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~346_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~341_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~349_combout\);

-- Location: LCCOMB_X22_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~354_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~349_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~353_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~353_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~349_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~354_combout\);

-- Location: LCCOMB_X22_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~357_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~354_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~356_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~354_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~339_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~339_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~356_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~354_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~357_combout\);

-- Location: LCCOMB_X23_Y21_N18
\icpu|i_datapath|ID_EX_rs1_data~358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~358_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~357_combout\ & (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\) # (\icpu|i_datapath|EX_MEM_aluout\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~357_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(29),
	combout => \icpu|i_datapath|ID_EX_rs1_data~358_combout\);

-- Location: LCCOMB_X26_Y13_N16
\icpu|i_datapath|ID_EX_rs1_data~359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~359_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~358_combout\ & ((\read_data[29]~79_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~358_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & \icpu|i_datapath|Add3~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~358_combout\,
	datab => \read_data[29]~79_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|Add3~81_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~359_combout\);

-- Location: LCCOMB_X26_Y13_N22
\icpu|i_datapath|ID_EX_rs1_data~751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~751_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux2~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux2~6_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux2~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~751_combout\);

-- Location: LCCOMB_X26_Y13_N20
\icpu|i_datapath|ID_EX_rs1_data~752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~752_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~751_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~359_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~751_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~752_combout\);

-- Location: FF_X26_Y13_N21
\icpu|i_datapath|ID_EX_rs1_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(29));

-- Location: LCCOMB_X26_Y13_N6
\icpu|i_datapath|alusrc1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~13_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(29),
	combout => \icpu|i_datapath|alusrc1~13_combout\);

-- Location: LCCOMB_X26_Y13_N18
\icpu|i_datapath|i_alu|iadder32|bit29|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ = (\icpu|i_datapath|alusrc1~13_combout\ & ((\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\) # (\icpu|i_datapath|alusrc2[29]~25_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|alusrc1~13_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\ & (\icpu|i_datapath|alusrc2[29]~25_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~13_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit28|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[29]~25_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\);

-- Location: LCCOMB_X19_Y12_N0
\icpu|i_datapath|i_alu|iadder32|bit30|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ & ((\icpu|i_datapath|alusrc1~29_combout\) # (\icpu|i_datapath|alusrc2[30]~57_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))) # 
-- (!\icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ & (\icpu|i_datapath|alusrc1~29_combout\ & (\icpu|i_datapath|alusrc2[30]~57_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~57_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\);

-- Location: M9K_X25_Y19_N0
\iMem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200020C020C00C02C00C020C00C020C00C020C00C020C00C020C00C020C00C020C00C020C2CC2CC00C2002CC02C2CCC00CFF0CC2CD0CC2C0C0CC020CC0CCC0000C0004",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \icpu|i_datapath|EX_MEM_memwrite~q\,
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \iDecoder|Equal0~5_combout\,
	portadatain => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portbdatain => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAIN_bus\,
	portaaddr => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\,
	portbdataout => \iMem|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y25_N28
\iTimer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[30]~92_combout\ = (\iTimer|CounterR\(30) & (\iTimer|CounterR[29]~91\ $ (GND))) # (!\iTimer|CounterR\(30) & (!\iTimer|CounterR[29]~91\ & VCC))
-- \iTimer|CounterR[30]~93\ = CARRY((\iTimer|CounterR\(30) & !\iTimer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(30),
	datad => VCC,
	cin => \iTimer|CounterR[29]~91\,
	combout => \iTimer|CounterR[30]~92_combout\,
	cout => \iTimer|CounterR[30]~93\);

-- Location: FF_X20_Y25_N29
\iTimer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[30]~92_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(30));

-- Location: LCCOMB_X20_Y25_N30
\iTimer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[31]~94_combout\ = \iTimer|CounterR\(31) $ (\iTimer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(31),
	cin => \iTimer|CounterR[30]~93\,
	combout => \iTimer|CounterR[31]~94_combout\);

-- Location: FF_X20_Y25_N31
\iTimer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[31]~94_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(31));

-- Location: LCCOMB_X21_Y25_N6
\read_data[31]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[31]~112_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(31))) # (!\iGPIO|Equal0~2_combout\ & (((\iTimer|Equal2~1_combout\ & \iTimer|CounterR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(31),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iTimer|CounterR\(31),
	combout => \read_data[31]~112_combout\);

-- Location: LCCOMB_X21_Y21_N14
\read_data[31]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[31]~113_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[31]~112_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(31),
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[31]~112_combout\,
	combout => \read_data[31]~113_combout\);

-- Location: LCCOMB_X19_Y15_N28
\icpu|i_datapath|branch_dest[30]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[30]~58_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(30) & (\icpu|i_datapath|branch_dest[29]~57\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(30) & (!\icpu|i_datapath|branch_dest[29]~57\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(30) & (!\icpu|i_datapath|branch_dest[29]~57\)) # (!\icpu|i_datapath|ID_EX_pc\(30) & ((\icpu|i_datapath|branch_dest[29]~57\) # (GND)))))
-- \icpu|i_datapath|branch_dest[30]~59\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(30) & !\icpu|i_datapath|branch_dest[29]~57\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|branch_dest[29]~57\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|branch_dest[29]~57\,
	combout => \icpu|i_datapath|branch_dest[30]~58_combout\,
	cout => \icpu|i_datapath|branch_dest[30]~59\);

-- Location: LCCOMB_X19_Y15_N30
\icpu|i_datapath|branch_dest[31]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_dest[31]~60_combout\ = \icpu|i_datapath|ID_EX_pc\(31) $ (\icpu|i_datapath|ID_EX_imm_j\(20) $ (!\icpu|i_datapath|branch_dest[30]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_pc\(31),
	datab => \icpu|i_datapath|ID_EX_imm_j\(20),
	cin => \icpu|i_datapath|branch_dest[30]~59\,
	combout => \icpu|i_datapath|branch_dest[31]~60_combout\);

-- Location: LCCOMB_X20_Y15_N28
\icpu|i_datapath|jal_dest[30]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[30]~58_combout\ = (\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(30) & (\icpu|i_datapath|jal_dest[29]~57\ & VCC)) # (!\icpu|i_datapath|ID_EX_pc\(30) & (!\icpu|i_datapath|jal_dest[29]~57\)))) # 
-- (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((\icpu|i_datapath|ID_EX_pc\(30) & (!\icpu|i_datapath|jal_dest[29]~57\)) # (!\icpu|i_datapath|ID_EX_pc\(30) & ((\icpu|i_datapath|jal_dest[29]~57\) # (GND)))))
-- \icpu|i_datapath|jal_dest[30]~59\ = CARRY((\icpu|i_datapath|ID_EX_imm_j\(20) & (!\icpu|i_datapath|ID_EX_pc\(30) & !\icpu|i_datapath|jal_dest[29]~57\)) # (!\icpu|i_datapath|ID_EX_imm_j\(20) & ((!\icpu|i_datapath|jal_dest[29]~57\) # 
-- (!\icpu|i_datapath|ID_EX_pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|jal_dest[29]~57\,
	combout => \icpu|i_datapath|jal_dest[30]~58_combout\,
	cout => \icpu|i_datapath|jal_dest[30]~59\);

-- Location: LCCOMB_X20_Y15_N30
\icpu|i_datapath|jal_dest[31]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|jal_dest[31]~60_combout\ = \icpu|i_datapath|ID_EX_pc\(31) $ (\icpu|i_datapath|jal_dest[30]~59\ $ (!\icpu|i_datapath|ID_EX_imm_j\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_pc\(31),
	datad => \icpu|i_datapath|ID_EX_imm_j\(20),
	cin => \icpu|i_datapath|jal_dest[30]~59\,
	combout => \icpu|i_datapath|jal_dest[31]~60_combout\);

-- Location: LCCOMB_X22_Y15_N26
\icpu|i_datapath|Add2~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~56_combout\ = (\icpu|i_datapath|pc\(30) & (\icpu|i_datapath|Add2~55\ $ (GND))) # (!\icpu|i_datapath|pc\(30) & (!\icpu|i_datapath|Add2~55\ & VCC))
-- \icpu|i_datapath|Add2~57\ = CARRY((\icpu|i_datapath|pc\(30) & !\icpu|i_datapath|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|Add2~55\,
	combout => \icpu|i_datapath|Add2~56_combout\,
	cout => \icpu|i_datapath|Add2~57\);

-- Location: LCCOMB_X22_Y15_N28
\icpu|i_datapath|Add2~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add2~58_combout\ = \icpu|i_datapath|Add2~57\ $ (\icpu|i_datapath|pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|pc\(31),
	cin => \icpu|i_datapath|Add2~57\,
	combout => \icpu|i_datapath|Add2~58_combout\);

-- Location: LCCOMB_X23_Y15_N12
\icpu|i_datapath|pc~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~70_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|i_alu|Mux0~6_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~58_combout\ & 
-- (\icpu|i_datapath|pc[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|Add2~58_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	combout => \icpu|i_datapath|pc~70_combout\);

-- Location: LCCOMB_X23_Y15_N24
\icpu|i_datapath|pc~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~71_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~70_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~70_combout\ & (\icpu|i_datapath|branch_dest[31]~60_combout\)) # 
-- (!\icpu|i_datapath|pc~70_combout\ & ((\icpu|i_datapath|jal_dest[31]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[31]~60_combout\,
	datab => \icpu|i_datapath|jal_dest[31]~60_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|pc~70_combout\,
	combout => \icpu|i_datapath|pc~71_combout\);

-- Location: FF_X23_Y15_N25
\icpu|i_datapath|pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~71_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(31));

-- Location: LCCOMB_X15_Y18_N10
\icpu|i_datapath|IF_ID_pc~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~31_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \icpu|i_datapath|pc\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|pc\(31),
	combout => \icpu|i_datapath|IF_ID_pc~31_combout\);

-- Location: FF_X15_Y18_N11
\icpu|i_datapath|IF_ID_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~31_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(31));

-- Location: FF_X19_Y15_N31
\icpu|i_datapath|ID_EX_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(31),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(31));

-- Location: FF_X19_Y26_N9
\icpu|i_datapath|EX_MEM_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(31));

-- Location: FF_X20_Y18_N29
\icpu|i_datapath|MEM_WB_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(31));

-- Location: LCCOMB_X20_Y18_N26
\icpu|i_datapath|Add3~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~113_combout\ = (\icpu|i_datapath|MEM_WB_pc\(30) & (\icpu|i_datapath|Add3~80\ $ (GND))) # (!\icpu|i_datapath|MEM_WB_pc\(30) & (!\icpu|i_datapath|Add3~80\ & VCC))
-- \icpu|i_datapath|Add3~114\ = CARRY((\icpu|i_datapath|MEM_WB_pc\(30) & !\icpu|i_datapath|Add3~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_pc\(30),
	datad => VCC,
	cin => \icpu|i_datapath|Add3~80\,
	combout => \icpu|i_datapath|Add3~113_combout\,
	cout => \icpu|i_datapath|Add3~114\);

-- Location: LCCOMB_X20_Y18_N28
\icpu|i_datapath|Add3~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~117_combout\ = \icpu|i_datapath|Add3~114\ $ (\icpu|i_datapath|MEM_WB_pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|MEM_WB_pc\(31),
	cin => \icpu|i_datapath|Add3~114\,
	combout => \icpu|i_datapath|Add3~117_combout\);

-- Location: FF_X23_Y21_N1
\icpu|i_datapath|MEM_WB_aluout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(31));

-- Location: FF_X21_Y21_N15
\icpu|i_datapath|MEM_WB_MemRdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[31]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(31));

-- Location: LCCOMB_X23_Y21_N0
\icpu|i_datapath|Add3~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~116_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(31)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(31),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(31),
	combout => \icpu|i_datapath|Add3~116_combout\);

-- Location: LCCOMB_X23_Y21_N12
\icpu|i_datapath|Add3~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~119_combout\ = (\icpu|i_datapath|Add3~116_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~117_combout\,
	datad => \icpu|i_datapath|Add3~116_combout\,
	combout => \icpu|i_datapath|Add3~119_combout\);

-- Location: FF_X28_Y20_N29
\icpu|i_datapath|i_regfile|x1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(31));

-- Location: FF_X29_Y19_N1
\icpu|i_datapath|i_regfile|x4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(31));

-- Location: FF_X29_Y19_N31
\icpu|i_datapath|i_regfile|x6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(31));

-- Location: LCCOMB_X29_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~736\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~736_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(31)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(31),
	datac => \icpu|i_datapath|i_regfile|x6\(31),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~736_combout\);

-- Location: FF_X30_Y22_N1
\icpu|i_datapath|i_regfile|x5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(31));

-- Location: FF_X30_Y22_N3
\icpu|i_datapath|i_regfile|x7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(31));

-- Location: LCCOMB_X30_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~737\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~737_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~736_combout\ & (((\icpu|i_datapath|i_regfile|x7\(31))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~736_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x5\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~736_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(31),
	datad => \icpu|i_datapath|i_regfile|x7\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~737_combout\);

-- Location: LCCOMB_X28_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~738\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~738_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~737_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(31),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~737_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~738_combout\);

-- Location: FF_X27_Y20_N7
\icpu|i_datapath|i_regfile|x2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(31));

-- Location: FF_X27_Y20_N25
\icpu|i_datapath|i_regfile|x3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(31));

-- Location: LCCOMB_X27_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~739\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~739_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~738_combout\ & (((\icpu|i_datapath|i_regfile|x3\(31))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~738_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|i_regfile|x2\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~738_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(31),
	datad => \icpu|i_datapath|i_regfile|x3\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~739_combout\);

-- Location: FF_X17_Y22_N1
\icpu|i_datapath|i_regfile|x23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(31));

-- Location: FF_X17_Y22_N11
\icpu|i_datapath|i_regfile|x19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(31));

-- Location: LCCOMB_X17_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~733\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~733_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(31))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x19\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(31),
	datad => \icpu|i_datapath|i_regfile|x19\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~733_combout\);

-- Location: FF_X16_Y23_N5
\icpu|i_datapath|i_regfile|x27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(31));

-- Location: FF_X16_Y23_N7
\icpu|i_datapath|i_regfile|x31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(31));

-- Location: LCCOMB_X16_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~734\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~734_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~733_combout\ & ((\icpu|i_datapath|i_regfile|x31\(31)))) # (!\icpu|i_datapath|ID_EX_rs1_data~733_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(31))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~733_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~733_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(31),
	datad => \icpu|i_datapath|i_regfile|x31\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~734_combout\);

-- Location: FF_X12_Y22_N31
\icpu|i_datapath|i_regfile|x17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(31));

-- Location: FF_X12_Y22_N29
\icpu|i_datapath|i_regfile|x25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(31));

-- Location: LCCOMB_X12_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~726\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~726_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(31)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(31) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(31),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(31),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~726_combout\);

-- Location: FF_X12_Y20_N15
\icpu|i_datapath|i_regfile|x29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(31));

-- Location: FF_X12_Y20_N13
\icpu|i_datapath|i_regfile|x21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(31));

-- Location: LCCOMB_X12_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~727\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~727_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~726_combout\ & ((\icpu|i_datapath|i_regfile|x29\(31)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~726_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(31) & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~726_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(31),
	datac => \icpu|i_datapath|i_regfile|x21\(31),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~727_combout\);

-- Location: FF_X12_Y19_N7
\icpu|i_datapath|i_regfile|x18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(31));

-- Location: FF_X12_Y19_N21
\icpu|i_datapath|i_regfile|x22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(31));

-- Location: LCCOMB_X12_Y19_N20
\icpu|i_datapath|ID_EX_rs1_data~728\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~728_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x22\(31)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x18\(31) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(31),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(31),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~728_combout\);

-- Location: FF_X15_Y17_N23
\icpu|i_datapath|i_regfile|x26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(31));

-- Location: FF_X15_Y17_N25
\icpu|i_datapath|i_regfile|x30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(31));

-- Location: LCCOMB_X15_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~729\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~729_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~728_combout\ & (((\icpu|i_datapath|i_regfile|x30\(31))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~728_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~728_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(31),
	datad => \icpu|i_datapath|i_regfile|x30\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~729_combout\);

-- Location: FF_X20_Y24_N31
\icpu|i_datapath|i_regfile|x28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(31));

-- Location: FF_X20_Y24_N21
\icpu|i_datapath|i_regfile|x20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(31));

-- Location: FF_X14_Y24_N23
\icpu|i_datapath|i_regfile|x16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(31));

-- Location: FF_X14_Y24_N29
\icpu|i_datapath|i_regfile|x24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(31));

-- Location: LCCOMB_X14_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~730\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~730_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x24\(31)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x16\(31) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(31),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(31),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~730_combout\);

-- Location: LCCOMB_X20_Y24_N20
\icpu|i_datapath|ID_EX_rs1_data~731\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~731_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~730_combout\ & (\icpu|i_datapath|i_regfile|x28\(31))) # (!\icpu|i_datapath|ID_EX_rs1_data~730_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(31)))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(31),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(31),
	datad => \icpu|i_datapath|ID_EX_rs1_data~730_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~731_combout\);

-- Location: LCCOMB_X19_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~732\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~732_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~729_combout\)) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~731_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~729_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~731_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~732_combout\);

-- Location: LCCOMB_X19_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~735\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~735_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~732_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~734_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~732_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~727_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~734_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~727_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~732_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~735_combout\);

-- Location: LCCOMB_X19_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~740\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~740_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # (\icpu|i_datapath|ID_EX_rs1_data~735_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~739_combout\ & (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~739_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~735_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~740_combout\);

-- Location: FF_X26_Y24_N1
\icpu|i_datapath|i_regfile|x9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(31));

-- Location: FF_X26_Y23_N23
\icpu|i_datapath|i_regfile|x8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(31));

-- Location: LCCOMB_X26_Y24_N0
\icpu|i_datapath|ID_EX_rs1_data~724\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~724_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x9\(31))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x8\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(31),
	datad => \icpu|i_datapath|i_regfile|x8\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~724_combout\);

-- Location: FF_X26_Y19_N3
\icpu|i_datapath|i_regfile|x11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(31));

-- Location: FF_X26_Y19_N25
\icpu|i_datapath|i_regfile|x10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(31));

-- Location: LCCOMB_X26_Y19_N2
\icpu|i_datapath|ID_EX_rs1_data~725\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~725_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~724_combout\ & (((\icpu|i_datapath|i_regfile|x11\(31))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~724_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x10\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~724_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x11\(31),
	datad => \icpu|i_datapath|i_regfile|x10\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~725_combout\);

-- Location: FF_X27_Y18_N23
\icpu|i_datapath|i_regfile|x14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(31));

-- Location: FF_X27_Y18_N17
\icpu|i_datapath|i_regfile|x12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(31));

-- Location: LCCOMB_X27_Y18_N22
\icpu|i_datapath|ID_EX_rs1_data~741\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~741_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x14\(31))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x12\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(31),
	datad => \icpu|i_datapath|i_regfile|x12\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~741_combout\);

-- Location: FF_X23_Y21_N13
\icpu|i_datapath|i_regfile|x15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~119_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(31));

-- Location: FF_X19_Y20_N17
\icpu|i_datapath|i_regfile|x13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~119_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(31));

-- Location: LCCOMB_X19_Y20_N10
\icpu|i_datapath|ID_EX_rs1_data~742\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~742_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~741_combout\ & (((\icpu|i_datapath|i_regfile|x15\(31))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~741_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x13\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~741_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x15\(31),
	datad => \icpu|i_datapath|i_regfile|x13\(31),
	combout => \icpu|i_datapath|ID_EX_rs1_data~742_combout\);

-- Location: LCCOMB_X19_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~743\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~743_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~740_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~742_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~740_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~725_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~740_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~725_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~742_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~743_combout\);

-- Location: LCCOMB_X23_Y21_N14
\icpu|i_datapath|ID_EX_rs1_data~744\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~744_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~743_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(31),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~743_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~744_combout\);

-- Location: LCCOMB_X23_Y15_N30
\icpu|i_datapath|ID_EX_rs1_data~745\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~745_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~744_combout\ & ((\icpu|i_datapath|Add3~119_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~744_combout\ & 
-- (\read_data[31]~113_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \read_data[31]~113_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~744_combout\,
	datad => \icpu|i_datapath|Add3~119_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~745_combout\);

-- Location: LCCOMB_X23_Y15_N16
\icpu|i_datapath|ID_EX_rs1_data~746\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~746_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux0~6_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~745_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~746_combout\);

-- Location: FF_X23_Y15_N17
\icpu|i_datapath|ID_EX_rs1_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(31));

-- Location: LCCOMB_X22_Y11_N16
\icpu|i_datapath|alusrc1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~30_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(31),
	combout => \icpu|i_datapath|alusrc1~30_combout\);

-- Location: LCCOMB_X12_Y16_N12
\icpu|i_datapath|branch_taken~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_taken~3_combout\ = (\icpu|i_datapath|branch_taken~2_combout\ & ((\icpu|i_datapath|alusrc1~30_combout\ & ((!\icpu|i_datapath|ID_EX_inst\(13)))) # (!\icpu|i_datapath|alusrc1~30_combout\ & 
-- (!\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\)))) # (!\icpu|i_datapath|branch_taken~2_combout\ & ((\icpu|i_datapath|alusrc1~30_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\)) # (!\icpu|i_datapath|alusrc1~30_combout\ & 
-- ((\icpu|i_datapath|ID_EX_inst\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_taken~2_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_inst\(13),
	datad => \icpu|i_datapath|alusrc1~30_combout\,
	combout => \icpu|i_datapath|branch_taken~3_combout\);

-- Location: LCCOMB_X12_Y17_N10
\icpu|i_datapath|ID_EX_inst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_inst~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(12) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(12),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_inst~0_combout\);

-- Location: FF_X12_Y17_N11
\icpu|i_datapath|ID_EX_inst[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_inst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_inst\(12));

-- Location: LCCOMB_X12_Y16_N22
\icpu|i_datapath|branch_taken~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_taken~6_combout\ = (\icpu|i_datapath|ID_EX_branch~q\ & (\icpu|i_datapath|ID_EX_inst\(14) & (\icpu|i_datapath|branch_taken~3_combout\ $ (\icpu|i_datapath|ID_EX_inst\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_taken~3_combout\,
	datab => \icpu|i_datapath|ID_EX_inst\(12),
	datac => \icpu|i_datapath|ID_EX_branch~q\,
	datad => \icpu|i_datapath|ID_EX_inst\(14),
	combout => \icpu|i_datapath|branch_taken~6_combout\);

-- Location: LCCOMB_X15_Y16_N2
\icpu|i_datapath|pc[23]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~0_combout\ = (\icpu|i_datapath|ID_EX_jalr~q\ & !\icpu|i_datapath|ID_EX_jal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_jalr~q\,
	datac => \icpu|i_datapath|ID_EX_jal~q\,
	combout => \icpu|i_datapath|pc[23]~0_combout\);

-- Location: LCCOMB_X15_Y16_N20
\icpu|i_datapath|pc[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~1_combout\ = (\icpu|i_datapath|branch_taken~6_combout\) # ((\icpu|i_datapath|pc[23]~0_combout\) # ((\icpu|i_datapath|branch_taken~4_combout\ & \icpu|i_datapath|branch_taken~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_taken~6_combout\,
	datab => \icpu|i_datapath|pc[23]~0_combout\,
	datac => \icpu|i_datapath|branch_taken~4_combout\,
	datad => \icpu|i_datapath|branch_taken~5_combout\,
	combout => \icpu|i_datapath|pc[23]~1_combout\);

-- Location: LCCOMB_X23_Y13_N28
\icpu|i_datapath|pc~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~68_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|Add2~56_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\) # 
-- ((\icpu|i_datapath|jal_dest[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|jal_dest[30]~58_combout\,
	datad => \icpu|i_datapath|Add2~56_combout\,
	combout => \icpu|i_datapath|pc~68_combout\);

-- Location: LCCOMB_X23_Y13_N24
\icpu|i_datapath|pc~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~69_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~68_combout\ & (\icpu|i_datapath|branch_dest[30]~58_combout\)) # (!\icpu|i_datapath|pc~68_combout\ & ((\icpu|i_datapath|i_alu|Mux1~6_combout\))))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|branch_dest[30]~58_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	datad => \icpu|i_datapath|pc~68_combout\,
	combout => \icpu|i_datapath|pc~69_combout\);

-- Location: FF_X23_Y13_N25
\icpu|i_datapath|pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~69_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(30));

-- Location: LCCOMB_X21_Y15_N14
\icpu|i_datapath|IF_ID_pc~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~30_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(30) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|pc\(30),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~30_combout\);

-- Location: FF_X21_Y15_N15
\icpu|i_datapath|IF_ID_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~30_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(30));

-- Location: FF_X20_Y15_N29
\icpu|i_datapath|ID_EX_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(30),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(30));

-- Location: FF_X19_Y18_N1
\icpu|i_datapath|EX_MEM_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(30));

-- Location: FF_X20_Y18_N27
\icpu|i_datapath|MEM_WB_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(30));

-- Location: FF_X23_Y13_N9
\icpu|i_datapath|EX_MEM_aluout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(30));

-- Location: FF_X23_Y21_N17
\icpu|i_datapath|MEM_WB_aluout[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(30));

-- Location: LCCOMB_X21_Y25_N26
\iTimer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~21_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(30)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(30),
	combout => \iTimer|CompareR~21_combout\);

-- Location: FF_X21_Y25_N27
\iTimer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~21_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(30));

-- Location: LCCOMB_X21_Y25_N4
\read_data[30]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[30]~110_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(30))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|Equal2~1_combout\ & ((\iTimer|CounterR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(30),
	datad => \iTimer|CounterR\(30),
	combout => \read_data[30]~110_combout\);

-- Location: LCCOMB_X23_Y21_N20
\read_data[30]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[30]~111_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[30]~110_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \read_data[30]~110_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(30),
	combout => \read_data[30]~111_combout\);

-- Location: FF_X23_Y21_N21
\icpu|i_datapath|MEM_WB_MemRdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[30]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(30));

-- Location: LCCOMB_X23_Y21_N16
\icpu|i_datapath|Add3~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~112_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(30)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(30),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(30),
	combout => \icpu|i_datapath|Add3~112_combout\);

-- Location: LCCOMB_X23_Y21_N26
\icpu|i_datapath|Add3~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~115_combout\ = (\icpu|i_datapath|Add3~112_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~113_combout\,
	datad => \icpu|i_datapath|Add3~112_combout\,
	combout => \icpu|i_datapath|Add3~115_combout\);

-- Location: LCCOMB_X23_Y21_N22
\icpu|i_datapath|ID_EX_rs1_data~721\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~721_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[30]~111_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(30),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[30]~111_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~721_combout\);

-- Location: FF_X15_Y23_N15
\icpu|i_datapath|i_regfile|x19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(30));

-- Location: FF_X15_Y23_N29
\icpu|i_datapath|i_regfile|x23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(30));

-- Location: LCCOMB_X15_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~708\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~708_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(30)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x19\(30),
	datac => \icpu|i_datapath|i_regfile|x23\(30),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~708_combout\);

-- Location: FF_X16_Y23_N11
\icpu|i_datapath|i_regfile|x31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(30));

-- Location: FF_X16_Y23_N25
\icpu|i_datapath|i_regfile|x27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(30));

-- Location: LCCOMB_X16_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~709\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~709_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~708_combout\ & (\icpu|i_datapath|i_regfile|x31\(30))) # (!\icpu|i_datapath|ID_EX_rs1_data~708_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(30)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~708_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(30),
	datad => \icpu|i_datapath|i_regfile|x27\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~709_combout\);

-- Location: FF_X12_Y19_N3
\icpu|i_datapath|i_regfile|x18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(30));

-- Location: FF_X12_Y19_N25
\icpu|i_datapath|i_regfile|x22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(30));

-- Location: LCCOMB_X12_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~701\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~701_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x22\(30)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x18\(30) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x18\(30),
	datac => \icpu|i_datapath|i_regfile|x22\(30),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~701_combout\);

-- Location: FF_X16_Y19_N23
\icpu|i_datapath|i_regfile|x30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(30));

-- Location: FF_X16_Y19_N21
\icpu|i_datapath|i_regfile|x26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(30));

-- Location: LCCOMB_X16_Y19_N22
\icpu|i_datapath|ID_EX_rs1_data~702\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~702_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~701_combout\ & (\icpu|i_datapath|i_regfile|x30\(30))) # (!\icpu|i_datapath|ID_EX_rs1_data~701_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(30)))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~701_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~701_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(30),
	datad => \icpu|i_datapath|i_regfile|x26\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~702_combout\);

-- Location: FF_X12_Y22_N27
\icpu|i_datapath|i_regfile|x17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(30));

-- Location: FF_X12_Y22_N25
\icpu|i_datapath|i_regfile|x25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(30));

-- Location: LCCOMB_X12_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~703\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~703_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(30)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(30) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(30),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(30),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~703_combout\);

-- Location: FF_X12_Y20_N19
\icpu|i_datapath|i_regfile|x29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(30));

-- Location: FF_X12_Y20_N9
\icpu|i_datapath|i_regfile|x21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(30));

-- Location: LCCOMB_X12_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~704\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~704_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~703_combout\ & ((\icpu|i_datapath|i_regfile|x29\(30)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~703_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(30) & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~703_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(30),
	datac => \icpu|i_datapath|i_regfile|x21\(30),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~704_combout\);

-- Location: FF_X14_Y23_N31
\icpu|i_datapath|i_regfile|x28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(30));

-- Location: FF_X14_Y23_N21
\icpu|i_datapath|i_regfile|x20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(30));

-- Location: FF_X14_Y24_N25
\icpu|i_datapath|i_regfile|x24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(30));

-- Location: FF_X14_Y24_N11
\icpu|i_datapath|i_regfile|x16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(30));

-- Location: LCCOMB_X14_Y24_N24
\icpu|i_datapath|ID_EX_rs1_data~705\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~705_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x24\(30))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(30),
	datad => \icpu|i_datapath|i_regfile|x16\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~705_combout\);

-- Location: LCCOMB_X14_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~706\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~706_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~705_combout\ & (\icpu|i_datapath|i_regfile|x28\(30))) # (!\icpu|i_datapath|ID_EX_rs1_data~705_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(30)))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x28\(30),
	datac => \icpu|i_datapath|i_regfile|x20\(30),
	datad => \icpu|i_datapath|ID_EX_rs1_data~705_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~706_combout\);

-- Location: LCCOMB_X16_Y25_N0
\icpu|i_datapath|ID_EX_rs1_data~707\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~707_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~704_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~706_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~704_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~706_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~707_combout\);

-- Location: LCCOMB_X16_Y25_N2
\icpu|i_datapath|ID_EX_rs1_data~710\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~710_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~707_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~709_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~707_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~702_combout\))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~709_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~702_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~707_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~710_combout\);

-- Location: FF_X17_Y21_N7
\icpu|i_datapath|i_regfile|x12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(30));

-- Location: FF_X11_Y19_N25
\icpu|i_datapath|i_regfile|x13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(30));

-- Location: LCCOMB_X11_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~718\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~718_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x13\(30)) # (\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(30) & ((!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(30),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(30),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~718_combout\);

-- Location: FF_X23_Y21_N27
\icpu|i_datapath|i_regfile|x15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~115_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(30));

-- Location: FF_X17_Y21_N5
\icpu|i_datapath|i_regfile|x14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(30));

-- Location: LCCOMB_X29_Y21_N22
\icpu|i_datapath|ID_EX_rs1_data~719\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~719_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~718_combout\ & ((\icpu|i_datapath|i_regfile|x15\(30)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~718_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(30) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~718_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(30),
	datac => \icpu|i_datapath|i_regfile|x14\(30),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~719_combout\);

-- Location: FF_X24_Y23_N7
\icpu|i_datapath|i_regfile|x11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(30));

-- Location: FF_X22_Y23_N25
\icpu|i_datapath|i_regfile|x10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(30));

-- Location: FF_X22_Y23_N27
\icpu|i_datapath|i_regfile|x8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(30));

-- Location: LCCOMB_X22_Y23_N24
\icpu|i_datapath|ID_EX_rs1_data~711\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~711_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(30))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(30),
	datad => \icpu|i_datapath|i_regfile|x8\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~711_combout\);

-- Location: FF_X24_Y23_N13
\icpu|i_datapath|i_regfile|x9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(30));

-- Location: LCCOMB_X24_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~712\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~712_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~711_combout\ & ((\icpu|i_datapath|i_regfile|x11\(30)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~711_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(30) & \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(30),
	datab => \icpu|i_datapath|ID_EX_rs1_data~711_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(30),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~712_combout\);

-- Location: FF_X29_Y21_N31
\icpu|i_datapath|i_regfile|x1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(30));

-- Location: FF_X29_Y20_N15
\icpu|i_datapath|i_regfile|x2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(30));

-- Location: LCCOMB_X29_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~715\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~715_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|i_regfile|x2\(30)) # (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(30) & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(30),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(30),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~715_combout\);

-- Location: FF_X28_Y19_N9
\icpu|i_datapath|i_regfile|x5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(30));

-- Location: FF_X29_Y19_N5
\icpu|i_datapath|i_regfile|x4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(30));

-- Location: LCCOMB_X28_Y19_N8
\icpu|i_datapath|ID_EX_rs1_data~713\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~713_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(30))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(30),
	datad => \icpu|i_datapath|i_regfile|x4\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~713_combout\);

-- Location: FF_X28_Y19_N27
\icpu|i_datapath|i_regfile|x7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(30));

-- Location: FF_X29_Y19_N27
\icpu|i_datapath|i_regfile|x6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(30));

-- Location: LCCOMB_X28_Y19_N26
\icpu|i_datapath|ID_EX_rs1_data~714\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~714_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~713_combout\ & (\icpu|i_datapath|i_regfile|x7\(30))) # (!\icpu|i_datapath|ID_EX_rs1_data~713_combout\ & ((\icpu|i_datapath|i_regfile|x6\(30)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~713_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~713_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(30),
	datad => \icpu|i_datapath|i_regfile|x6\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~714_combout\);

-- Location: FF_X29_Y21_N25
\icpu|i_datapath|i_regfile|x3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~115_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(30));

-- Location: LCCOMB_X29_Y21_N18
\icpu|i_datapath|ID_EX_rs1_data~716\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~716_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~715_combout\ & (((\icpu|i_datapath|i_regfile|x3\(30)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~715_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~714_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~715_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~714_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datad => \icpu|i_datapath|i_regfile|x3\(30),
	combout => \icpu|i_datapath|ID_EX_rs1_data~716_combout\);

-- Location: LCCOMB_X29_Y21_N12
\icpu|i_datapath|ID_EX_rs1_data~717\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~717_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~712_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & \icpu|i_datapath|ID_EX_rs1_data~716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~712_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~716_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~717_combout\);

-- Location: LCCOMB_X29_Y21_N16
\icpu|i_datapath|ID_EX_rs1_data~720\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~720_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~717_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~719_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~717_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~710_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~710_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~719_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~717_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~720_combout\);

-- Location: LCCOMB_X23_Y13_N30
\icpu|i_datapath|ID_EX_rs1_data~722\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~722_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~721_combout\ & ((\icpu|i_datapath|Add3~115_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~721_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~720_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~115_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~721_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~720_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~722_combout\);

-- Location: LCCOMB_X23_Y13_N18
\icpu|i_datapath|ID_EX_rs1_data~723\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~723_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|i_alu|Mux1~6_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~722_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~722_combout\,
	datad => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~723_combout\);

-- Location: FF_X23_Y13_N19
\icpu|i_datapath|ID_EX_rs1_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(30));

-- Location: LCCOMB_X19_Y12_N24
\icpu|i_datapath|alusrc1~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~29_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(30),
	combout => \icpu|i_datapath|alusrc1~29_combout\);

-- Location: LCCOMB_X19_Y12_N22
\icpu|i_datapath|i_alu|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc2[30]~57_combout\ & ((!\icpu|i_datapath|alusrc1~29_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|alusrc2[30]~57_combout\ & 
-- ((\icpu|i_datapath|alusrc1~29_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|alusrc1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc2[30]~57_combout\,
	datad => \icpu|i_datapath|alusrc1~29_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~5_combout\);

-- Location: LCCOMB_X19_Y12_N28
\icpu|i_datapath|i_alu|iadder32|bit30|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~29_combout\ $ (\icpu|i_datapath|alusrc2[30]~57_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit29|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|alusrc2[30]~57_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\);

-- Location: LCCOMB_X19_Y12_N18
\icpu|i_datapath|i_alu|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~7_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(30) & ((\icpu|i_datapath|ID_EX_alucont\(1)) # (\icpu|i_datapath|alusrc2[30]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|alusrc2[30]~57_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(30),
	combout => \icpu|i_datapath|i_alu|Mux1~7_combout\);

-- Location: LCCOMB_X19_Y12_N26
\icpu|i_datapath|i_alu|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc2[30]~57_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|i_alu|Mux1~7_combout\)) # (!\icpu|i_datapath|alusrc2[30]~57_combout\ & 
-- ((!\icpu|i_datapath|i_alu|Mux1~7_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|ID_EX_alucont\(0) & ((!\icpu|i_datapath|i_alu|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|alusrc2[30]~57_combout\,
	datad => \icpu|i_datapath|i_alu|Mux1~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~4_combout\);

-- Location: LCCOMB_X19_Y12_N4
\icpu|i_datapath|i_alu|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~8_combout\ = ((!\icpu|i_datapath|i_alu|Mux1~4_combout\ & ((\icpu|i_datapath|i_alu|Mux1~5_combout\) # (\icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~5_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~8_combout\);

-- Location: LCCOMB_X19_Y12_N6
\icpu|i_datapath|i_alu|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~9_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|Mux10~10_combout\ & (\icpu|i_datapath|i_alu|Mux17~1_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux17~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~9_combout\);

-- Location: LCCOMB_X21_Y12_N30
\icpu|i_datapath|i_alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[2]~1_combout\) # ((\icpu|i_datapath|alusrc2[0]~7_combout\ & !\icpu|i_datapath|alusrc2[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[0]~7_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y12_N6
\icpu|i_datapath|i_alu|ShiftLeft0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~12_combout\) # (\icpu|i_datapath|alusrc2[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~12_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[2]~1_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X22_Y11_N12
\icpu|i_datapath|i_alu|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~2_combout\ = (\icpu|i_datapath|i_alu|Mux0~0_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\)))) # (!\icpu|i_datapath|i_alu|Mux0~0_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~72_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ & (\icpu|i_datapath|alusrc1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~72_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~2_combout\);

-- Location: LCCOMB_X22_Y11_N22
\icpu|i_datapath|i_alu|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~3_combout\ = (\icpu|i_datapath|i_alu|Mux1~2_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~75_combout\) # ((!\icpu|i_datapath|i_alu|Mux0~0_combout\)))) # (!\icpu|i_datapath|i_alu|Mux1~2_combout\ & 
-- (((\icpu|i_datapath|alusrc1~13_combout\ & \icpu|i_datapath|i_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux1~2_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~75_combout\,
	datac => \icpu|i_datapath|alusrc1~13_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~3_combout\);

-- Location: LCCOMB_X23_Y13_N8
\icpu|i_datapath|i_alu|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux1~6_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux1~9_combout\ & (\icpu|i_datapath|i_alu|Mux1~3_combout\)) # (!\icpu|i_datapath|i_alu|Mux1~9_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~71_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (\icpu|i_datapath|i_alu|Mux1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datab => \icpu|i_datapath|i_alu|Mux1~9_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~71_combout\,
	combout => \icpu|i_datapath|i_alu|Mux1~6_combout\);

-- Location: LCCOMB_X12_Y19_N2
\icpu|i_datapath|ID_EX_rs2_data~712\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~712_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(30)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(30),
	datad => \icpu|i_datapath|i_regfile|x22\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~712_combout\);

-- Location: LCCOMB_X16_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data~713\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~713_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~712_combout\ & ((\icpu|i_datapath|i_regfile|x30\(30)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~712_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(30) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(30),
	datab => \icpu|i_datapath|ID_EX_rs2_data~712_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(30),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~713_combout\);

-- Location: LCCOMB_X12_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~714\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~714_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(30))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x17\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(30),
	datad => \icpu|i_datapath|i_regfile|x25\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~714_combout\);

-- Location: LCCOMB_X12_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~715\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~715_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~714_combout\ & ((\icpu|i_datapath|i_regfile|x29\(30)))) # (!\icpu|i_datapath|ID_EX_rs2_data~714_combout\ & 
-- (\icpu|i_datapath|i_regfile|x21\(30))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(30),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(30),
	datad => \icpu|i_datapath|ID_EX_rs2_data~714_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~715_combout\);

-- Location: LCCOMB_X14_Y24_N10
\icpu|i_datapath|ID_EX_rs2_data~716\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~716_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(30))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x16\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(30),
	datad => \icpu|i_datapath|i_regfile|x24\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~716_combout\);

-- Location: LCCOMB_X14_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~717\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~717_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~716_combout\ & (((\icpu|i_datapath|i_regfile|x28\(30)) # (!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~716_combout\ & (\icpu|i_datapath|i_regfile|x20\(30) 
-- & ((\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(30),
	datab => \icpu|i_datapath|ID_EX_rs2_data~716_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(30),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~717_combout\);

-- Location: LCCOMB_X14_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~718\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~718_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~715_combout\)) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~717_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~715_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~717_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~718_combout\);

-- Location: LCCOMB_X15_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~719\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~719_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(30)) # ((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x19\(30) & !\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x23\(30),
	datac => \icpu|i_datapath|i_regfile|x19\(30),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~719_combout\);

-- Location: LCCOMB_X16_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~720\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~720_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~719_combout\ & (((\icpu|i_datapath|i_regfile|x31\(30))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~719_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x27\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~719_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(30),
	datad => \icpu|i_datapath|i_regfile|x31\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~720_combout\);

-- Location: LCCOMB_X14_Y23_N2
\icpu|i_datapath|ID_EX_rs2_data~721\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~721_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~718_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~720_combout\) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~718_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~713_combout\ & (\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~713_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~718_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~720_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~721_combout\);

-- Location: LCCOMB_X17_Y21_N6
\icpu|i_datapath|ID_EX_rs2_data~729\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~729_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(30)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(30),
	datad => \icpu|i_datapath|i_regfile|x13\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~729_combout\);

-- Location: LCCOMB_X17_Y21_N4
\icpu|i_datapath|ID_EX_rs2_data~730\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~730_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~729_combout\ & (\icpu|i_datapath|i_regfile|x15\(30))) # (!\icpu|i_datapath|ID_EX_rs2_data~729_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(30)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(30),
	datac => \icpu|i_datapath|i_regfile|x14\(30),
	datad => \icpu|i_datapath|ID_EX_rs2_data~729_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~730_combout\);

-- Location: LCCOMB_X22_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~722\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~722_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(30)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x8\(30) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(30),
	datac => \icpu|i_datapath|i_regfile|x8\(30),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~722_combout\);

-- Location: LCCOMB_X24_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~723\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~723_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~722_combout\ & (((\icpu|i_datapath|i_regfile|x11\(30))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~722_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~722_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(30),
	datad => \icpu|i_datapath|i_regfile|x9\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~723_combout\);

-- Location: LCCOMB_X29_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~726\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~726_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(30))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x1\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(30),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(30),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~726_combout\);

-- Location: LCCOMB_X29_Y19_N4
\icpu|i_datapath|ID_EX_rs2_data~724\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~724_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x5\(30)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x4\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(30),
	datad => \icpu|i_datapath|i_regfile|x5\(30),
	combout => \icpu|i_datapath|ID_EX_rs2_data~724_combout\);

-- Location: LCCOMB_X29_Y19_N26
\icpu|i_datapath|ID_EX_rs2_data~725\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~725_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~724_combout\ & ((\icpu|i_datapath|i_regfile|x7\(30)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~724_combout\ & (((\icpu|i_datapath|i_regfile|x6\(30) 
-- & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(30),
	datab => \icpu|i_datapath|ID_EX_rs2_data~724_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(30),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~725_combout\);

-- Location: LCCOMB_X29_Y21_N24
\icpu|i_datapath|ID_EX_rs2_data~727\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~727_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~726_combout\ & (((\icpu|i_datapath|i_regfile|x3\(30))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~726_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~726_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(30),
	datad => \icpu|i_datapath|ID_EX_rs2_data~725_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~727_combout\);

-- Location: LCCOMB_X17_Y21_N0
\icpu|i_datapath|ID_EX_rs2_data~728\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~728_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~723_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~727_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~723_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~727_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~728_combout\);

-- Location: LCCOMB_X17_Y21_N2
\icpu|i_datapath|ID_EX_rs2_data~731\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~731_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~728_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~730_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~728_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~721_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~721_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~730_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~728_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~731_combout\);

-- Location: LCCOMB_X23_Y21_N10
\icpu|i_datapath|ID_EX_rs2_data~732\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~732_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- ((\read_data[30]~111_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(30),
	datad => \read_data[30]~111_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~732_combout\);

-- Location: LCCOMB_X23_Y13_N16
\icpu|i_datapath|ID_EX_rs2_data~733\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~733_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~732_combout\ & (\icpu|i_datapath|Add3~115_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~732_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~731_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~115_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~731_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~732_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~733_combout\);

-- Location: LCCOMB_X23_Y13_N12
\icpu|i_datapath|ID_EX_rs2_data~734\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~734_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & (\icpu|i_datapath|i_alu|Mux1~6_combout\)) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~733_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datab => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux1~6_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~733_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~734_combout\);

-- Location: FF_X23_Y13_N13
\icpu|i_datapath|ID_EX_rs2_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(30));

-- Location: FF_X23_Y13_N5
\icpu|i_datapath|EX_MEM_rs2_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(30));

-- Location: LCCOMB_X19_Y25_N8
\iTimer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~19_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(15)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(15),
	combout => \iTimer|CompareR~19_combout\);

-- Location: FF_X19_Y25_N9
\iTimer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~19_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(15));

-- Location: LCCOMB_X19_Y25_N10
\read_data[15]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[15]~106_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(15))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(15) & (\iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datab => \iTimer|Equal2~1_combout\,
	datac => \iTimer|CompareR\(15),
	datad => \iGPIO|Equal0~2_combout\,
	combout => \read_data[15]~106_combout\);

-- Location: LCCOMB_X24_Y16_N22
\read_data[15]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[15]~107_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[15]~106_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[10]~63_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(15),
	datad => \read_data[15]~106_combout\,
	combout => \read_data[15]~107_combout\);

-- Location: FF_X24_Y16_N11
\icpu|i_datapath|EX_MEM_aluout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(15));

-- Location: FF_X21_Y18_N21
\icpu|i_datapath|MEM_WB_aluout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(15));

-- Location: FF_X24_Y16_N23
\icpu|i_datapath|MEM_WB_MemRdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[15]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(15));

-- Location: LCCOMB_X21_Y18_N20
\icpu|i_datapath|Add3~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~108_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(15)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(15),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(15),
	combout => \icpu|i_datapath|Add3~108_combout\);

-- Location: LCCOMB_X21_Y18_N26
\icpu|i_datapath|Add3~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~109_combout\ = (\icpu|i_datapath|Add3~108_combout\) # ((\icpu|i_datapath|Add3~51_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~51_combout\,
	datab => \icpu|i_datapath|Add3~108_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~109_combout\);

-- Location: FF_X17_Y18_N5
\icpu|i_datapath|i_regfile|x11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(15));

-- Location: FF_X12_Y18_N17
\icpu|i_datapath|i_regfile|x10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(15));

-- Location: FF_X22_Y17_N23
\icpu|i_datapath|i_regfile|x8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(15));

-- Location: FF_X22_Y17_N29
\icpu|i_datapath|i_regfile|x9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(15));

-- Location: LCCOMB_X22_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~383_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x9\(15)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(15),
	datad => \icpu|i_datapath|i_regfile|x9\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~383_combout\);

-- Location: LCCOMB_X12_Y18_N16
\icpu|i_datapath|ID_EX_rs1_data~384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~384_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~383_combout\ & (\icpu|i_datapath|i_regfile|x11\(15))) # (!\icpu|i_datapath|ID_EX_rs1_data~383_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(15)))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(15),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data~383_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~384_combout\);

-- Location: FF_X26_Y21_N31
\icpu|i_datapath|i_regfile|x2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(15));

-- Location: FF_X26_Y21_N11
\icpu|i_datapath|i_regfile|x3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(15));

-- Location: FF_X27_Y23_N9
\icpu|i_datapath|i_regfile|x5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(15));

-- Location: FF_X27_Y23_N11
\icpu|i_datapath|i_regfile|x7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(15));

-- Location: FF_X28_Y23_N5
\icpu|i_datapath|i_regfile|x6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(15));

-- Location: FF_X28_Y23_N31
\icpu|i_datapath|i_regfile|x4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(15));

-- Location: LCCOMB_X28_Y23_N30
\icpu|i_datapath|ID_EX_rs1_data~395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~395_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x6\(15))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(15),
	datac => \icpu|i_datapath|i_regfile|x4\(15),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~395_combout\);

-- Location: LCCOMB_X27_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~396_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~395_combout\ & ((\icpu|i_datapath|i_regfile|x7\(15)))) # (!\icpu|i_datapath|ID_EX_rs1_data~395_combout\ & (\icpu|i_datapath|i_regfile|x5\(15))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(15),
	datac => \icpu|i_datapath|i_regfile|x7\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data~395_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~396_combout\);

-- Location: FF_X27_Y21_N5
\icpu|i_datapath|i_regfile|x1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(15));

-- Location: LCCOMB_X27_Y21_N4
\icpu|i_datapath|ID_EX_rs1_data~397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~397_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~396_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(15) & !\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~396_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~397_combout\);

-- Location: LCCOMB_X26_Y21_N10
\icpu|i_datapath|ID_EX_rs1_data~398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~398_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~397_combout\ & ((\icpu|i_datapath|i_regfile|x3\(15)))) # (!\icpu|i_datapath|ID_EX_rs1_data~397_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(15))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(15),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data~397_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~398_combout\);

-- Location: FF_X16_Y23_N1
\icpu|i_datapath|i_regfile|x27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(15));

-- Location: FF_X16_Y23_N3
\icpu|i_datapath|i_regfile|x31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(15));

-- Location: FF_X17_Y23_N11
\icpu|i_datapath|i_regfile|x19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(15));

-- Location: FF_X17_Y23_N25
\icpu|i_datapath|i_regfile|x23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(15));

-- Location: LCCOMB_X17_Y23_N10
\icpu|i_datapath|ID_EX_rs1_data~392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~392_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(15))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x19\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x19\(15),
	datad => \icpu|i_datapath|i_regfile|x23\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~392_combout\);

-- Location: LCCOMB_X16_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~393_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~392_combout\ & ((\icpu|i_datapath|i_regfile|x31\(15)))) # (!\icpu|i_datapath|ID_EX_rs1_data~392_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(15))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(15),
	datac => \icpu|i_datapath|i_regfile|x31\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data~392_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~393_combout\);

-- Location: FF_X12_Y22_N17
\icpu|i_datapath|i_regfile|x25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(15));

-- Location: FF_X12_Y22_N19
\icpu|i_datapath|i_regfile|x17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(15));

-- Location: LCCOMB_X12_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~385_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(15)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(15) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(15),
	datac => \icpu|i_datapath|i_regfile|x17\(15),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~385_combout\);

-- Location: FF_X12_Y20_N1
\icpu|i_datapath|i_regfile|x21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(15));

-- Location: FF_X12_Y20_N3
\icpu|i_datapath|i_regfile|x29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(15));

-- Location: LCCOMB_X12_Y20_N2
\icpu|i_datapath|ID_EX_rs1_data~386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~386_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~385_combout\ & (((\icpu|i_datapath|i_regfile|x29\(15)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~385_combout\ & (\icpu|i_datapath|i_regfile|x21\(15) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~385_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(15),
	datac => \icpu|i_datapath|i_regfile|x29\(15),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~386_combout\);

-- Location: FF_X16_Y19_N25
\icpu|i_datapath|i_regfile|x26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(15));

-- Location: FF_X16_Y19_N27
\icpu|i_datapath|i_regfile|x30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(15));

-- Location: FF_X12_Y19_N9
\icpu|i_datapath|i_regfile|x22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(15));

-- Location: FF_X12_Y19_N11
\icpu|i_datapath|i_regfile|x18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(15));

-- Location: LCCOMB_X12_Y19_N10
\icpu|i_datapath|ID_EX_rs1_data~387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~387_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(15))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x22\(15),
	datac => \icpu|i_datapath|i_regfile|x18\(15),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~387_combout\);

-- Location: LCCOMB_X16_Y19_N26
\icpu|i_datapath|ID_EX_rs1_data~388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~388_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~387_combout\ & ((\icpu|i_datapath|i_regfile|x30\(15)))) # (!\icpu|i_datapath|ID_EX_rs1_data~387_combout\ & 
-- (\icpu|i_datapath|i_regfile|x26\(15))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(15),
	datac => \icpu|i_datapath|i_regfile|x30\(15),
	datad => \icpu|i_datapath|ID_EX_rs1_data~387_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~388_combout\);

-- Location: FF_X12_Y23_N19
\icpu|i_datapath|i_regfile|x16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(15));

-- Location: FF_X12_Y23_N25
\icpu|i_datapath|i_regfile|x24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(15));

-- Location: LCCOMB_X12_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~389_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(15)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(15),
	datad => \icpu|i_datapath|i_regfile|x24\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~389_combout\);

-- Location: FF_X19_Y21_N21
\icpu|i_datapath|i_regfile|x28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(15));

-- Location: FF_X19_Y21_N19
\icpu|i_datapath|i_regfile|x20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(15));

-- Location: LCCOMB_X19_Y21_N20
\icpu|i_datapath|ID_EX_rs1_data~390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~390_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~389_combout\ & (((\icpu|i_datapath|i_regfile|x28\(15))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~389_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~389_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(15),
	datad => \icpu|i_datapath|i_regfile|x20\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~390_combout\);

-- Location: LCCOMB_X19_Y21_N6
\icpu|i_datapath|ID_EX_rs1_data~391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~391_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|ID_EX_rs1_data~388_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~388_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~390_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~391_combout\);

-- Location: LCCOMB_X19_Y21_N0
\icpu|i_datapath|ID_EX_rs1_data~394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~394_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~391_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~393_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~391_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~386_combout\))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~393_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~386_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~391_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~394_combout\);

-- Location: LCCOMB_X19_Y21_N26
\icpu|i_datapath|ID_EX_rs1_data~399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~399_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~394_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~398_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~394_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~399_combout\);

-- Location: FF_X23_Y20_N31
\icpu|i_datapath|i_regfile|x12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(15));

-- Location: FF_X24_Y20_N5
\icpu|i_datapath|i_regfile|x14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(15));

-- Location: LCCOMB_X23_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~400_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(15))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(15),
	datad => \icpu|i_datapath|i_regfile|x14\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~400_combout\);

-- Location: FF_X23_Y20_N13
\icpu|i_datapath|i_regfile|x13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~109_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(15));

-- Location: FF_X21_Y18_N27
\icpu|i_datapath|i_regfile|x15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~109_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(15));

-- Location: LCCOMB_X23_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~401_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~400_combout\ & (((\icpu|i_datapath|i_regfile|x15\(15))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~400_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x13\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~400_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(15),
	datad => \icpu|i_datapath|i_regfile|x15\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~401_combout\);

-- Location: LCCOMB_X24_Y16_N14
\icpu|i_datapath|ID_EX_rs1_data~402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~402_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~399_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~401_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~399_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~384_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~384_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~399_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~401_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~402_combout\);

-- Location: LCCOMB_X24_Y16_N0
\icpu|i_datapath|ID_EX_rs1_data~403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~403_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~402_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~402_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(15),
	combout => \icpu|i_datapath|ID_EX_rs1_data~403_combout\);

-- Location: LCCOMB_X24_Y16_N18
\icpu|i_datapath|ID_EX_rs1_data~404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~404_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~403_combout\ & ((\icpu|i_datapath|Add3~109_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~403_combout\ & 
-- (\read_data[15]~107_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[15]~107_combout\,
	datab => \icpu|i_datapath|Add3~109_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~403_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~404_combout\);

-- Location: LCCOMB_X24_Y16_N12
\icpu|i_datapath|ID_EX_rs1_data~405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~405_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~404_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~405_combout\);

-- Location: FF_X24_Y16_N13
\icpu|i_datapath|ID_EX_rs1_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(15));

-- Location: LCCOMB_X16_Y15_N20
\icpu|i_datapath|alusrc1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc1~15_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(15),
	combout => \icpu|i_datapath|alusrc1~15_combout\);

-- Location: LCCOMB_X16_Y12_N24
\icpu|i_datapath|i_alu|iadder32|bit15|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ = \icpu|i_datapath|alusrc1~15_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[15]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~15_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit14|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[15]~53_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\);

-- Location: LCCOMB_X16_Y15_N28
\icpu|i_datapath|i_alu|result~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~12_combout\ = (\icpu|i_datapath|alusrc2[15]~52_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(15))) # (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[15]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_imm_j\(15),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(15),
	combout => \icpu|i_datapath|i_alu|result~12_combout\);

-- Location: LCCOMB_X16_Y12_N2
\icpu|i_datapath|i_alu|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|result~12_combout\))) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|result~12_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~5_combout\);

-- Location: LCCOMB_X16_Y12_N28
\icpu|i_datapath|i_alu|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~6_combout\ = (\icpu|i_datapath|alusrc1~15_combout\ & (\icpu|i_datapath|i_alu|Mux16~5_combout\ $ (((\icpu|i_datapath|alusrc2[15]~53_combout\ & \icpu|i_datapath|ID_EX_alucont\(0)))))) # (!\icpu|i_datapath|alusrc1~15_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux16~5_combout\ & ((\icpu|i_datapath|alusrc2[15]~53_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~15_combout\,
	datab => \icpu|i_datapath|alusrc2[15]~53_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~5_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux16~6_combout\);

-- Location: LCCOMB_X20_Y12_N10
\icpu|i_datapath|i_alu|ShiftLeft0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X20_Y12_N16
\icpu|i_datapath|i_alu|ShiftLeft0~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X19_Y11_N0
\icpu|i_datapath|i_alu|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~7_combout\ = (\icpu|i_datapath|i_alu|Mux16~8_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~87_combout\))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~7_combout\);

-- Location: LCCOMB_X24_Y16_N10
\icpu|i_datapath|ID_EX_rs2_data[15]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux16~7_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datac => \icpu|i_datapath|i_alu|Mux16~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\);

-- Location: LCCOMB_X24_Y16_N24
\icpu|i_datapath|ID_EX_rs2_data[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[15]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data[15]~8_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[15]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N4
\icpu|i_datapath|ID_EX_rs2_data~680\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~680_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(15)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(15),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(15),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~680_combout\);

-- Location: LCCOMB_X27_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~681\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~681_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~680_combout\ & (\icpu|i_datapath|i_regfile|x7\(15))) # (!\icpu|i_datapath|ID_EX_rs2_data~680_combout\ & ((\icpu|i_datapath|i_regfile|x5\(15)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(15),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(15),
	datad => \icpu|i_datapath|ID_EX_rs2_data~680_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~681_combout\);

-- Location: LCCOMB_X26_Y21_N24
\icpu|i_datapath|ID_EX_rs2_data~682\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~682_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\) # (\icpu|i_datapath|ID_EX_rs2_data~681_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(15) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(15),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~681_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~682_combout\);

-- Location: LCCOMB_X26_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~683\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~683_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~682_combout\ & (\icpu|i_datapath|i_regfile|x3\(15))) # (!\icpu|i_datapath|ID_EX_rs2_data~682_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(15)))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(15),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(15),
	datad => \icpu|i_datapath|ID_EX_rs2_data~682_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~683_combout\);

-- Location: LCCOMB_X12_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~670_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(15))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(15),
	datad => \icpu|i_datapath|i_regfile|x17\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~670_combout\);

-- Location: LCCOMB_X12_Y20_N0
\icpu|i_datapath|ID_EX_rs2_data~671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~671_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~670_combout\ & (((\icpu|i_datapath|i_regfile|x29\(15))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~670_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~670_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(15),
	datad => \icpu|i_datapath|i_regfile|x29\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~671_combout\);

-- Location: LCCOMB_X17_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~677\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~677_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x23\(15))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(15),
	datad => \icpu|i_datapath|i_regfile|x19\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~677_combout\);

-- Location: LCCOMB_X16_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~678\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~678_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~677_combout\ & (\icpu|i_datapath|i_regfile|x31\(15))) # (!\icpu|i_datapath|ID_EX_rs2_data~677_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(15)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(15),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(15),
	datad => \icpu|i_datapath|ID_EX_rs2_data~677_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~678_combout\);

-- Location: LCCOMB_X12_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~674\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~674_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(15))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(15),
	datad => \icpu|i_datapath|i_regfile|x16\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~674_combout\);

-- Location: LCCOMB_X19_Y21_N18
\icpu|i_datapath|ID_EX_rs2_data~675\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~675_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~674_combout\ & ((\icpu|i_datapath|i_regfile|x28\(15)))) # (!\icpu|i_datapath|ID_EX_rs2_data~674_combout\ & 
-- (\icpu|i_datapath|i_regfile|x20\(15))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|ID_EX_rs2_data~674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|ID_EX_rs2_data~674_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(15),
	datad => \icpu|i_datapath|i_regfile|x28\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~675_combout\);

-- Location: LCCOMB_X12_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~672_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x22\(15))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(15),
	datad => \icpu|i_datapath|i_regfile|x18\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~672_combout\);

-- Location: LCCOMB_X16_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~673\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~673_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~672_combout\ & ((\icpu|i_datapath|i_regfile|x30\(15)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~672_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(15) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(15),
	datab => \icpu|i_datapath|ID_EX_rs2_data~672_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(15),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~673_combout\);

-- Location: LCCOMB_X19_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~676\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~676_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~673_combout\))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|ID_EX_rs2_data~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~675_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~673_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~676_combout\);

-- Location: LCCOMB_X19_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~679\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~679_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~676_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~678_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~676_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~671_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~671_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~678_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~676_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~679_combout\);

-- Location: LCCOMB_X19_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~684\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~684_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~679_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~683_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~679_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~684_combout\);

-- Location: LCCOMB_X22_Y17_N28
\icpu|i_datapath|ID_EX_rs2_data~668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~668_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(15)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(15),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(15),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~668_combout\);

-- Location: LCCOMB_X17_Y18_N4
\icpu|i_datapath|ID_EX_rs2_data~669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~669_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~668_combout\ & ((\icpu|i_datapath|i_regfile|x11\(15)))) # (!\icpu|i_datapath|ID_EX_rs2_data~668_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(15))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(15),
	datac => \icpu|i_datapath|i_regfile|x11\(15),
	datad => \icpu|i_datapath|ID_EX_rs2_data~668_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~669_combout\);

-- Location: LCCOMB_X24_Y20_N4
\icpu|i_datapath|ID_EX_rs2_data~685\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~685_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x14\(15))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x12\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(15),
	datad => \icpu|i_datapath|i_regfile|x12\(15),
	combout => \icpu|i_datapath|ID_EX_rs2_data~685_combout\);

-- Location: LCCOMB_X24_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~686_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~685_combout\ & (((\icpu|i_datapath|i_regfile|x15\(15)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~685_combout\ & (\icpu|i_datapath|i_regfile|x13\(15) 
-- & ((\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(15),
	datab => \icpu|i_datapath|i_regfile|x15\(15),
	datac => \icpu|i_datapath|ID_EX_rs2_data~685_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~686_combout\);

-- Location: LCCOMB_X24_Y16_N8
\icpu|i_datapath|ID_EX_rs2_data~687\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~687_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~684_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~686_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~684_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~669_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~684_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~669_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~686_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~687_combout\);

-- Location: LCCOMB_X24_Y16_N26
\icpu|i_datapath|ID_EX_rs2_data~688\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~688_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~687_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(15),
	datac => \icpu|i_datapath|ID_EX_rs2_data~687_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~688_combout\);

-- Location: LCCOMB_X24_Y16_N4
\icpu|i_datapath|ID_EX_rs2_data~689\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~689_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~688_combout\ & (((\icpu|i_datapath|Add3~109_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~688_combout\ & 
-- (\read_data[15]~107_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[15]~107_combout\,
	datab => \icpu|i_datapath|Add3~109_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~688_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~689_combout\);

-- Location: FF_X24_Y16_N25
\icpu|i_datapath|ID_EX_rs2_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[15]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~689_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(15));

-- Location: LCCOMB_X24_Y16_N20
\icpu|i_datapath|EX_MEM_rs2_data[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[15]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(15),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[15]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\icpu|i_datapath|EX_MEM_rs2_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(15));

-- Location: LCCOMB_X21_Y18_N24
\read_data[14]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[14]~109_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & (\read_data[14]~108_combout\)) # (!\iDecoder|Equal1~6_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[10]~63_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \read_data[14]~108_combout\,
	datad => \iMem|altsyncram_component|auto_generated|q_b\(14),
	combout => \read_data[14]~109_combout\);

-- Location: LCCOMB_X16_Y16_N12
\icpu|i_datapath|ID_EX_rs2_data~710\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~710_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- ((\read_data[14]~109_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(14),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \read_data[14]~109_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~710_combout\);

-- Location: FF_X21_Y18_N25
\icpu|i_datapath|MEM_WB_MemRdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[14]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(14));

-- Location: FF_X21_Y18_N19
\icpu|i_datapath|MEM_WB_aluout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(14));

-- Location: LCCOMB_X21_Y18_N18
\icpu|i_datapath|Add3~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~110_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(14))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_MemRdata\(14),
	datac => \icpu|i_datapath|MEM_WB_aluout\(14),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~110_combout\);

-- Location: LCCOMB_X21_Y18_N22
\icpu|i_datapath|Add3~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~111_combout\ = (\icpu|i_datapath|Add3~110_combout\) # ((\icpu|i_datapath|Add3~49_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~49_combout\,
	datab => \icpu|i_datapath|Add3~110_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~111_combout\);

-- Location: FF_X16_Y18_N21
\icpu|i_datapath|i_regfile|x12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(14));

-- Location: FF_X16_Y18_N19
\icpu|i_datapath|i_regfile|x13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(14));

-- Location: LCCOMB_X16_Y18_N18
\icpu|i_datapath|ID_EX_rs2_data~707\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~707_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(14)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(14),
	datac => \icpu|i_datapath|i_regfile|x13\(14),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~707_combout\);

-- Location: FF_X21_Y18_N23
\icpu|i_datapath|i_regfile|x15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~111_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(14));

-- Location: FF_X17_Y18_N1
\icpu|i_datapath|i_regfile|x14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(14));

-- Location: LCCOMB_X17_Y18_N18
\icpu|i_datapath|ID_EX_rs2_data~708\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~708_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~707_combout\ & (\icpu|i_datapath|i_regfile|x15\(14))) # (!\icpu|i_datapath|ID_EX_rs2_data~707_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(14)))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~707_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~707_combout\,
	datac => \icpu|i_datapath|i_regfile|x15\(14),
	datad => \icpu|i_datapath|i_regfile|x14\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~708_combout\);

-- Location: FF_X17_Y23_N5
\icpu|i_datapath|i_regfile|x23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(14));

-- Location: FF_X17_Y23_N7
\icpu|i_datapath|i_regfile|x19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(14));

-- Location: LCCOMB_X17_Y23_N4
\icpu|i_datapath|ID_EX_rs2_data~697\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~697_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x23\(14))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x19\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(14),
	datad => \icpu|i_datapath|i_regfile|x19\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~697_combout\);

-- Location: FF_X16_Y23_N31
\icpu|i_datapath|i_regfile|x31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(14));

-- Location: FF_X16_Y23_N21
\icpu|i_datapath|i_regfile|x27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(14));

-- Location: LCCOMB_X16_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~698\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~698_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~697_combout\ & (((\icpu|i_datapath|i_regfile|x31\(14))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~697_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~697_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(14),
	datad => \icpu|i_datapath|i_regfile|x27\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~698_combout\);

-- Location: FF_X12_Y19_N23
\icpu|i_datapath|i_regfile|x18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(14));

-- Location: FF_X12_Y19_N13
\icpu|i_datapath|i_regfile|x22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(14));

-- Location: LCCOMB_X12_Y19_N12
\icpu|i_datapath|ID_EX_rs2_data~690\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~690_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(14)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(14) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(14),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(14),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~690_combout\);

-- Location: FF_X15_Y20_N9
\icpu|i_datapath|i_regfile|x30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(14));

-- Location: FF_X15_Y20_N15
\icpu|i_datapath|i_regfile|x26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(14));

-- Location: LCCOMB_X15_Y20_N8
\icpu|i_datapath|ID_EX_rs2_data~691\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~691_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~690_combout\ & (\icpu|i_datapath|i_regfile|x30\(14))) # (!\icpu|i_datapath|ID_EX_rs2_data~690_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(14)))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~690_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~690_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(14),
	datad => \icpu|i_datapath|i_regfile|x26\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~691_combout\);

-- Location: FF_X12_Y22_N23
\icpu|i_datapath|i_regfile|x17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(14));

-- Location: FF_X12_Y22_N21
\icpu|i_datapath|i_regfile|x25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(14));

-- Location: LCCOMB_X12_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~692\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~692_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(14)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(14),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(14),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~692_combout\);

-- Location: FF_X12_Y20_N23
\icpu|i_datapath|i_regfile|x29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(14));

-- Location: FF_X12_Y20_N29
\icpu|i_datapath|i_regfile|x21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(14));

-- Location: LCCOMB_X12_Y20_N28
\icpu|i_datapath|ID_EX_rs2_data~693\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~693_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~692_combout\ & ((\icpu|i_datapath|i_regfile|x29\(14)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~692_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(14) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~692_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(14),
	datac => \icpu|i_datapath|i_regfile|x21\(14),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~693_combout\);

-- Location: FF_X14_Y23_N27
\icpu|i_datapath|i_regfile|x28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(14));

-- Location: FF_X12_Y23_N15
\icpu|i_datapath|i_regfile|x16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(14));

-- Location: FF_X12_Y23_N21
\icpu|i_datapath|i_regfile|x24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(14));

-- Location: LCCOMB_X12_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~694\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~694_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(14)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x16\(14),
	datac => \icpu|i_datapath|i_regfile|x24\(14),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~694_combout\);

-- Location: FF_X14_Y23_N17
\icpu|i_datapath|i_regfile|x20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(14));

-- Location: LCCOMB_X14_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~695\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~695_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~694_combout\ & ((\icpu|i_datapath|i_regfile|x28\(14)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~694_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(14) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(14),
	datab => \icpu|i_datapath|ID_EX_rs2_data~694_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(14),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~695_combout\);

-- Location: LCCOMB_X15_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~696\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~696_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~693_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((!\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|ID_EX_rs2_data~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~693_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~695_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~696_combout\);

-- Location: LCCOMB_X15_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~699\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~699_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~696_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~698_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~696_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~691_combout\))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~698_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~691_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~696_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~699_combout\);

-- Location: FF_X17_Y18_N31
\icpu|i_datapath|i_regfile|x11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(14));

-- Location: FF_X26_Y23_N27
\icpu|i_datapath|i_regfile|x10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(14));

-- Location: FF_X26_Y23_N29
\icpu|i_datapath|i_regfile|x8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(14));

-- Location: LCCOMB_X26_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~700\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~700_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(14))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(14),
	datad => \icpu|i_datapath|i_regfile|x8\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~700_combout\);

-- Location: FF_X22_Y17_N1
\icpu|i_datapath|i_regfile|x9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(14));

-- Location: LCCOMB_X22_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~701\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~701_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~700_combout\ & ((\icpu|i_datapath|i_regfile|x11\(14)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~700_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(14) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(14),
	datab => \icpu|i_datapath|ID_EX_rs2_data~700_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(14),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~701_combout\);

-- Location: FF_X26_Y21_N5
\icpu|i_datapath|i_regfile|x2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(14));

-- Location: FF_X27_Y24_N19
\icpu|i_datapath|i_regfile|x1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(14));

-- Location: LCCOMB_X26_Y21_N4
\icpu|i_datapath|ID_EX_rs2_data~704\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~704_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(14))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x1\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(14),
	datad => \icpu|i_datapath|i_regfile|x1\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~704_combout\);

-- Location: FF_X27_Y24_N21
\icpu|i_datapath|i_regfile|x3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(14));

-- Location: FF_X30_Y22_N5
\icpu|i_datapath|i_regfile|x5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(14));

-- Location: FF_X26_Y22_N7
\icpu|i_datapath|i_regfile|x4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(14));

-- Location: LCCOMB_X30_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~702\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~702_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x5\(14))) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(14),
	datad => \icpu|i_datapath|i_regfile|x4\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~702_combout\);

-- Location: FF_X30_Y22_N15
\icpu|i_datapath|i_regfile|x7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(14));

-- Location: FF_X26_Y22_N5
\icpu|i_datapath|i_regfile|x6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~111_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(14));

-- Location: LCCOMB_X30_Y22_N14
\icpu|i_datapath|ID_EX_rs2_data~703\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~703_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~702_combout\ & (\icpu|i_datapath|i_regfile|x7\(14))) # (!\icpu|i_datapath|ID_EX_rs2_data~702_combout\ & ((\icpu|i_datapath|i_regfile|x6\(14)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~702_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~702_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(14),
	datad => \icpu|i_datapath|i_regfile|x6\(14),
	combout => \icpu|i_datapath|ID_EX_rs2_data~703_combout\);

-- Location: LCCOMB_X27_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~705\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~705_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~704_combout\ & ((\icpu|i_datapath|i_regfile|x3\(14)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~704_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~703_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~704_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(14),
	datac => \icpu|i_datapath|ID_EX_rs2_data~703_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~705_combout\);

-- Location: LCCOMB_X26_Y18_N8
\icpu|i_datapath|ID_EX_rs2_data~706\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~706_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~701_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & \icpu|i_datapath|ID_EX_rs2_data~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~701_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~705_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~706_combout\);

-- Location: LCCOMB_X16_Y16_N18
\icpu|i_datapath|ID_EX_rs2_data~709\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~709_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~706_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~708_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~706_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~699_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~708_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~699_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~706_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~709_combout\);

-- Location: LCCOMB_X16_Y16_N30
\icpu|i_datapath|ID_EX_rs2_data~711\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~711_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~710_combout\ & ((\icpu|i_datapath|Add3~111_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~710_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & \icpu|i_datapath|ID_EX_rs2_data~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~710_combout\,
	datab => \icpu|i_datapath|Add3~111_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~709_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~711_combout\);

-- Location: FF_X16_Y16_N17
\icpu|i_datapath|ID_EX_rs2_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[14]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~711_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(14));

-- Location: FF_X17_Y13_N21
\icpu|i_datapath|EX_MEM_rs2_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(14));

-- Location: LCCOMB_X16_Y15_N4
\icpu|i_datapath|IF_ID_inst~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~25_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(31) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(31),
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_inst~25_combout\);

-- Location: FF_X16_Y15_N5
\icpu|i_datapath|IF_ID_inst[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~25_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(31));

-- Location: FF_X16_Y15_N3
\icpu|i_datapath|ID_EX_imm_j[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(31),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(20));

-- Location: LCCOMB_X23_Y13_N10
\icpu|i_datapath|pc~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~50_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((!\icpu|i_datapath|pc[23]~1_combout\ & \icpu|i_datapath|Add2~40_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[22]~42_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|jal_dest[22]~42_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~40_combout\,
	combout => \icpu|i_datapath|pc~50_combout\);

-- Location: LCCOMB_X23_Y13_N22
\icpu|i_datapath|pc~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~51_combout\ = (\icpu|i_datapath|pc~50_combout\ & ((\icpu|i_datapath|branch_dest[22]~42_combout\) # ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc~50_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\ & 
-- \icpu|i_datapath|i_alu|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~50_combout\,
	datab => \icpu|i_datapath|branch_dest[22]~42_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	combout => \icpu|i_datapath|pc~51_combout\);

-- Location: FF_X23_Y13_N23
\icpu|i_datapath|pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~51_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(22));

-- Location: LCCOMB_X21_Y15_N12
\icpu|i_datapath|IF_ID_pc~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~21_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\icpu|i_datapath|pc\(22) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|pc\(22),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~21_combout\);

-- Location: FF_X21_Y15_N13
\icpu|i_datapath|IF_ID_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~21_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(22));

-- Location: FF_X20_Y15_N13
\icpu|i_datapath|ID_EX_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_pc\(22),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(22));

-- Location: FF_X19_Y18_N5
\icpu|i_datapath|EX_MEM_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(22));

-- Location: FF_X20_Y18_N11
\icpu|i_datapath|MEM_WB_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_pc\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(22));

-- Location: FF_X23_Y18_N3
\icpu|i_datapath|MEM_WB_aluout[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(22));

-- Location: FF_X23_Y18_N7
\icpu|i_datapath|MEM_WB_MemRdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[22]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(22));

-- Location: LCCOMB_X23_Y18_N2
\icpu|i_datapath|Add3~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~94_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(22)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(22),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(22),
	combout => \icpu|i_datapath|Add3~94_combout\);

-- Location: LCCOMB_X23_Y18_N4
\icpu|i_datapath|Add3~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~95_combout\ = (\icpu|i_datapath|Add3~94_combout\) # ((\icpu|i_datapath|Add3~65_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~65_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~94_combout\,
	combout => \icpu|i_datapath|Add3~95_combout\);

-- Location: FF_X19_Y17_N7
\icpu|i_datapath|i_regfile|x18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~95_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(22));

-- Location: LCCOMB_X19_Y17_N28
\icpu|i_datapath|ID_EX_rs2_data~507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~507_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(22)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(22),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(22),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~507_combout\);

-- Location: LCCOMB_X19_Y19_N14
\icpu|i_datapath|ID_EX_rs2_data~508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~508_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~507_combout\ & (((\icpu|i_datapath|i_regfile|x30\(22))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~507_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~507_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(22),
	datad => \icpu|i_datapath|i_regfile|x26\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~508_combout\);

-- Location: LCCOMB_X24_Y17_N28
\icpu|i_datapath|ID_EX_rs2_data~514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~514_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(22)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(22) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(22),
	datac => \icpu|i_datapath|i_regfile|x23\(22),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~514_combout\);

-- Location: LCCOMB_X23_Y17_N22
\icpu|i_datapath|ID_EX_rs2_data~515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~515_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~514_combout\ & ((\icpu|i_datapath|i_regfile|x31\(22)))) # (!\icpu|i_datapath|ID_EX_rs2_data~514_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(22))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(22),
	datac => \icpu|i_datapath|i_regfile|x31\(22),
	datad => \icpu|i_datapath|ID_EX_rs2_data~514_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~515_combout\);

-- Location: LCCOMB_X27_Y15_N12
\icpu|i_datapath|ID_EX_rs2_data~509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~509_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(22)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(22) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(22),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(22),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~509_combout\);

-- Location: LCCOMB_X28_Y15_N12
\icpu|i_datapath|ID_EX_rs2_data~510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~510_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~509_combout\ & (\icpu|i_datapath|i_regfile|x29\(22))) # (!\icpu|i_datapath|ID_EX_rs2_data~509_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(22)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(22),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(22),
	datad => \icpu|i_datapath|ID_EX_rs2_data~509_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~510_combout\);

-- Location: LCCOMB_X19_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~511_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(22)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(22),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(22),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~511_combout\);

-- Location: LCCOMB_X20_Y24_N28
\icpu|i_datapath|ID_EX_rs2_data~512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~512_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~511_combout\ & (\icpu|i_datapath|i_regfile|x28\(22))) # (!\icpu|i_datapath|ID_EX_rs2_data~511_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(22)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(22),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(22),
	datad => \icpu|i_datapath|ID_EX_rs2_data~511_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~512_combout\);

-- Location: LCCOMB_X26_Y18_N24
\icpu|i_datapath|ID_EX_rs2_data~513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~513_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~510_combout\)) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~510_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~512_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~513_combout\);

-- Location: LCCOMB_X26_Y18_N26
\icpu|i_datapath|ID_EX_rs2_data~516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~516_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~513_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~515_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~513_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~508_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~508_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~515_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~513_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~516_combout\);

-- Location: LCCOMB_X28_Y18_N24
\icpu|i_datapath|ID_EX_rs2_data~524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~524_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x13\(22))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(22),
	datad => \icpu|i_datapath|i_regfile|x12\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~524_combout\);

-- Location: LCCOMB_X26_Y18_N28
\icpu|i_datapath|ID_EX_rs2_data~525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~525_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~524_combout\ & ((\icpu|i_datapath|i_regfile|x15\(22)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~524_combout\ & (((\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|i_regfile|x14\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(22),
	datab => \icpu|i_datapath|ID_EX_rs2_data~524_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|i_regfile|x14\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~525_combout\);

-- Location: LCCOMB_X26_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~517_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(22)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(22),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(22),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~517_combout\);

-- Location: LCCOMB_X24_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~518_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~517_combout\ & (((\icpu|i_datapath|i_regfile|x11\(22))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~517_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x9\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~517_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(22),
	datad => \icpu|i_datapath|i_regfile|x11\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~518_combout\);

-- Location: LCCOMB_X30_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~519_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x5\(22)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(22) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(22),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(22),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~519_combout\);

-- Location: LCCOMB_X30_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~520_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~519_combout\ & (((\icpu|i_datapath|i_regfile|x7\(22))) # (!\icpu|i_datapath|rs2\(1)))) # (!\icpu|i_datapath|ID_EX_rs2_data~519_combout\ & (\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x6\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~519_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x7\(22),
	datad => \icpu|i_datapath|i_regfile|x6\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~520_combout\);

-- Location: LCCOMB_X28_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~521_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\) # ((\icpu|i_datapath|i_regfile|x2\(22))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(22),
	datad => \icpu|i_datapath|i_regfile|x1\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~521_combout\);

-- Location: LCCOMB_X28_Y20_N0
\icpu|i_datapath|ID_EX_rs2_data~522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~522_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~521_combout\ & ((\icpu|i_datapath|i_regfile|x3\(22)))) # (!\icpu|i_datapath|ID_EX_rs2_data~521_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~520_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~520_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~521_combout\,
	datad => \icpu|i_datapath|i_regfile|x3\(22),
	combout => \icpu|i_datapath|ID_EX_rs2_data~522_combout\);

-- Location: LCCOMB_X28_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~523_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~518_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~518_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~522_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~523_combout\);

-- Location: LCCOMB_X26_Y18_N14
\icpu|i_datapath|ID_EX_rs2_data~526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~526_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~523_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~525_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~523_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~516_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~516_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~525_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~523_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~526_combout\);

-- Location: LCCOMB_X23_Y18_N24
\icpu|i_datapath|ID_EX_rs2_data~527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~527_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\read_data[22]~93_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[22]~93_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(22),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~527_combout\);

-- Location: LCCOMB_X23_Y18_N20
\icpu|i_datapath|ID_EX_rs2_data~528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~528_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~527_combout\ & ((\icpu|i_datapath|Add3~95_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~527_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~526_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~526_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|Add3~95_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~527_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~528_combout\);

-- Location: LCCOMB_X23_Y13_N20
\icpu|i_datapath|ID_EX_rs2_data~529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~529_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux9~6_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~528_combout\,
	datab => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datad => \icpu|i_datapath|i_alu|Mux9~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~529_combout\);

-- Location: FF_X23_Y13_N21
\icpu|i_datapath|ID_EX_rs2_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(22));

-- Location: LCCOMB_X23_Y13_N26
\icpu|i_datapath|EX_MEM_rs2_data[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[22]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(22),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[22]~feeder_combout\);

-- Location: FF_X23_Y13_N27
\icpu|i_datapath|EX_MEM_rs2_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(22));

-- Location: LCCOMB_X21_Y21_N2
\iTimer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~13_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(21)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(21),
	combout => \iTimer|CompareR~13_combout\);

-- Location: FF_X21_Y21_N3
\iTimer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~13_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(21));

-- Location: LCCOMB_X21_Y21_N4
\read_data[21]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[21]~94_combout\ = (\iGPIO|Equal0~2_combout\ & (((\iTimer|CompareR\(21))))) # (!\iGPIO|Equal0~2_combout\ & (\iTimer|CounterR\(21) & ((\iTimer|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \iTimer|CounterR\(21),
	datac => \iTimer|CompareR\(21),
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[21]~94_combout\);

-- Location: LCCOMB_X22_Y18_N0
\read_data[21]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[21]~95_combout\ = (\read_data[10]~63_combout\ & ((\iDecoder|Equal1~6_combout\ & ((\read_data[21]~94_combout\))) # (!\iDecoder|Equal1~6_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(21),
	datab => \read_data[10]~63_combout\,
	datac => \read_data[21]~94_combout\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \read_data[21]~95_combout\);

-- Location: LCCOMB_X23_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~530_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(21))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(21),
	datad => \icpu|i_datapath|i_regfile|x8\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~530_combout\);

-- Location: LCCOMB_X23_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~531_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~530_combout\ & (((\icpu|i_datapath|i_regfile|x11\(21)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~530_combout\ & (\icpu|i_datapath|i_regfile|x10\(21) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~530_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(21),
	datac => \icpu|i_datapath|i_regfile|x11\(21),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~531_combout\);

-- Location: LCCOMB_X28_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~542_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(21)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(21),
	datac => \icpu|i_datapath|i_regfile|x6\(21),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~542_combout\);

-- Location: LCCOMB_X27_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~543_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~542_combout\ & (\icpu|i_datapath|i_regfile|x7\(21))) # (!\icpu|i_datapath|ID_EX_rs2_data~542_combout\ & ((\icpu|i_datapath|i_regfile|x5\(21)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(21),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(21),
	datad => \icpu|i_datapath|ID_EX_rs2_data~542_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~543_combout\);

-- Location: LCCOMB_X27_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~544_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~543_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(21) & !\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~543_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(21),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~544_combout\);

-- Location: LCCOMB_X29_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~545_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~544_combout\ & ((\icpu|i_datapath|i_regfile|x3\(21)))) # (!\icpu|i_datapath|ID_EX_rs2_data~544_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(21))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~544_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(21),
	datad => \icpu|i_datapath|i_regfile|x3\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~545_combout\);

-- Location: LCCOMB_X27_Y15_N0
\icpu|i_datapath|ID_EX_rs2_data~532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~532_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(21)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(21) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(21),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(21),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~532_combout\);

-- Location: LCCOMB_X28_Y15_N8
\icpu|i_datapath|ID_EX_rs2_data~533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~533_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~532_combout\ & (((\icpu|i_datapath|i_regfile|x29\(21))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~532_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~532_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(21),
	datad => \icpu|i_datapath|i_regfile|x29\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~533_combout\);

-- Location: LCCOMB_X24_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~539_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x23\(21))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(21),
	datad => \icpu|i_datapath|i_regfile|x19\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~539_combout\);

-- Location: LCCOMB_X23_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~540_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~539_combout\ & (\icpu|i_datapath|i_regfile|x31\(21))) # (!\icpu|i_datapath|ID_EX_rs2_data~539_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(21)))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(21),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(21),
	datad => \icpu|i_datapath|ID_EX_rs2_data~539_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~540_combout\);

-- Location: LCCOMB_X19_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~536_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(21)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(21),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(21),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~536_combout\);

-- Location: LCCOMB_X15_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~537_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~536_combout\ & (\icpu|i_datapath|i_regfile|x28\(21))) # (!\icpu|i_datapath|ID_EX_rs2_data~536_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(21)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(21),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(21),
	datad => \icpu|i_datapath|ID_EX_rs2_data~536_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~537_combout\);

-- Location: LCCOMB_X19_Y17_N8
\icpu|i_datapath|ID_EX_rs2_data~534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~534_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(21))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x18\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(21),
	datad => \icpu|i_datapath|i_regfile|x18\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~534_combout\);

-- Location: LCCOMB_X19_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~535_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~534_combout\ & ((\icpu|i_datapath|i_regfile|x30\(21)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~534_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(21) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(21),
	datab => \icpu|i_datapath|ID_EX_rs2_data~534_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(21),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~535_combout\);

-- Location: LCCOMB_X24_Y19_N10
\icpu|i_datapath|ID_EX_rs2_data~538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~538_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0)) # (\icpu|i_datapath|ID_EX_rs2_data~535_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~537_combout\ & 
-- (!\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~537_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~535_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~538_combout\);

-- Location: LCCOMB_X24_Y19_N12
\icpu|i_datapath|ID_EX_rs2_data~541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~541_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~538_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~540_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~538_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~533_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~533_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~540_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~538_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~541_combout\);

-- Location: LCCOMB_X24_Y19_N22
\icpu|i_datapath|ID_EX_rs2_data~546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~546_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~541_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~545_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~541_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~546_combout\);

-- Location: LCCOMB_X24_Y20_N6
\icpu|i_datapath|ID_EX_rs2_data~547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~547_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x14\(21))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(21),
	datad => \icpu|i_datapath|i_regfile|x12\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~547_combout\);

-- Location: LCCOMB_X24_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~548_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~547_combout\ & (\icpu|i_datapath|i_regfile|x15\(21))) # (!\icpu|i_datapath|ID_EX_rs2_data~547_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(21)))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x15\(21),
	datac => \icpu|i_datapath|ID_EX_rs2_data~547_combout\,
	datad => \icpu|i_datapath|i_regfile|x13\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~548_combout\);

-- Location: LCCOMB_X24_Y19_N18
\icpu|i_datapath|ID_EX_rs2_data~549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~549_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~546_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~548_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~546_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~531_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~531_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~546_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~548_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~549_combout\);

-- Location: LCCOMB_X23_Y14_N14
\icpu|i_datapath|ID_EX_rs2_data~550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~550_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~549_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~549_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(21),
	combout => \icpu|i_datapath|ID_EX_rs2_data~550_combout\);

-- Location: LCCOMB_X23_Y14_N8
\icpu|i_datapath|ID_EX_rs2_data~551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~551_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~550_combout\ & (((\icpu|i_datapath|Add3~97_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~550_combout\ & 
-- (\read_data[21]~95_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[21]~95_combout\,
	datab => \icpu|i_datapath|Add3~97_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~550_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~551_combout\);

-- Location: LCCOMB_X23_Y14_N26
\icpu|i_datapath|ID_EX_rs2_data~552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~552_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux10~9_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~551_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~552_combout\);

-- Location: FF_X23_Y14_N27
\icpu|i_datapath|ID_EX_rs2_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(21));

-- Location: FF_X23_Y14_N11
\icpu|i_datapath|EX_MEM_rs2_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(21));

-- Location: LCCOMB_X21_Y16_N24
\icpu|i_datapath|IF_ID_inst~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~1_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(22),
	combout => \icpu|i_datapath|IF_ID_inst~1_combout\);

-- Location: FF_X21_Y16_N25
\icpu|i_datapath|rs2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~1_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs2\(2));

-- Location: LCCOMB_X14_Y15_N30
\icpu|i_datapath|ID_EX_rs2_data[5]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ = (\icpu|i_datapath|rs2\(4)) # ((\icpu|i_datapath|rs2\(3) & \icpu|i_datapath|rs2\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\);

-- Location: FF_X28_Y19_N11
\icpu|i_datapath|i_regfile|x7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(6));

-- Location: FF_X29_Y19_N17
\icpu|i_datapath|i_regfile|x6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(6));

-- Location: FF_X29_Y19_N19
\icpu|i_datapath|i_regfile|x4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(6));

-- Location: FF_X28_Y19_N17
\icpu|i_datapath|i_regfile|x5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(6));

-- Location: LCCOMB_X29_Y19_N18
\icpu|i_datapath|ID_EX_rs2_data~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~182_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x5\(6)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(6),
	datad => \icpu|i_datapath|i_regfile|x5\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~182_combout\);

-- Location: LCCOMB_X29_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~183_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~182_combout\ & (\icpu|i_datapath|i_regfile|x7\(6))) # (!\icpu|i_datapath|ID_EX_rs2_data~182_combout\ & ((\icpu|i_datapath|i_regfile|x6\(6)))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x7\(6),
	datac => \icpu|i_datapath|i_regfile|x6\(6),
	datad => \icpu|i_datapath|ID_EX_rs2_data~182_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~183_combout\);

-- Location: FF_X29_Y20_N27
\icpu|i_datapath|i_regfile|x3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(6));

-- Location: FF_X27_Y24_N7
\icpu|i_datapath|i_regfile|x1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(6));

-- Location: FF_X29_Y20_N9
\icpu|i_datapath|i_regfile|x2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(6));

-- Location: LCCOMB_X27_Y24_N6
\icpu|i_datapath|ID_EX_rs2_data~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~184_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\) # ((\icpu|i_datapath|i_regfile|x2\(6))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|i_regfile|x1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(6),
	datad => \icpu|i_datapath|i_regfile|x2\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~184_combout\);

-- Location: LCCOMB_X29_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~185_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~184_combout\ & ((\icpu|i_datapath|i_regfile|x3\(6)))) # (!\icpu|i_datapath|ID_EX_rs2_data~184_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~183_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~183_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(6),
	datad => \icpu|i_datapath|ID_EX_rs2_data~184_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~185_combout\);

-- Location: FF_X22_Y23_N1
\icpu|i_datapath|i_regfile|x10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(6));

-- Location: FF_X24_Y20_N17
\icpu|i_datapath|i_regfile|x8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(6));

-- Location: LCCOMB_X24_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~180_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(6)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x8\(6) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(6),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(6),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~180_combout\);

-- Location: FF_X24_Y23_N27
\icpu|i_datapath|i_regfile|x11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(6));

-- Location: FF_X24_Y23_N25
\icpu|i_datapath|i_regfile|x9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(6));

-- Location: LCCOMB_X24_Y23_N26
\icpu|i_datapath|ID_EX_rs2_data~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~181_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~180_combout\ & (((\icpu|i_datapath|i_regfile|x11\(6))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~180_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~180_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(6),
	datad => \icpu|i_datapath|i_regfile|x9\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~181_combout\);

-- Location: LCCOMB_X23_Y19_N14
\icpu|i_datapath|ID_EX_rs2_data~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~186_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~181_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~185_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~181_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~186_combout\);

-- Location: FF_X21_Y19_N17
\icpu|i_datapath|i_regfile|x15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~19_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(6));

-- Location: FF_X23_Y19_N23
\icpu|i_datapath|i_regfile|x14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(6));

-- Location: FF_X24_Y21_N9
\icpu|i_datapath|i_regfile|x13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(6));

-- Location: FF_X23_Y19_N25
\icpu|i_datapath|i_regfile|x12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(6));

-- Location: LCCOMB_X23_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~187_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x13\(6))) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x12\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(6),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(6),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~187_combout\);

-- Location: LCCOMB_X23_Y19_N22
\icpu|i_datapath|ID_EX_rs2_data~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~188_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~187_combout\ & (\icpu|i_datapath|i_regfile|x15\(6))) # (!\icpu|i_datapath|ID_EX_rs2_data~187_combout\ & ((\icpu|i_datapath|i_regfile|x14\(6)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(6),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(6),
	datad => \icpu|i_datapath|ID_EX_rs2_data~187_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~188_combout\);

-- Location: FF_X14_Y22_N11
\icpu|i_datapath|i_regfile|x17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(6));

-- Location: FF_X14_Y22_N1
\icpu|i_datapath|i_regfile|x25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(6));

-- Location: LCCOMB_X14_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~172_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(6))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x17\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(6),
	datad => \icpu|i_datapath|i_regfile|x25\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~172_combout\);

-- Location: FF_X15_Y22_N3
\icpu|i_datapath|i_regfile|x29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(6));

-- Location: FF_X15_Y22_N25
\icpu|i_datapath|i_regfile|x21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(6));

-- Location: LCCOMB_X15_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~173_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~172_combout\ & (((\icpu|i_datapath|i_regfile|x29\(6))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~172_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~172_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(6),
	datad => \icpu|i_datapath|i_regfile|x21\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~173_combout\);

-- Location: FF_X20_Y23_N17
\icpu|i_datapath|i_regfile|x24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(6));

-- Location: FF_X20_Y23_N3
\icpu|i_datapath|i_regfile|x16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(6));

-- Location: LCCOMB_X20_Y23_N2
\icpu|i_datapath|ID_EX_rs2_data~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~174_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(6)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x16\(6) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(6),
	datac => \icpu|i_datapath|i_regfile|x16\(6),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~174_combout\);

-- Location: FF_X21_Y23_N11
\icpu|i_datapath|i_regfile|x28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(6));

-- Location: FF_X21_Y23_N25
\icpu|i_datapath|i_regfile|x20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(6));

-- Location: LCCOMB_X21_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~175_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~174_combout\ & (((\icpu|i_datapath|i_regfile|x28\(6))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~174_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~174_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(6),
	datad => \icpu|i_datapath|i_regfile|x20\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~175_combout\);

-- Location: LCCOMB_X23_Y19_N10
\icpu|i_datapath|ID_EX_rs2_data~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~176_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~173_combout\)) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~175_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~173_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~175_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~176_combout\);

-- Location: FF_X16_Y22_N27
\icpu|i_datapath|i_regfile|x31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(6));

-- Location: FF_X16_Y22_N17
\icpu|i_datapath|i_regfile|x27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(6));

-- Location: FF_X17_Y22_N27
\icpu|i_datapath|i_regfile|x19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(6));

-- Location: FF_X17_Y22_N25
\icpu|i_datapath|i_regfile|x23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(6));

-- Location: LCCOMB_X17_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~177_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(6)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(6),
	datad => \icpu|i_datapath|i_regfile|x23\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~177_combout\);

-- Location: LCCOMB_X16_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~178_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~177_combout\ & (\icpu|i_datapath|i_regfile|x31\(6))) # (!\icpu|i_datapath|ID_EX_rs2_data~177_combout\ & ((\icpu|i_datapath|i_regfile|x27\(6)))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(6),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(6),
	datad => \icpu|i_datapath|ID_EX_rs2_data~177_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~178_combout\);

-- Location: FF_X16_Y19_N3
\icpu|i_datapath|i_regfile|x30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(6));

-- Location: FF_X16_Y24_N3
\icpu|i_datapath|i_regfile|x18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(6));

-- Location: FF_X16_Y24_N1
\icpu|i_datapath|i_regfile|x22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(6));

-- Location: LCCOMB_X16_Y24_N2
\icpu|i_datapath|ID_EX_rs2_data~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~170_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(6)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(6),
	datad => \icpu|i_datapath|i_regfile|x22\(6),
	combout => \icpu|i_datapath|ID_EX_rs2_data~170_combout\);

-- Location: FF_X16_Y19_N1
\icpu|i_datapath|i_regfile|x26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~19_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(6));

-- Location: LCCOMB_X16_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~171_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~170_combout\ & ((\icpu|i_datapath|i_regfile|x30\(6)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~170_combout\ & (((\icpu|i_datapath|i_regfile|x26\(6) 
-- & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(6),
	datab => \icpu|i_datapath|ID_EX_rs2_data~170_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(6),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~171_combout\);

-- Location: LCCOMB_X23_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~179_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~176_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~178_combout\)) # (!\icpu|i_datapath|rs2\(1)))) # (!\icpu|i_datapath|ID_EX_rs2_data~176_combout\ & (\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~176_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~178_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~171_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~179_combout\);

-- Location: LCCOMB_X23_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~189_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~186_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~188_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~186_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~179_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~186_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~188_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~179_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~189_combout\);

-- Location: LCCOMB_X23_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~191_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~190_combout\ & ((\icpu|i_datapath|Add3~19_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~190_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~189_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~190_combout\,
	datab => \icpu|i_datapath|Add3~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~189_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~191_combout\);

-- Location: LCCOMB_X17_Y14_N24
\icpu|i_datapath|ID_EX_rs2_data~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~192_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\)) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~191_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\,
	datac => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~191_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~192_combout\);

-- Location: FF_X17_Y14_N25
\icpu|i_datapath|ID_EX_rs2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(6));

-- Location: LCCOMB_X17_Y14_N10
\icpu|i_datapath|EX_MEM_rs2_data[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[6]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(6),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[6]~feeder_combout\);

-- Location: FF_X17_Y14_N11
\icpu|i_datapath|EX_MEM_rs2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(6));

-- Location: LCCOMB_X11_Y22_N14
\iGPIO|HEX3_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~9_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(6)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_rs2_data\(6),
	datac => \reset_ff~q\,
	combout => \iGPIO|HEX3_R~9_combout\);

-- Location: FF_X11_Y22_N15
\iTimer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~9_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(6));

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X6_Y25_N20
\iGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~36_combout\ = (\reset_ff~q\ & \SW[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~36_combout\);

-- Location: FF_X6_Y25_N21
\iGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X6_Y25_N2
\iGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~35_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & !\iGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S0~q\,
	combout => \iGPIO|sw6|c_state~35_combout\);

-- Location: FF_X6_Y25_N3
\iGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X6_Y25_N0
\iGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~34_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S1~q\,
	combout => \iGPIO|sw6|c_state~34_combout\);

-- Location: FF_X6_Y25_N1
\iGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X6_Y25_N6
\iGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~33_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S2~q\,
	combout => \iGPIO|sw6|c_state~33_combout\);

-- Location: FF_X6_Y25_N7
\iGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X6_Y25_N28
\iGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~32_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S3~q\,
	combout => \iGPIO|sw6|c_state~32_combout\);

-- Location: FF_X6_Y25_N29
\iGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X6_Y25_N10
\iGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~31_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S4~q\,
	combout => \iGPIO|sw6|c_state~31_combout\);

-- Location: FF_X6_Y25_N11
\iGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X6_Y25_N16
\iGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~30_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S5~q\,
	combout => \iGPIO|sw6|c_state~30_combout\);

-- Location: FF_X6_Y25_N17
\iGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X6_Y25_N30
\iGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~29_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S6~q\,
	combout => \iGPIO|sw6|c_state~29_combout\);

-- Location: FF_X6_Y25_N31
\iGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X6_Y25_N4
\iGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~28_combout\ = (\iGPIO|sw6|c_state.S7~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw6|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~28_combout\);

-- Location: FF_X6_Y25_N5
\iGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X6_Y25_N26
\iGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~27_combout\ = (\SW[6]~input_o\ & (\reset_ff~q\ & \iGPIO|sw6|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \reset_ff~q\,
	datac => \iGPIO|sw6|c_state.S8~q\,
	combout => \iGPIO|sw6|c_state~27_combout\);

-- Location: FF_X6_Y25_N27
\iGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X6_Y25_N24
\iGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~26_combout\ = (\iGPIO|sw6|c_state.S9~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw6|c_state.S9~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~26_combout\);

-- Location: FF_X6_Y25_N25
\iGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X6_Y25_N22
\iGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~25_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S10~q\,
	combout => \iGPIO|sw6|c_state~25_combout\);

-- Location: FF_X6_Y25_N23
\iGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X6_Y25_N12
\iGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~24_combout\ = (\iGPIO|sw6|c_state.S11~q\ & (\reset_ff~q\ & \SW[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw6|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	combout => \iGPIO|sw6|c_state~24_combout\);

-- Location: FF_X6_Y25_N13
\iGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X6_Y25_N18
\iGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~23_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S12~q\,
	combout => \iGPIO|sw6|c_state~23_combout\);

-- Location: FF_X6_Y25_N19
\iGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X6_Y25_N8
\iGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw6|c_state~22_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \iGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \iGPIO|sw6|c_state.S13~q\,
	combout => \iGPIO|sw6|c_state~22_combout\);

-- Location: FF_X6_Y25_N9
\iGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw6|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N8
\iGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~6_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw6|c_state.S14~q\) # (\iGPIO|SW_StatusR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw6|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(6),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~6_combout\);

-- Location: FF_X11_Y21_N9
\iGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X12_Y21_N10
\read_data[6]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~57_combout\ = (\iGPIO|Equal1~0_combout\ & (\iGPIO|SW_StatusR\(6) & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & !\iDecoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \iGPIO|SW_StatusR\(6),
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iDecoder|Equal3~0_combout\,
	combout => \read_data[6]~57_combout\);

-- Location: LCCOMB_X12_Y21_N12
\read_data[6]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~58_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(6)))) # (!\read_data[9]~125_combout\ & 
-- (\read_data[6]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[6]~57_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(6),
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[9]~125_combout\,
	combout => \read_data[6]~58_combout\);

-- Location: LCCOMB_X16_Y21_N16
\read_data[6]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~59_combout\ = (\read_data[9]~116_combout\ & ((\read_data[6]~58_combout\ & (\iTimer|CompareR\(6))) # (!\read_data[6]~58_combout\ & ((\iTimer|CounterR\(6)))))) # (!\read_data[9]~116_combout\ & (((\read_data[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(6),
	datab => \read_data[9]~116_combout\,
	datac => \read_data[6]~58_combout\,
	datad => \iTimer|CounterR\(6),
	combout => \read_data[6]~59_combout\);

-- Location: LCCOMB_X16_Y21_N26
\read_data[6]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~120_combout\ = (\read_data[6]~59_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(13),
	datac => \iDecoder|Equal1~5_combout\,
	datad => \read_data[6]~59_combout\,
	combout => \read_data[6]~120_combout\);

-- Location: FF_X16_Y21_N27
\icpu|i_datapath|MEM_WB_MemRdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[6]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(6));

-- Location: LCCOMB_X21_Y19_N26
\icpu|i_datapath|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~16_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(6)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(6),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(6),
	combout => \icpu|i_datapath|Add3~16_combout\);

-- Location: LCCOMB_X21_Y19_N16
\icpu|i_datapath|Add3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~19_combout\ = (\icpu|i_datapath|Add3~16_combout\) # ((\icpu|i_datapath|Add3~17_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~17_combout\,
	datac => \icpu|i_datapath|Add3~16_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~19_combout\);

-- Location: LCCOMB_X23_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~180_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\) # ((\read_data[6]~120_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \read_data[6]~120_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~180_combout\);

-- Location: LCCOMB_X17_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~167_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(6))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(6),
	datad => \icpu|i_datapath|i_regfile|x19\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~167_combout\);

-- Location: LCCOMB_X16_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~168_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~167_combout\ & (((\icpu|i_datapath|i_regfile|x31\(6))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~167_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~167_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(6),
	datad => \icpu|i_datapath|i_regfile|x27\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~168_combout\);

-- Location: LCCOMB_X14_Y22_N0
\icpu|i_datapath|ID_EX_rs1_data~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~162_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(6)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(6) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(6),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(6),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~162_combout\);

-- Location: LCCOMB_X15_Y22_N24
\icpu|i_datapath|ID_EX_rs1_data~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~163_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~162_combout\ & (((\icpu|i_datapath|i_regfile|x29\(6))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~162_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~162_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(6),
	datad => \icpu|i_datapath|i_regfile|x29\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~163_combout\);

-- Location: LCCOMB_X20_Y23_N16
\icpu|i_datapath|ID_EX_rs1_data~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~164_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(6))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(6),
	datad => \icpu|i_datapath|i_regfile|x16\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~164_combout\);

-- Location: LCCOMB_X21_Y23_N24
\icpu|i_datapath|ID_EX_rs1_data~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~165_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~164_combout\ & ((\icpu|i_datapath|i_regfile|x28\(6)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~164_combout\ & (((\icpu|i_datapath|i_regfile|x20\(6) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~164_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(6),
	datac => \icpu|i_datapath|i_regfile|x20\(6),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~165_combout\);

-- Location: LCCOMB_X16_Y19_N4
\icpu|i_datapath|ID_EX_rs1_data~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~166_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|ID_EX_rs1_data~163_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~163_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~165_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~166_combout\);

-- Location: LCCOMB_X16_Y24_N0
\icpu|i_datapath|ID_EX_rs1_data~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~160_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x22\(6)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x18\(6) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x18\(6),
	datac => \icpu|i_datapath|i_regfile|x22\(6),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~160_combout\);

-- Location: LCCOMB_X16_Y19_N2
\icpu|i_datapath|ID_EX_rs1_data~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~161_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~160_combout\ & (\icpu|i_datapath|i_regfile|x30\(6))) # (!\icpu|i_datapath|ID_EX_rs1_data~160_combout\ & ((\icpu|i_datapath|i_regfile|x26\(6)))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~160_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(6),
	datad => \icpu|i_datapath|i_regfile|x26\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~161_combout\);

-- Location: LCCOMB_X16_Y19_N14
\icpu|i_datapath|ID_EX_rs1_data~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~169_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~166_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~168_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~166_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~161_combout\))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~168_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~166_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~161_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~169_combout\);

-- Location: LCCOMB_X22_Y23_N0
\icpu|i_datapath|ID_EX_rs1_data~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~170_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(6))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(6),
	datad => \icpu|i_datapath|i_regfile|x8\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~170_combout\);

-- Location: LCCOMB_X24_Y23_N24
\icpu|i_datapath|ID_EX_rs1_data~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~171_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~170_combout\ & ((\icpu|i_datapath|i_regfile|x11\(6)) # ((!\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|ID_EX_rs1_data~170_combout\ & (((\icpu|i_datapath|i_regfile|x9\(6) 
-- & \icpu|i_datapath|rs1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(6),
	datab => \icpu|i_datapath|ID_EX_rs1_data~170_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(6),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~171_combout\);

-- Location: LCCOMB_X28_Y19_N16
\icpu|i_datapath|ID_EX_rs1_data~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~172_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(6))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(6),
	datad => \icpu|i_datapath|i_regfile|x4\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~172_combout\);

-- Location: LCCOMB_X28_Y19_N10
\icpu|i_datapath|ID_EX_rs1_data~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~173_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~172_combout\ & (\icpu|i_datapath|i_regfile|x7\(6))) # (!\icpu|i_datapath|ID_EX_rs1_data~172_combout\ & ((\icpu|i_datapath|i_regfile|x6\(6)))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~172_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(6),
	datad => \icpu|i_datapath|i_regfile|x6\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~173_combout\);

-- Location: LCCOMB_X29_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~174_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|i_regfile|x2\(6)) # (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(6) & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(6),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(6),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~174_combout\);

-- Location: LCCOMB_X29_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~175_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~174_combout\ & (((\icpu|i_datapath|i_regfile|x3\(6)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~174_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~173_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~173_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~174_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(6),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~175_combout\);

-- Location: LCCOMB_X19_Y21_N24
\icpu|i_datapath|ID_EX_rs1_data~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~176_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~171_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & \icpu|i_datapath|ID_EX_rs1_data~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~171_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~175_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~176_combout\);

-- Location: LCCOMB_X24_Y21_N8
\icpu|i_datapath|ID_EX_rs1_data~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~177_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x13\(6))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x12\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(6),
	datad => \icpu|i_datapath|i_regfile|x12\(6),
	combout => \icpu|i_datapath|ID_EX_rs1_data~177_combout\);

-- Location: LCCOMB_X23_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~178_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~177_combout\ & (((\icpu|i_datapath|i_regfile|x15\(6)) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~177_combout\ & (\icpu|i_datapath|i_regfile|x14\(6) & 
-- ((\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(6),
	datab => \icpu|i_datapath|i_regfile|x15\(6),
	datac => \icpu|i_datapath|ID_EX_rs1_data~177_combout\,
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~178_combout\);

-- Location: LCCOMB_X23_Y19_N12
\icpu|i_datapath|ID_EX_rs1_data~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~179_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~176_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~178_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~176_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~169_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~169_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~176_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~178_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~179_combout\);

-- Location: LCCOMB_X23_Y19_N16
\icpu|i_datapath|ID_EX_rs1_data~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~181_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~180_combout\ & (\icpu|i_datapath|Add3~19_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~180_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~179_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|Add3~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~180_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~179_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~181_combout\);

-- Location: FF_X19_Y14_N17
\icpu|i_datapath|ID_EX_rs1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[6]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~181_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(6));

-- Location: LCCOMB_X19_Y14_N8
\icpu|i_datapath|i_alu|ShiftLeft0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(6)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(7),
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(6),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X19_Y11_N18
\icpu|i_datapath|i_alu|ShiftLeft0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~28_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~28_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~37_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X19_Y11_N26
\icpu|i_datapath|i_alu|ShiftLeft0~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X19_Y11_N12
\icpu|i_datapath|i_alu|ShiftLeft0~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ & (!\icpu|i_datapath|alusrc2[1]~12_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~12_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X19_Y13_N24
\icpu|i_datapath|i_alu|iadder32|bit17|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ = \icpu|i_datapath|alusrc2[17]~49_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~49_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|i_alu|iadder32|bit16|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc1~17_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\);

-- Location: LCCOMB_X19_Y13_N18
\icpu|i_datapath|i_alu|result~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~13_combout\ = (\icpu|i_datapath|alusrc2[17]~48_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(17))) # (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~48_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(17),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(17),
	combout => \icpu|i_datapath|i_alu|result~13_combout\);

-- Location: LCCOMB_X19_Y13_N10
\icpu|i_datapath|i_alu|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (((\icpu|i_datapath|ID_EX_alucont\(0)) # (\icpu|i_datapath|i_alu|result~13_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\ & (!\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|result~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~0_combout\);

-- Location: LCCOMB_X19_Y13_N20
\icpu|i_datapath|i_alu|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~1_combout\ = (\icpu|i_datapath|alusrc2[17]~49_combout\ & (\icpu|i_datapath|i_alu|Mux14~0_combout\ $ (((\icpu|i_datapath|alusrc1~17_combout\ & \icpu|i_datapath|ID_EX_alucont\(0)))))) # (!\icpu|i_datapath|alusrc2[17]~49_combout\ 
-- & (\icpu|i_datapath|i_alu|Mux14~0_combout\ & ((\icpu|i_datapath|alusrc1~17_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[17]~49_combout\,
	datab => \icpu|i_datapath|alusrc1~17_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|Mux14~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~1_combout\);

-- Location: LCCOMB_X20_Y13_N18
\icpu|i_datapath|i_alu|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~2_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~97_combout\ & ((\icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux14~1_combout\) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~97_combout\,
	datab => \icpu|i_datapath|i_alu|Mux14~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~2_combout\);

-- Location: LCCOMB_X21_Y17_N0
\icpu|i_datapath|i_alu|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux14~3_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux14~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~96_combout\)) # (!\icpu|i_datapath|i_alu|Mux14~2_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~95_combout\))))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~95_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux14~3_combout\);

-- Location: FF_X21_Y17_N1
\icpu|i_datapath|EX_MEM_aluout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(17));

-- Location: FF_X21_Y18_N13
\icpu|i_datapath|MEM_WB_aluout[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(17));

-- Location: FF_X21_Y21_N31
\icpu|i_datapath|MEM_WB_MemRdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[17]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(17));

-- Location: LCCOMB_X21_Y18_N12
\icpu|i_datapath|Add3~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~104_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(17)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(17),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(17),
	combout => \icpu|i_datapath|Add3~104_combout\);

-- Location: LCCOMB_X21_Y18_N10
\icpu|i_datapath|Add3~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~105_combout\ = (\icpu|i_datapath|Add3~104_combout\) # ((\icpu|i_datapath|Add3~55_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~104_combout\,
	datac => \icpu|i_datapath|Add3~55_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~105_combout\);

-- Location: LCCOMB_X17_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~631_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x23\(17))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x19\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(17),
	datad => \icpu|i_datapath|i_regfile|x19\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~631_combout\);

-- Location: LCCOMB_X16_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~632_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~631_combout\ & ((\icpu|i_datapath|i_regfile|x31\(17)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~631_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(17) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(17),
	datab => \icpu|i_datapath|ID_EX_rs2_data~631_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(17),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~632_combout\);

-- Location: LCCOMB_X12_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~626_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(17)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(17) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(17),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(17),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~626_combout\);

-- Location: LCCOMB_X16_Y19_N12
\icpu|i_datapath|ID_EX_rs2_data~627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~627_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~626_combout\ & (((\icpu|i_datapath|i_regfile|x30\(17))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~626_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~626_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(17),
	datad => \icpu|i_datapath|i_regfile|x30\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~627_combout\);

-- Location: LCCOMB_X14_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~628_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(17))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(17),
	datad => \icpu|i_datapath|i_regfile|x16\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~628_combout\);

-- Location: LCCOMB_X20_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~629_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~628_combout\ & (((\icpu|i_datapath|i_regfile|x28\(17))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~628_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~628_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(17),
	datad => \icpu|i_datapath|i_regfile|x28\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~629_combout\);

-- Location: LCCOMB_X20_Y24_N4
\icpu|i_datapath|ID_EX_rs2_data~630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~630_combout\ = (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~627_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~629_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~627_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~629_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~630_combout\);

-- Location: LCCOMB_X12_Y22_N8
\icpu|i_datapath|ID_EX_rs2_data~624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~624_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(17)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(17),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(17),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~624_combout\);

-- Location: LCCOMB_X12_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~625_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~624_combout\ & ((\icpu|i_datapath|i_regfile|x29\(17)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~624_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(17) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(17),
	datab => \icpu|i_datapath|ID_EX_rs2_data~624_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(17),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~625_combout\);

-- Location: LCCOMB_X20_Y24_N14
\icpu|i_datapath|ID_EX_rs2_data~633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~633_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~630_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~632_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~630_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~625_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~632_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~630_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~625_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~633_combout\);

-- Location: LCCOMB_X27_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~634_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(17))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x4\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x6\(17),
	datad => \icpu|i_datapath|i_regfile|x4\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~634_combout\);

-- Location: LCCOMB_X27_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~635_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~634_combout\ & (\icpu|i_datapath|i_regfile|x7\(17))) # (!\icpu|i_datapath|ID_EX_rs2_data~634_combout\ & ((\icpu|i_datapath|i_regfile|x5\(17)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x7\(17),
	datac => \icpu|i_datapath|i_regfile|x5\(17),
	datad => \icpu|i_datapath|ID_EX_rs2_data~634_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~635_combout\);

-- Location: LCCOMB_X27_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~636_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~635_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|i_regfile|x1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(17),
	datad => \icpu|i_datapath|ID_EX_rs2_data~635_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~636_combout\);

-- Location: LCCOMB_X27_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~637_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~636_combout\ & ((\icpu|i_datapath|i_regfile|x3\(17)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~636_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x2\(17) & \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~636_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(17),
	datac => \icpu|i_datapath|i_regfile|x2\(17),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~637_combout\);

-- Location: LCCOMB_X20_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~638_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~633_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~633_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~637_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~638_combout\);

-- Location: LCCOMB_X23_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~622_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x9\(17)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x8\(17) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x8\(17),
	datac => \icpu|i_datapath|i_regfile|x9\(17),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~622_combout\);

-- Location: LCCOMB_X23_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~623_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~622_combout\ & (((\icpu|i_datapath|i_regfile|x11\(17)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~622_combout\ & (\icpu|i_datapath|i_regfile|x10\(17) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~622_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(17),
	datac => \icpu|i_datapath|i_regfile|x11\(17),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~623_combout\);

-- Location: LCCOMB_X24_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~639_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x14\(17)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(17) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(17),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(17),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~639_combout\);

-- Location: LCCOMB_X24_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~640_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~639_combout\ & (((\icpu|i_datapath|i_regfile|x15\(17)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~639_combout\ & (\icpu|i_datapath|i_regfile|x13\(17) 
-- & (\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(17),
	datab => \icpu|i_datapath|ID_EX_rs2_data~639_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|i_regfile|x15\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~640_combout\);

-- Location: LCCOMB_X20_Y24_N10
\icpu|i_datapath|ID_EX_rs2_data~641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~641_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~638_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~640_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~638_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~623_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~638_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~638_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~623_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~640_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~641_combout\);

-- Location: LCCOMB_X21_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~642_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~641_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~641_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(17),
	combout => \icpu|i_datapath|ID_EX_rs2_data~642_combout\);

-- Location: LCCOMB_X21_Y17_N10
\icpu|i_datapath|ID_EX_rs2_data~643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~643_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~642_combout\ & (\icpu|i_datapath|Add3~105_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~642_combout\ & 
-- ((\read_data[17]~103_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|Add3~105_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~642_combout\,
	datad => \read_data[17]~103_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~643_combout\);

-- Location: LCCOMB_X21_Y17_N26
\icpu|i_datapath|ID_EX_rs2_data~644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~644_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux14~3_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~643_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux14~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~644_combout\);

-- Location: FF_X21_Y17_N27
\icpu|i_datapath|ID_EX_rs2_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(17));

-- Location: FF_X21_Y17_N19
\icpu|i_datapath|EX_MEM_rs2_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(17));

-- Location: LCCOMB_X21_Y16_N28
\icpu|i_datapath|IF_ID_inst~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~5_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(16) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(16),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~5_combout\);

-- Location: FF_X21_Y16_N29
\icpu|i_datapath|rs1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~5_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs1\(1));

-- Location: FF_X15_Y24_N15
\icpu|i_datapath|i_regfile|x28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(4));

-- Location: FF_X15_Y24_N29
\icpu|i_datapath|i_regfile|x20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(4));

-- Location: FF_X20_Y23_N5
\icpu|i_datapath|i_regfile|x24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(4));

-- Location: FF_X20_Y23_N7
\icpu|i_datapath|i_regfile|x16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(4));

-- Location: LCCOMB_X20_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~119_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(4))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x16\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(4),
	datad => \icpu|i_datapath|i_regfile|x16\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~119_combout\);

-- Location: LCCOMB_X15_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~120_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~119_combout\ & (\icpu|i_datapath|i_regfile|x28\(4))) # (!\icpu|i_datapath|ID_EX_rs1_data~119_combout\ & ((\icpu|i_datapath|i_regfile|x20\(4)))))) 
-- # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|ID_EX_rs1_data~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x28\(4),
	datac => \icpu|i_datapath|i_regfile|x20\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data~119_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~120_combout\);

-- Location: LCCOMB_X14_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~121_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~118_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~118_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~120_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~121_combout\);

-- Location: FF_X16_Y22_N7
\icpu|i_datapath|i_regfile|x31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(4));

-- Location: FF_X17_Y22_N17
\icpu|i_datapath|i_regfile|x23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(4));

-- Location: FF_X17_Y22_N3
\icpu|i_datapath|i_regfile|x19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(4));

-- Location: LCCOMB_X17_Y22_N16
\icpu|i_datapath|ID_EX_rs1_data~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~122_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x23\(4))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(4),
	datad => \icpu|i_datapath|i_regfile|x19\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~122_combout\);

-- Location: FF_X16_Y22_N13
\icpu|i_datapath|i_regfile|x27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(4));

-- Location: LCCOMB_X16_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~123_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~122_combout\ & ((\icpu|i_datapath|i_regfile|x31\(4)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~122_combout\ & (((\icpu|i_datapath|i_regfile|x27\(4) 
-- & \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(4),
	datab => \icpu|i_datapath|ID_EX_rs1_data~122_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(4),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~123_combout\);

-- Location: LCCOMB_X14_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~124_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~121_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~123_combout\) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~121_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~116_combout\ & ((\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~116_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~121_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~123_combout\,
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~124_combout\);

-- Location: FF_X28_Y19_N5
\icpu|i_datapath|i_regfile|x5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(4));

-- Location: FF_X27_Y19_N9
\icpu|i_datapath|i_regfile|x4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(4));

-- Location: LCCOMB_X28_Y19_N4
\icpu|i_datapath|ID_EX_rs1_data~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~127_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(4))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(4),
	datad => \icpu|i_datapath|i_regfile|x4\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~127_combout\);

-- Location: FF_X27_Y19_N31
\icpu|i_datapath|i_regfile|x6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(4));

-- Location: FF_X28_Y19_N23
\icpu|i_datapath|i_regfile|x7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(4));

-- Location: LCCOMB_X27_Y19_N30
\icpu|i_datapath|ID_EX_rs1_data~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~128_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~127_combout\ & (((\icpu|i_datapath|i_regfile|x7\(4))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~127_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x6\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~127_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(4),
	datad => \icpu|i_datapath|i_regfile|x7\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~128_combout\);

-- Location: FF_X29_Y20_N31
\icpu|i_datapath|i_regfile|x3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(4));

-- Location: FF_X28_Y20_N3
\icpu|i_datapath|i_regfile|x1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(4));

-- Location: FF_X29_Y20_N29
\icpu|i_datapath|i_regfile|x2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(4));

-- Location: LCCOMB_X29_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~129_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(4)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|i_regfile|x1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(4),
	datac => \icpu|i_datapath|i_regfile|x2\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~129_combout\);

-- Location: LCCOMB_X27_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~130_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~129_combout\ & (((\icpu|i_datapath|i_regfile|x3\(4)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~129_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~128_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~128_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(4),
	datac => \icpu|i_datapath|ID_EX_rs1_data~129_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~130_combout\);

-- Location: FF_X27_Y17_N23
\icpu|i_datapath|i_regfile|x8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(4));

-- Location: FF_X26_Y17_N21
\icpu|i_datapath|i_regfile|x10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(4));

-- Location: LCCOMB_X27_Y17_N22
\icpu|i_datapath|ID_EX_rs1_data~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~125_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(4)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(4),
	datad => \icpu|i_datapath|i_regfile|x10\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~125_combout\);

-- Location: FF_X26_Y17_N31
\icpu|i_datapath|i_regfile|x11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(4));

-- Location: FF_X27_Y17_N5
\icpu|i_datapath|i_regfile|x9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(4));

-- Location: LCCOMB_X26_Y17_N30
\icpu|i_datapath|ID_EX_rs1_data~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~126_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~125_combout\ & (((\icpu|i_datapath|i_regfile|x11\(4))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~125_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~125_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(4),
	datad => \icpu|i_datapath|i_regfile|x9\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data~126_combout\);

-- Location: LCCOMB_X14_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~131_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~126_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~130_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~126_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~131_combout\);

-- Location: FF_X21_Y19_N5
\icpu|i_datapath|i_regfile|x15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~9_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(4));

-- Location: FF_X14_Y20_N7
\icpu|i_datapath|i_regfile|x14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(4));

-- Location: FF_X17_Y21_N11
\icpu|i_datapath|i_regfile|x12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(4));

-- Location: FF_X14_Y20_N21
\icpu|i_datapath|i_regfile|x13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~9_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(4));

-- Location: LCCOMB_X14_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~132_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x13\(4)) # (\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(4) & ((!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(4),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(4),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~132_combout\);

-- Location: LCCOMB_X14_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~133_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~132_combout\ & (\icpu|i_datapath|i_regfile|x15\(4))) # (!\icpu|i_datapath|ID_EX_rs1_data~132_combout\ & ((\icpu|i_datapath|i_regfile|x14\(4)))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(4),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data~132_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~133_combout\);

-- Location: LCCOMB_X14_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~134_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~131_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~133_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~131_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~124_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~124_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~131_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~133_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~134_combout\);

-- Location: LCCOMB_X14_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~135_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\) # ((\read_data[4]~117_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(4),
	datad => \read_data[4]~117_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~135_combout\);

-- Location: LCCOMB_X14_Y20_N10
\icpu|i_datapath|ID_EX_rs1_data~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~136_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~135_combout\ & (((\icpu|i_datapath|Add3~9_combout\) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~135_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~134_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~134_combout\,
	datab => \icpu|i_datapath|Add3~9_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~135_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~136_combout\);

-- Location: LCCOMB_X14_Y13_N18
\icpu|i_datapath|ID_EX_rs1_data~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~137_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~136_combout\,
	datad => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~137_combout\);

-- Location: FF_X14_Y13_N19
\icpu|i_datapath|ID_EX_rs1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(4));

-- Location: LCCOMB_X17_Y12_N30
\icpu|i_datapath|i_alu|ShiftLeft0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(3)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(3),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X20_Y10_N20
\icpu|i_datapath|i_alu|ShiftLeft0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~16_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~16_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~25_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X20_Y10_N10
\icpu|i_datapath|i_alu|ShiftLeft0~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~24_combout\) # ((!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~24_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X20_Y10_N16
\icpu|i_datapath|i_alu|ShiftLeft0~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~78_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X20_Y10_N6
\icpu|i_datapath|i_alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\) # ((!\icpu|i_datapath|i_alu|ShiftLeft0~120_combout\) # (!\icpu|i_datapath|alusrc2[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[2]~1_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~120_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y10_N4
\icpu|i_datapath|i_alu|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux17~1_combout\ = (\icpu|i_datapath|i_alu|Mux17~0_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~79_combout\))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~80_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~79_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux17~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux17~1_combout\);

-- Location: LCCOMB_X16_Y12_N22
\icpu|i_datapath|ID_EX_rs2_data[14]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|alusrc1~14_combout\ $ (((\icpu|i_datapath|alusrc2[14]~55_combout\ & \icpu|i_datapath|ID_EX_alucont\(1)))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|alusrc2[14]~55_combout\) # ((\icpu|i_datapath|alusrc1~14_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|alusrc2[14]~55_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc1~14_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\);

-- Location: LCCOMB_X16_Y13_N20
\icpu|i_datapath|i_alu|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~9_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|alusrc2[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux16~9_combout\);

-- Location: LCCOMB_X16_Y16_N24
\icpu|i_datapath|ID_EX_rs2_data[14]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~18_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux16~9_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux16~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~18_combout\);

-- Location: LCCOMB_X17_Y16_N8
\icpu|i_datapath|ID_EX_rs2_data[14]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~16_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\ & ((\icpu|i_datapath|alusrc2[14]~54_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[14]~15_combout\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(14),
	datad => \icpu|i_datapath|alusrc2[14]~54_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~16_combout\);

-- Location: LCCOMB_X16_Y12_N4
\icpu|i_datapath|i_alu|iadder32|bit14|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ = \icpu|i_datapath|alusrc1~14_combout\ $ (\icpu|i_datapath|alusrc2[14]~55_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~14_combout\,
	datab => \icpu|i_datapath|alusrc2[14]~55_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\);

-- Location: LCCOMB_X16_Y16_N6
\icpu|i_datapath|ID_EX_rs2_data[14]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~17_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1)) # ((\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|ID_EX_rs2_data[14]~16_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data[14]~16_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~17_combout\);

-- Location: LCCOMB_X16_Y16_N26
\icpu|i_datapath|ID_EX_rs2_data[14]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[14]~18_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux17~1_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data[14]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux17~1_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[14]~18_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|ID_EX_rs2_data[14]~17_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\);

-- Location: LCCOMB_X16_Y18_N20
\icpu|i_datapath|ID_EX_rs1_data~377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~377_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(14)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x12\(14) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x13\(14),
	datac => \icpu|i_datapath|i_regfile|x12\(14),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~377_combout\);

-- Location: LCCOMB_X17_Y18_N0
\icpu|i_datapath|ID_EX_rs1_data~378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~378_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~377_combout\ & ((\icpu|i_datapath|i_regfile|x15\(14)) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~377_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x14\(14) & \icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(14),
	datab => \icpu|i_datapath|ID_EX_rs1_data~377_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(14),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~378_combout\);

-- Location: LCCOMB_X12_Y19_N22
\icpu|i_datapath|ID_EX_rs1_data~360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~360_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(14)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(14),
	datad => \icpu|i_datapath|i_regfile|x22\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~360_combout\);

-- Location: LCCOMB_X15_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~361_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~360_combout\ & (((\icpu|i_datapath|i_regfile|x30\(14))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~360_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~360_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(14),
	datad => \icpu|i_datapath|i_regfile|x30\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~361_combout\);

-- Location: LCCOMB_X17_Y23_N6
\icpu|i_datapath|ID_EX_rs1_data~367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~367_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(14)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x19\(14) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x23\(14),
	datac => \icpu|i_datapath|i_regfile|x19\(14),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~367_combout\);

-- Location: LCCOMB_X16_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~368_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~367_combout\ & (\icpu|i_datapath|i_regfile|x31\(14))) # (!\icpu|i_datapath|ID_EX_rs1_data~367_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x27\(14)))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(14),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(14),
	datad => \icpu|i_datapath|ID_EX_rs1_data~367_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~368_combout\);

-- Location: LCCOMB_X12_Y22_N22
\icpu|i_datapath|ID_EX_rs1_data~362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~362_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(14)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(14) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(14),
	datac => \icpu|i_datapath|i_regfile|x17\(14),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~362_combout\);

-- Location: LCCOMB_X12_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~363_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~362_combout\ & (\icpu|i_datapath|i_regfile|x29\(14))) # (!\icpu|i_datapath|ID_EX_rs1_data~362_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(14)))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~362_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(14),
	datad => \icpu|i_datapath|i_regfile|x21\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~363_combout\);

-- Location: LCCOMB_X12_Y23_N14
\icpu|i_datapath|ID_EX_rs1_data~364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~364_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(14)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(14),
	datad => \icpu|i_datapath|i_regfile|x24\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~364_combout\);

-- Location: LCCOMB_X14_Y23_N26
\icpu|i_datapath|ID_EX_rs1_data~365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~365_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~364_combout\ & (((\icpu|i_datapath|i_regfile|x28\(14)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~364_combout\ & (\icpu|i_datapath|i_regfile|x20\(14) 
-- & ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~364_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(14),
	datac => \icpu|i_datapath|i_regfile|x28\(14),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~365_combout\);

-- Location: LCCOMB_X21_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~366_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~363_combout\)) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~365_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~363_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~365_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~366_combout\);

-- Location: LCCOMB_X21_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~369_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~366_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~368_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~366_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~361_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~361_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~368_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~366_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~369_combout\);

-- Location: LCCOMB_X26_Y23_N28
\icpu|i_datapath|ID_EX_rs1_data~370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~370_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(14))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x10\(14),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(14),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~370_combout\);

-- Location: LCCOMB_X17_Y18_N30
\icpu|i_datapath|ID_EX_rs1_data~371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~371_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~370_combout\ & (((\icpu|i_datapath|i_regfile|x11\(14))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~370_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x9\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~370_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(14),
	datad => \icpu|i_datapath|i_regfile|x9\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~371_combout\);

-- Location: LCCOMB_X26_Y22_N6
\icpu|i_datapath|ID_EX_rs1_data~372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~372_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(14))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(14),
	datad => \icpu|i_datapath|i_regfile|x5\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~372_combout\);

-- Location: LCCOMB_X26_Y22_N4
\icpu|i_datapath|ID_EX_rs1_data~373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~373_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~372_combout\ & (((\icpu|i_datapath|i_regfile|x7\(14))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~372_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x6\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~372_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(14),
	datad => \icpu|i_datapath|i_regfile|x7\(14),
	combout => \icpu|i_datapath|ID_EX_rs1_data~373_combout\);

-- Location: LCCOMB_X27_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~374_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(14)) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(14) & !\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(14),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(14),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~374_combout\);

-- Location: LCCOMB_X27_Y24_N20
\icpu|i_datapath|ID_EX_rs1_data~375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~375_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~374_combout\ & (((\icpu|i_datapath|i_regfile|x3\(14)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~374_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~373_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~373_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~374_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(14),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~375_combout\);

-- Location: LCCOMB_X21_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~376_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~371_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~371_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~375_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~376_combout\);

-- Location: LCCOMB_X21_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~379_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~376_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~378_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~376_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~369_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~378_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~369_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~376_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~379_combout\);

-- Location: LCCOMB_X16_Y16_N0
\icpu|i_datapath|ID_EX_rs1_data~380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~380_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\read_data[14]~109_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- (((\icpu|i_datapath|EX_MEM_aluout\(14) & !\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datab => \read_data[14]~109_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(14),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~380_combout\);

-- Location: LCCOMB_X16_Y16_N10
\icpu|i_datapath|ID_EX_rs1_data~381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~381_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~380_combout\ & ((\icpu|i_datapath|Add3~111_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~380_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~379_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~379_combout\,
	datab => \icpu|i_datapath|Add3~111_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~380_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~381_combout\);

-- Location: LCCOMB_X16_Y16_N28
\icpu|i_datapath|ID_EX_rs1_data~382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~382_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~381_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[14]~7_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~381_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~382_combout\);

-- Location: FF_X16_Y16_N29
\icpu|i_datapath|ID_EX_rs1_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(14));

-- Location: LCCOMB_X15_Y12_N8
\icpu|i_datapath|i_alu|ShiftLeft0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(14))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(14),
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(15),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X20_Y11_N24
\icpu|i_datapath|i_alu|ShiftLeft0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~59_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X22_Y11_N30
\icpu|i_datapath|i_alu|ShiftLeft0~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~60_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X22_Y12_N30
\icpu|i_datapath|i_alu|ShiftLeft0~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~61_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~61_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X22_Y11_N0
\icpu|i_datapath|i_alu|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~6_combout\ = (\icpu|i_datapath|i_alu|Mux4~4_combout\ & ((\icpu|i_datapath|i_alu|Mux4~5_combout\) # ((\icpu|i_datapath|i_alu|ShiftLeft0~113_combout\)))) # (!\icpu|i_datapath|i_alu|Mux4~4_combout\ & 
-- (!\icpu|i_datapath|i_alu|Mux4~5_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~113_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~55_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~6_combout\);

-- Location: LCCOMB_X22_Y11_N18
\icpu|i_datapath|i_alu|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~7_combout\ = (\icpu|i_datapath|i_alu|Mux4~5_combout\ & ((\icpu|i_datapath|i_alu|Mux6~6_combout\ & (\icpu|i_datapath|i_alu|Mux22~8_combout\)) # (!\icpu|i_datapath|i_alu|Mux6~6_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~96_combout\))))) # (!\icpu|i_datapath|i_alu|Mux4~5_combout\ & (((\icpu|i_datapath|i_alu|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux22~8_combout\,
	datab => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~96_combout\,
	datad => \icpu|i_datapath|i_alu|Mux6~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~7_combout\);

-- Location: LCCOMB_X14_Y14_N24
\icpu|i_datapath|i_alu|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux6~9_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|Mux6~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux6~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux6~9_combout\);

-- Location: LCCOMB_X26_Y14_N26
\icpu|i_datapath|ID_EX_rs2_data[25]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux6~9_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux6~9_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux6~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\);

-- Location: LCCOMB_X26_Y14_N24
\icpu|i_datapath|ID_EX_rs2_data[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[25]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[25]~10_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[25]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N0
\icpu|i_datapath|ID_EX_rs2_data~457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~457_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x14\(25)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(25) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x12\(25),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(25),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~457_combout\);

-- Location: LCCOMB_X24_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~458_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~457_combout\ & ((\icpu|i_datapath|i_regfile|x15\(25)))) # (!\icpu|i_datapath|ID_EX_rs2_data~457_combout\ & 
-- (\icpu|i_datapath|i_regfile|x13\(25))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x13\(25),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x15\(25),
	datad => \icpu|i_datapath|ID_EX_rs2_data~457_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~458_combout\);

-- Location: LCCOMB_X23_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~452_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x6\(25)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x4\(25) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x4\(25),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(25),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~452_combout\);

-- Location: LCCOMB_X28_Y21_N0
\icpu|i_datapath|ID_EX_rs2_data~453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~453_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~452_combout\ & (((\icpu|i_datapath|i_regfile|x7\(25))) # (!\icpu|i_datapath|rs2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~452_combout\ & (\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x5\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~452_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(25),
	datad => \icpu|i_datapath|i_regfile|x7\(25),
	combout => \icpu|i_datapath|ID_EX_rs2_data~453_combout\);

-- Location: LCCOMB_X28_Y21_N20
\icpu|i_datapath|ID_EX_rs2_data~454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~454_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~453_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~453_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datad => \icpu|i_datapath|i_regfile|x1\(25),
	combout => \icpu|i_datapath|ID_EX_rs2_data~454_combout\);

-- Location: LCCOMB_X28_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~455_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~454_combout\ & ((\icpu|i_datapath|i_regfile|x3\(25)))) # (!\icpu|i_datapath|ID_EX_rs2_data~454_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(25))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~454_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~454_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(25),
	datad => \icpu|i_datapath|i_regfile|x3\(25),
	combout => \icpu|i_datapath|ID_EX_rs2_data~455_combout\);

-- Location: LCCOMB_X17_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~449_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(25)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(25),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(25),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~449_combout\);

-- Location: LCCOMB_X19_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~450_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~449_combout\ & ((\icpu|i_datapath|i_regfile|x31\(25)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~449_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x27\(25) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(25),
	datab => \icpu|i_datapath|ID_EX_rs2_data~449_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(25),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~450_combout\);

-- Location: LCCOMB_X20_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~442_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(25)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(25) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(25),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(25),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~442_combout\);

-- Location: LCCOMB_X21_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~443_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~442_combout\ & ((\icpu|i_datapath|i_regfile|x29\(25)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~442_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(25) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~442_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(25),
	datac => \icpu|i_datapath|i_regfile|x21\(25),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~443_combout\);

-- Location: LCCOMB_X20_Y23_N20
\icpu|i_datapath|ID_EX_rs2_data~446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~446_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x24\(25)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x16\(25) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(25),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(25),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~446_combout\);

-- Location: LCCOMB_X20_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~447_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~446_combout\ & (\icpu|i_datapath|i_regfile|x28\(25))) # (!\icpu|i_datapath|ID_EX_rs2_data~446_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(25)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(25),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(25),
	datad => \icpu|i_datapath|ID_EX_rs2_data~446_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~447_combout\);

-- Location: LCCOMB_X24_Y24_N4
\icpu|i_datapath|ID_EX_rs2_data~444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~444_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(25)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(25) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x18\(25),
	datac => \icpu|i_datapath|i_regfile|x22\(25),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~444_combout\);

-- Location: LCCOMB_X16_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~445_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~444_combout\ & ((\icpu|i_datapath|i_regfile|x30\(25)) # ((!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~444_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x26\(25) & \icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(25),
	datab => \icpu|i_datapath|ID_EX_rs2_data~444_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(25),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~445_combout\);

-- Location: LCCOMB_X24_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~448_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0)) # (\icpu|i_datapath|ID_EX_rs2_data~445_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~447_combout\ & 
-- (!\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~447_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~445_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~448_combout\);

-- Location: LCCOMB_X24_Y19_N2
\icpu|i_datapath|ID_EX_rs2_data~451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~451_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~448_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~450_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~448_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~443_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~450_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~443_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~448_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~451_combout\);

-- Location: LCCOMB_X24_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data~456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~456_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~451_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~455_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~451_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~456_combout\);

-- Location: LCCOMB_X22_Y17_N14
\icpu|i_datapath|ID_EX_rs2_data~440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~440_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(25))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x8\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(25),
	datad => \icpu|i_datapath|i_regfile|x8\(25),
	combout => \icpu|i_datapath|ID_EX_rs2_data~440_combout\);

-- Location: LCCOMB_X26_Y17_N4
\icpu|i_datapath|ID_EX_rs2_data~441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~441_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~440_combout\ & (\icpu|i_datapath|i_regfile|x11\(25))) # (!\icpu|i_datapath|ID_EX_rs2_data~440_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x10\(25)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(25),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(25),
	datad => \icpu|i_datapath|ID_EX_rs2_data~440_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~441_combout\);

-- Location: LCCOMB_X26_Y14_N2
\icpu|i_datapath|ID_EX_rs2_data~459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~459_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~456_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~458_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~456_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & \icpu|i_datapath|ID_EX_rs2_data~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~458_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~456_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~441_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~459_combout\);

-- Location: LCCOMB_X26_Y14_N12
\icpu|i_datapath|ID_EX_rs2_data~460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~460_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~459_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & \icpu|i_datapath|EX_MEM_aluout\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~459_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(25),
	combout => \icpu|i_datapath|ID_EX_rs2_data~460_combout\);

-- Location: LCCOMB_X26_Y14_N30
\icpu|i_datapath|ID_EX_rs2_data~461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~461_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~460_combout\ & ((\icpu|i_datapath|Add3~89_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~460_combout\ & 
-- (\read_data[25]~87_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[25]~87_combout\,
	datab => \icpu|i_datapath|Add3~89_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~460_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~461_combout\);

-- Location: FF_X26_Y14_N25
\icpu|i_datapath|ID_EX_rs2_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[25]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~461_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(25));

-- Location: LCCOMB_X26_Y14_N4
\icpu|i_datapath|EX_MEM_rs2_data[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[25]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(25),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[25]~feeder_combout\);

-- Location: FF_X26_Y14_N5
\icpu|i_datapath|EX_MEM_rs2_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(25));

-- Location: LCCOMB_X17_Y14_N4
\icpu|i_datapath|IF_ID_inst~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~21_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(26),
	combout => \icpu|i_datapath|IF_ID_inst~21_combout\);

-- Location: FF_X17_Y14_N5
\icpu|i_datapath|IF_ID_inst[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~21_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(26));

-- Location: LCCOMB_X17_Y14_N16
\icpu|i_controller|i_aludec|Selector4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~1_combout\ = (!\icpu|i_datapath|IF_ID_inst\(25) & (!\icpu|i_datapath|IF_ID_inst\(26) & (!\icpu|i_datapath|IF_ID_inst\(28) & !\icpu|i_datapath|IF_ID_inst\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(25),
	datab => \icpu|i_datapath|IF_ID_inst\(26),
	datac => \icpu|i_datapath|IF_ID_inst\(28),
	datad => \icpu|i_datapath|IF_ID_inst\(27),
	combout => \icpu|i_controller|i_aludec|Selector4~1_combout\);

-- Location: LCCOMB_X16_Y15_N30
\icpu|i_controller|i_aludec|Selector4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~2_combout\ = (\icpu|i_controller|i_aludec|Selector4~1_combout\ & (!\icpu|i_datapath|IF_ID_inst\(31) & !\icpu|i_datapath|IF_ID_inst\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector4~1_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(31),
	datad => \icpu|i_datapath|IF_ID_inst\(29),
	combout => \icpu|i_controller|i_aludec|Selector4~2_combout\);

-- Location: LCCOMB_X11_Y17_N12
\icpu|i_controller|i_aludec|Selector3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector3~1_combout\ = (!\icpu|i_datapath|IF_ID_inst\(14) & (!\icpu|i_datapath|IF_ID_inst\(13) & (!\icpu|i_datapath|IF_ID_inst\(12) & \icpu|i_datapath|IF_ID_inst\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(14),
	datab => \icpu|i_datapath|IF_ID_inst\(13),
	datac => \icpu|i_datapath|IF_ID_inst\(12),
	datad => \icpu|i_datapath|IF_ID_inst\(30),
	combout => \icpu|i_controller|i_aludec|Selector3~1_combout\);

-- Location: LCCOMB_X11_Y17_N30
\icpu|i_controller|i_aludec|Selector3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector3~2_combout\ = (\icpu|i_controller|i_aludec|Selector3~0_combout\ & ((\icpu|i_datapath|IF_ID_inst\(6)) # ((\icpu|i_controller|i_aludec|Selector4~2_combout\ & \icpu|i_controller|i_aludec|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_aludec|Selector3~0_combout\,
	datab => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|i_controller|i_aludec|Selector3~1_combout\,
	combout => \icpu|i_controller|i_aludec|Selector3~2_combout\);

-- Location: FF_X17_Y11_N9
\icpu|i_datapath|ID_EX_alucont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_controller|i_aludec|Selector3~2_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_alucont\(4));

-- Location: LCCOMB_X19_Y12_N2
\icpu|i_datapath|i_alu|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~3_combout\ = (\icpu|i_datapath|alusrc2[31]~58_combout\ & ((\icpu|i_datapath|alusrc1~30_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0) $ (\icpu|i_datapath|ID_EX_alucont\(1)))) # (!\icpu|i_datapath|alusrc1~30_combout\ & 
-- ((\icpu|i_datapath|ID_EX_alucont\(1)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))) # (!\icpu|i_datapath|alusrc2[31]~58_combout\ & (\icpu|i_datapath|alusrc1~30_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[31]~58_combout\,
	datab => \icpu|i_datapath|alusrc1~30_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux0~3_combout\);

-- Location: LCCOMB_X19_Y12_N12
\icpu|i_datapath|i_alu|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~4_combout\ = \icpu|i_datapath|i_alu|Mux0~3_combout\ $ (((!\icpu|i_datapath|i_alu|Mux16~4_combout\ & (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|i_alu|Mux0~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~4_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y11_N30
\icpu|i_datapath|i_alu|ShiftLeft0~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~87_combout\))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~87_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X19_Y12_N30
\icpu|i_datapath|i_alu|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~88_combout\ & \icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|Mux0~4_combout\) # ((!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~4_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~88_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~5_combout\);

-- Location: LCCOMB_X22_Y12_N28
\icpu|i_datapath|i_alu|ShiftLeft0~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~62_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~53_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~62_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X20_Y12_N6
\icpu|i_datapath|i_alu|ShiftLeft0~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~81_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~81_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~82_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X22_Y11_N2
\icpu|i_datapath|i_alu|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~1_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~57_combout\) # (\icpu|i_datapath|i_alu|Mux0~0_combout\)))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\ & 
-- (\icpu|i_datapath|alusrc1~30_combout\ & ((!\icpu|i_datapath|i_alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\,
	datab => \icpu|i_datapath|alusrc1~30_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~57_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y11_N4
\icpu|i_datapath|i_alu|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~2_combout\ = (\icpu|i_datapath|i_alu|Mux0~0_combout\ & ((\icpu|i_datapath|i_alu|Mux0~1_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~85_combout\))) # (!\icpu|i_datapath|i_alu|Mux0~1_combout\ & 
-- (\icpu|i_datapath|alusrc1~29_combout\)))) # (!\icpu|i_datapath|i_alu|Mux0~0_combout\ & (((\icpu|i_datapath|i_alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~0_combout\,
	datab => \icpu|i_datapath|alusrc1~29_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~85_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~2_combout\);

-- Location: LCCOMB_X23_Y15_N0
\icpu|i_datapath|i_alu|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux0~6_combout\ = (\icpu|i_datapath|i_alu|Mux0~5_combout\ & (((\icpu|i_datapath|i_alu|Mux0~2_combout\)) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\))) # (!\icpu|i_datapath|i_alu|Mux0~5_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux10~2_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux0~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux0~6_combout\);

-- Location: FF_X23_Y15_N1
\icpu|i_datapath|EX_MEM_aluout[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(31));

-- Location: LCCOMB_X29_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~747\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~747_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(31))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(31),
	datad => \icpu|i_datapath|i_regfile|x6\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~747_combout\);

-- Location: LCCOMB_X30_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~748_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~747_combout\ & (((\icpu|i_datapath|i_regfile|x7\(31)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~747_combout\ & (\icpu|i_datapath|i_regfile|x5\(31) & 
-- ((\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~747_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(31),
	datac => \icpu|i_datapath|i_regfile|x7\(31),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~748_combout\);

-- Location: LCCOMB_X28_Y20_N28
\icpu|i_datapath|ID_EX_rs2_data~749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~749_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~748_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~748_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(31),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~749_combout\);

-- Location: LCCOMB_X27_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~750_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~749_combout\ & (\icpu|i_datapath|i_regfile|x3\(31))) # (!\icpu|i_datapath|ID_EX_rs2_data~749_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(31)))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~749_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~749_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(31),
	datad => \icpu|i_datapath|i_regfile|x2\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~750_combout\);

-- Location: LCCOMB_X12_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~737\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~737_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(31))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x17\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(31),
	datad => \icpu|i_datapath|i_regfile|x25\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~737_combout\);

-- Location: LCCOMB_X12_Y20_N14
\icpu|i_datapath|ID_EX_rs2_data~738\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~738_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~737_combout\ & (((\icpu|i_datapath|i_regfile|x29\(31)) # (!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~737_combout\ & (\icpu|i_datapath|i_regfile|x21\(31) 
-- & ((\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x21\(31),
	datab => \icpu|i_datapath|ID_EX_rs2_data~737_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(31),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~738_combout\);

-- Location: LCCOMB_X12_Y19_N6
\icpu|i_datapath|ID_EX_rs2_data~739\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~739_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(31)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(31),
	datad => \icpu|i_datapath|i_regfile|x22\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~739_combout\);

-- Location: LCCOMB_X15_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~740\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~740_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~739_combout\ & (((\icpu|i_datapath|i_regfile|x30\(31)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~739_combout\ & (\icpu|i_datapath|i_regfile|x26\(31) 
-- & ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(31),
	datab => \icpu|i_datapath|ID_EX_rs2_data~739_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(31),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~740_combout\);

-- Location: LCCOMB_X14_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~741\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~741_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(31))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x16\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(31),
	datad => \icpu|i_datapath|i_regfile|x24\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~741_combout\);

-- Location: LCCOMB_X20_Y24_N30
\icpu|i_datapath|ID_EX_rs2_data~742\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~742_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~741_combout\ & (((\icpu|i_datapath|i_regfile|x28\(31))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~741_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~741_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(31),
	datad => \icpu|i_datapath|i_regfile|x20\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~742_combout\);

-- Location: LCCOMB_X20_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~743\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~743_combout\ = (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~740_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~742_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~740_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~742_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~743_combout\);

-- Location: LCCOMB_X17_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~744\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~744_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(31)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(31),
	datad => \icpu|i_datapath|i_regfile|x23\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~744_combout\);

-- Location: LCCOMB_X16_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~745\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~745_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~744_combout\ & (((\icpu|i_datapath|i_regfile|x31\(31)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~744_combout\ & (\icpu|i_datapath|i_regfile|x27\(31) 
-- & ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~744_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(31),
	datac => \icpu|i_datapath|i_regfile|x31\(31),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~745_combout\);

-- Location: LCCOMB_X20_Y24_N2
\icpu|i_datapath|ID_EX_rs2_data~746\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~746_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~743_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~745_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~743_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~738_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~738_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~743_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~745_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~746_combout\);

-- Location: LCCOMB_X20_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~751_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~746_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~750_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~746_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~751_combout\);

-- Location: LCCOMB_X27_Y18_N16
\icpu|i_datapath|ID_EX_rs2_data~752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~752_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x14\(31)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x12\(31) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(31),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(31),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~752_combout\);

-- Location: LCCOMB_X19_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~753_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~752_combout\ & (\icpu|i_datapath|i_regfile|x15\(31))) # (!\icpu|i_datapath|ID_EX_rs2_data~752_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x13\(31)))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x15\(31),
	datac => \icpu|i_datapath|i_regfile|x13\(31),
	datad => \icpu|i_datapath|ID_EX_rs2_data~752_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~753_combout\);

-- Location: LCCOMB_X26_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~735\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~735_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(31)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(31),
	datad => \icpu|i_datapath|i_regfile|x9\(31),
	combout => \icpu|i_datapath|ID_EX_rs2_data~735_combout\);

-- Location: LCCOMB_X26_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~736\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~736_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~735_combout\ & ((\icpu|i_datapath|i_regfile|x11\(31)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~735_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x10\(31) & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~735_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(31),
	datac => \icpu|i_datapath|i_regfile|x10\(31),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~736_combout\);

-- Location: LCCOMB_X23_Y21_N2
\icpu|i_datapath|ID_EX_rs2_data~754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~754_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~751_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~753_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~751_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & \icpu|i_datapath|ID_EX_rs2_data~736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~751_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~753_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~736_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~754_combout\);

-- Location: LCCOMB_X23_Y21_N4
\icpu|i_datapath|ID_EX_rs2_data~755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~755_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~754_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(31),
	datad => \icpu|i_datapath|ID_EX_rs2_data~754_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~755_combout\);

-- Location: LCCOMB_X23_Y15_N8
\icpu|i_datapath|ID_EX_rs2_data~756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~756_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~755_combout\ & ((\icpu|i_datapath|Add3~119_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~755_combout\ & 
-- (\read_data[31]~113_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~755_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~755_combout\,
	datac => \read_data[31]~113_combout\,
	datad => \icpu|i_datapath|Add3~119_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~756_combout\);

-- Location: LCCOMB_X23_Y15_N10
\icpu|i_datapath|ID_EX_rs2_data~757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~757_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux0~6_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~756_combout\,
	datad => \icpu|i_datapath|i_alu|Mux0~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~757_combout\);

-- Location: FF_X23_Y15_N11
\icpu|i_datapath|ID_EX_rs2_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(31));

-- Location: LCCOMB_X23_Y15_N28
\icpu|i_datapath|EX_MEM_rs2_data[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[31]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(31),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[31]~feeder_combout\);

-- Location: FF_X23_Y15_N29
\icpu|i_datapath|EX_MEM_rs2_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(31));

-- Location: LCCOMB_X17_Y25_N10
\iTimer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR~22_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(31)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(31),
	combout => \iTimer|CompareR~22_combout\);

-- Location: FF_X17_Y25_N11
\iTimer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CompareR~22_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(31));

-- Location: LCCOMB_X21_Y25_N12
\iTimer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~19_combout\ = (\iTimer|CompareR\(31) & (\iTimer|CounterR\(31) & (\iTimer|CompareR\(30) $ (!\iTimer|CounterR\(30))))) # (!\iTimer|CompareR\(31) & (!\iTimer|CounterR\(31) & (\iTimer|CompareR\(30) $ (!\iTimer|CounterR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(31),
	datab => \iTimer|CounterR\(31),
	datac => \iTimer|CompareR\(30),
	datad => \iTimer|CounterR\(30),
	combout => \iTimer|Equal0~19_combout\);

-- Location: LCCOMB_X22_Y21_N4
\iTimer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~16_combout\ = \iTimer|CounterR\(25) $ (\iTimer|CompareR\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iTimer|CounterR\(25),
	datad => \iTimer|CompareR\(25),
	combout => \iTimer|Equal0~16_combout\);

-- Location: LCCOMB_X22_Y21_N2
\iTimer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~15_combout\ = (\iTimer|CompareR\(27) & (\iTimer|CounterR\(27) & (\iTimer|CompareR\(26) $ (!\iTimer|CounterR\(26))))) # (!\iTimer|CompareR\(27) & (!\iTimer|CounterR\(27) & (\iTimer|CompareR\(26) $ (!\iTimer|CounterR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(27),
	datab => \iTimer|CompareR\(26),
	datac => \iTimer|CounterR\(26),
	datad => \iTimer|CounterR\(27),
	combout => \iTimer|Equal0~15_combout\);

-- Location: LCCOMB_X22_Y21_N14
\iTimer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~17_combout\ = (!\iTimer|Equal0~16_combout\ & (\iTimer|Equal0~15_combout\ & (\iTimer|CounterR\(24) $ (!\iTimer|CompareR\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(24),
	datab => \iTimer|CompareR\(24),
	datac => \iTimer|Equal0~16_combout\,
	datad => \iTimer|Equal0~15_combout\,
	combout => \iTimer|Equal0~17_combout\);

-- Location: LCCOMB_X21_Y21_N10
\iTimer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~12_combout\ = (\iTimer|CompareR\(20) & (\iTimer|CounterR\(20) & (\iTimer|CompareR\(21) $ (!\iTimer|CounterR\(21))))) # (!\iTimer|CompareR\(20) & (!\iTimer|CounterR\(20) & (\iTimer|CompareR\(21) $ (!\iTimer|CounterR\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(20),
	datab => \iTimer|CompareR\(21),
	datac => \iTimer|CounterR\(20),
	datad => \iTimer|CounterR\(21),
	combout => \iTimer|Equal0~12_combout\);

-- Location: LCCOMB_X21_Y21_N24
\iTimer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~10_combout\ = (\iTimer|CompareR\(17) & (\iTimer|CounterR\(17) & (\iTimer|CounterR\(16) $ (!\iTimer|CompareR\(16))))) # (!\iTimer|CompareR\(17) & (!\iTimer|CounterR\(17) & (\iTimer|CounterR\(16) $ (!\iTimer|CompareR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(17),
	datab => \iTimer|CounterR\(16),
	datac => \iTimer|CounterR\(17),
	datad => \iTimer|CompareR\(16),
	combout => \iTimer|Equal0~10_combout\);

-- Location: LCCOMB_X22_Y21_N8
\iTimer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~13_combout\ = (\iTimer|CounterR\(23) & (\iTimer|CompareR\(23) & (\iTimer|CounterR\(22) $ (!\iTimer|CompareR\(22))))) # (!\iTimer|CounterR\(23) & (!\iTimer|CompareR\(23) & (\iTimer|CounterR\(22) $ (!\iTimer|CompareR\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(23),
	datab => \iTimer|CompareR\(23),
	datac => \iTimer|CounterR\(22),
	datad => \iTimer|CompareR\(22),
	combout => \iTimer|Equal0~13_combout\);

-- Location: LCCOMB_X21_Y25_N8
\iTimer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~11_combout\ = (\iTimer|CompareR\(18) & (\iTimer|CounterR\(18) & (\iTimer|CounterR\(19) $ (!\iTimer|CompareR\(19))))) # (!\iTimer|CompareR\(18) & (!\iTimer|CounterR\(18) & (\iTimer|CounterR\(19) $ (!\iTimer|CompareR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(18),
	datab => \iTimer|CounterR\(19),
	datac => \iTimer|CounterR\(18),
	datad => \iTimer|CompareR\(19),
	combout => \iTimer|Equal0~11_combout\);

-- Location: LCCOMB_X21_Y21_N28
\iTimer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~14_combout\ = (\iTimer|Equal0~12_combout\ & (\iTimer|Equal0~10_combout\ & (\iTimer|Equal0~13_combout\ & \iTimer|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~12_combout\,
	datab => \iTimer|Equal0~10_combout\,
	datac => \iTimer|Equal0~13_combout\,
	datad => \iTimer|Equal0~11_combout\,
	combout => \iTimer|Equal0~14_combout\);

-- Location: LCCOMB_X21_Y25_N10
\iTimer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~18_combout\ = (\iTimer|CompareR\(28) & (\iTimer|CounterR\(28) & (\iTimer|CompareR\(29) $ (!\iTimer|CounterR\(29))))) # (!\iTimer|CompareR\(28) & (!\iTimer|CounterR\(28) & (\iTimer|CompareR\(29) $ (!\iTimer|CounterR\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(28),
	datab => \iTimer|CompareR\(29),
	datac => \iTimer|CounterR\(29),
	datad => \iTimer|CounterR\(28),
	combout => \iTimer|Equal0~18_combout\);

-- Location: LCCOMB_X21_Y25_N14
\iTimer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~20_combout\ = (\iTimer|Equal0~19_combout\ & (\iTimer|Equal0~17_combout\ & (\iTimer|Equal0~14_combout\ & \iTimer|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~19_combout\,
	datab => \iTimer|Equal0~17_combout\,
	datac => \iTimer|Equal0~14_combout\,
	datad => \iTimer|Equal0~18_combout\,
	combout => \iTimer|Equal0~20_combout\);

-- Location: FF_X14_Y19_N3
\iTimer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~0_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(0));

-- Location: LCCOMB_X14_Y19_N24
\iGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~4_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(1)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(1),
	combout => \iGPIO|HEX3_R~4_combout\);

-- Location: FF_X14_Y19_N25
\iTimer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~4_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(1));

-- Location: LCCOMB_X15_Y21_N10
\iTimer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~0_combout\ = (\iTimer|CompareR\(0) & (\iTimer|CounterR\(0) & (\iTimer|CounterR\(1) $ (!\iTimer|CompareR\(1))))) # (!\iTimer|CompareR\(0) & (!\iTimer|CounterR\(0) & (\iTimer|CounterR\(1) $ (!\iTimer|CompareR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(0),
	datab => \iTimer|CounterR\(0),
	datac => \iTimer|CounterR\(1),
	datad => \iTimer|CompareR\(1),
	combout => \iTimer|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y21_N24
\iTimer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~2_combout\ = (\iTimer|CompareR\(5) & (\iTimer|CounterR\(5) & (\iTimer|CounterR\(4) $ (!\iTimer|CompareR\(4))))) # (!\iTimer|CompareR\(5) & (!\iTimer|CounterR\(5) & (\iTimer|CounterR\(4) $ (!\iTimer|CompareR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(5),
	datab => \iTimer|CounterR\(5),
	datac => \iTimer|CounterR\(4),
	datad => \iTimer|CompareR\(4),
	combout => \iTimer|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y25_N18
\iGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~5_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(2)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(2),
	combout => \iGPIO|HEX3_R~5_combout\);

-- Location: FF_X21_Y25_N19
\iTimer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~5_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(2));

-- Location: LCCOMB_X15_Y21_N4
\iTimer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~1_combout\ = (\iTimer|CompareR\(3) & (\iTimer|CounterR\(3) & (\iTimer|CompareR\(2) $ (!\iTimer|CounterR\(2))))) # (!\iTimer|CompareR\(3) & (!\iTimer|CounterR\(3) & (\iTimer|CompareR\(2) $ (!\iTimer|CounterR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(3),
	datab => \iTimer|CompareR\(2),
	datac => \iTimer|CounterR\(3),
	datad => \iTimer|CounterR\(2),
	combout => \iTimer|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y22_N24
\iGPIO|LEDG_R~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~1_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(7)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_rs2_data\(7),
	combout => \iGPIO|LEDG_R~1_combout\);

-- Location: FF_X11_Y22_N25
\iTimer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R~1_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(7));

-- Location: LCCOMB_X16_Y21_N2
\iTimer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~3_combout\ = (\iTimer|CounterR\(6) & (\iTimer|CompareR\(6) & (\iTimer|CounterR\(7) $ (!\iTimer|CompareR\(7))))) # (!\iTimer|CounterR\(6) & (!\iTimer|CompareR\(6) & (\iTimer|CounterR\(7) $ (!\iTimer|CompareR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(6),
	datab => \iTimer|CounterR\(7),
	datac => \iTimer|CompareR\(7),
	datad => \iTimer|CompareR\(6),
	combout => \iTimer|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y21_N22
\iTimer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~4_combout\ = (\iTimer|Equal0~0_combout\ & (\iTimer|Equal0~2_combout\ & (\iTimer|Equal0~1_combout\ & \iTimer|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~0_combout\,
	datab => \iTimer|Equal0~2_combout\,
	datac => \iTimer|Equal0~1_combout\,
	datad => \iTimer|Equal0~3_combout\,
	combout => \iTimer|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y19_N4
\iTimer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal3~0_combout\ = (\iTimer|Equal2~0_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(9) & (\iGPIO|Equal0~1_combout\ & !\icpu|i_datapath|EX_MEM_aluout\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~0_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(9),
	datac => \iGPIO|Equal0~1_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(8),
	combout => \iTimer|Equal3~0_combout\);

-- Location: LCCOMB_X15_Y21_N24
\iTimer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|StatusR~0_combout\ = (\iTimer|StatusR\(0) & (((\icpu|i_datapath|EX_MEM_memwrite~q\) # (!\iTimer|Equal3~0_combout\)) # (!\iDecoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \iTimer|StatusR\(0),
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iTimer|Equal3~0_combout\,
	combout => \iTimer|StatusR~0_combout\);

-- Location: LCCOMB_X19_Y25_N20
\iTimer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~8_combout\ = (\iTimer|CounterR\(15) & (\iTimer|CompareR\(15) & (\iTimer|CompareR\(14) $ (!\iTimer|CounterR\(14))))) # (!\iTimer|CounterR\(15) & (!\iTimer|CompareR\(15) & (\iTimer|CompareR\(14) $ (!\iTimer|CounterR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(15),
	datab => \iTimer|CompareR\(14),
	datac => \iTimer|CompareR\(15),
	datad => \iTimer|CounterR\(14),
	combout => \iTimer|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y25_N0
\iTimer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~6_combout\ = (\iTimer|CompareR\(10) & (\iTimer|CounterR\(10) & (\iTimer|CompareR\(11) $ (!\iTimer|CounterR\(11))))) # (!\iTimer|CompareR\(10) & (!\iTimer|CounterR\(10) & (\iTimer|CompareR\(11) $ (!\iTimer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(10),
	datab => \iTimer|CounterR\(10),
	datac => \iTimer|CompareR\(11),
	datad => \iTimer|CounterR\(11),
	combout => \iTimer|Equal0~6_combout\);

-- Location: LCCOMB_X11_Y22_N10
\iGPIO|LEDG_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~2_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(8)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \icpu|i_datapath|EX_MEM_rs2_data\(8),
	combout => \iGPIO|LEDG_R~2_combout\);

-- Location: FF_X11_Y22_N11
\iTimer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R~2_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(8));

-- Location: LCCOMB_X11_Y22_N28
\iGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R~3_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(9)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_rs2_data\(9),
	datac => \reset_ff~q\,
	combout => \iGPIO|LEDG_R~3_combout\);

-- Location: FF_X11_Y22_N29
\iTimer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R~3_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(9));

-- Location: LCCOMB_X16_Y21_N20
\iTimer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~5_combout\ = (\iTimer|CounterR\(9) & (\iTimer|CompareR\(9) & (\iTimer|CompareR\(8) $ (!\iTimer|CounterR\(8))))) # (!\iTimer|CounterR\(9) & (!\iTimer|CompareR\(9) & (\iTimer|CompareR\(8) $ (!\iTimer|CounterR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(9),
	datab => \iTimer|CompareR\(8),
	datac => \iTimer|CompareR\(9),
	datad => \iTimer|CounterR\(8),
	combout => \iTimer|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y25_N2
\iTimer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~7_combout\ = (\iTimer|CounterR\(12) & (\iTimer|CompareR\(12) & (\iTimer|CounterR\(13) $ (!\iTimer|CompareR\(13))))) # (!\iTimer|CounterR\(12) & (!\iTimer|CompareR\(12) & (\iTimer|CounterR\(13) $ (!\iTimer|CompareR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(12),
	datab => \iTimer|CounterR\(13),
	datac => \iTimer|CompareR\(13),
	datad => \iTimer|CompareR\(12),
	combout => \iTimer|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y25_N6
\iTimer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|Equal0~9_combout\ = (\iTimer|Equal0~8_combout\ & (\iTimer|Equal0~6_combout\ & (\iTimer|Equal0~5_combout\ & \iTimer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~8_combout\,
	datab => \iTimer|Equal0~6_combout\,
	datac => \iTimer|Equal0~5_combout\,
	datad => \iTimer|Equal0~7_combout\,
	combout => \iTimer|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y25_N24
\iTimer|StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|StatusR~1_combout\ = (\iTimer|StatusR~0_combout\) # ((\iTimer|Equal0~20_combout\ & (\iTimer|Equal0~4_combout\ & \iTimer|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal0~20_combout\,
	datab => \iTimer|Equal0~4_combout\,
	datac => \iTimer|StatusR~0_combout\,
	datad => \iTimer|Equal0~9_combout\,
	combout => \iTimer|StatusR~1_combout\);

-- Location: FF_X19_Y25_N25
\iTimer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|StatusR\(0));

-- Location: LCCOMB_X15_Y21_N14
\iTimer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|always2~0_combout\ = (\iTimer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \iTimer|StatusR\(0),
	combout => \iTimer|always2~0_combout\);

-- Location: FF_X20_Y26_N1
\iTimer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[0]~32_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(0));

-- Location: LCCOMB_X20_Y26_N2
\iTimer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[1]~34_combout\ = (\iTimer|CounterR\(1) & (!\iTimer|CounterR[0]~33\)) # (!\iTimer|CounterR\(1) & ((\iTimer|CounterR[0]~33\) # (GND)))
-- \iTimer|CounterR[1]~35\ = CARRY((!\iTimer|CounterR[0]~33\) # (!\iTimer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(1),
	datad => VCC,
	cin => \iTimer|CounterR[0]~33\,
	combout => \iTimer|CounterR[1]~34_combout\,
	cout => \iTimer|CounterR[1]~35\);

-- Location: FF_X20_Y26_N3
\iTimer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[1]~34_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(1));

-- Location: LCCOMB_X20_Y26_N4
\iTimer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[2]~36_combout\ = (\iTimer|CounterR\(2) & (\iTimer|CounterR[1]~35\ $ (GND))) # (!\iTimer|CounterR\(2) & (!\iTimer|CounterR[1]~35\ & VCC))
-- \iTimer|CounterR[2]~37\ = CARRY((\iTimer|CounterR\(2) & !\iTimer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(2),
	datad => VCC,
	cin => \iTimer|CounterR[1]~35\,
	combout => \iTimer|CounterR[2]~36_combout\,
	cout => \iTimer|CounterR[2]~37\);

-- Location: FF_X20_Y26_N5
\iTimer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[2]~36_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(2));

-- Location: LCCOMB_X20_Y26_N6
\iTimer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[3]~38_combout\ = (\iTimer|CounterR\(3) & (!\iTimer|CounterR[2]~37\)) # (!\iTimer|CounterR\(3) & ((\iTimer|CounterR[2]~37\) # (GND)))
-- \iTimer|CounterR[3]~39\ = CARRY((!\iTimer|CounterR[2]~37\) # (!\iTimer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(3),
	datad => VCC,
	cin => \iTimer|CounterR[2]~37\,
	combout => \iTimer|CounterR[3]~38_combout\,
	cout => \iTimer|CounterR[3]~39\);

-- Location: FF_X20_Y26_N7
\iTimer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[3]~38_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(3));

-- Location: LCCOMB_X20_Y26_N8
\iTimer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[4]~40_combout\ = (\iTimer|CounterR\(4) & (\iTimer|CounterR[3]~39\ $ (GND))) # (!\iTimer|CounterR\(4) & (!\iTimer|CounterR[3]~39\ & VCC))
-- \iTimer|CounterR[4]~41\ = CARRY((\iTimer|CounterR\(4) & !\iTimer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(4),
	datad => VCC,
	cin => \iTimer|CounterR[3]~39\,
	combout => \iTimer|CounterR[4]~40_combout\,
	cout => \iTimer|CounterR[4]~41\);

-- Location: FF_X20_Y26_N9
\iTimer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[4]~40_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(4));

-- Location: LCCOMB_X20_Y26_N10
\iTimer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[5]~42_combout\ = (\iTimer|CounterR\(5) & (!\iTimer|CounterR[4]~41\)) # (!\iTimer|CounterR\(5) & ((\iTimer|CounterR[4]~41\) # (GND)))
-- \iTimer|CounterR[5]~43\ = CARRY((!\iTimer|CounterR[4]~41\) # (!\iTimer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(5),
	datad => VCC,
	cin => \iTimer|CounterR[4]~41\,
	combout => \iTimer|CounterR[5]~42_combout\,
	cout => \iTimer|CounterR[5]~43\);

-- Location: FF_X20_Y26_N11
\iTimer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[5]~42_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(5));

-- Location: LCCOMB_X20_Y26_N12
\iTimer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[6]~44_combout\ = (\iTimer|CounterR\(6) & (\iTimer|CounterR[5]~43\ $ (GND))) # (!\iTimer|CounterR\(6) & (!\iTimer|CounterR[5]~43\ & VCC))
-- \iTimer|CounterR[6]~45\ = CARRY((\iTimer|CounterR\(6) & !\iTimer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(6),
	datad => VCC,
	cin => \iTimer|CounterR[5]~43\,
	combout => \iTimer|CounterR[6]~44_combout\,
	cout => \iTimer|CounterR[6]~45\);

-- Location: FF_X20_Y26_N13
\iTimer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[6]~44_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(6));

-- Location: LCCOMB_X20_Y26_N14
\iTimer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[7]~46_combout\ = (\iTimer|CounterR\(7) & (!\iTimer|CounterR[6]~45\)) # (!\iTimer|CounterR\(7) & ((\iTimer|CounterR[6]~45\) # (GND)))
-- \iTimer|CounterR[7]~47\ = CARRY((!\iTimer|CounterR[6]~45\) # (!\iTimer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(7),
	datad => VCC,
	cin => \iTimer|CounterR[6]~45\,
	combout => \iTimer|CounterR[7]~46_combout\,
	cout => \iTimer|CounterR[7]~47\);

-- Location: FF_X20_Y26_N15
\iTimer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[7]~46_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(7));

-- Location: LCCOMB_X20_Y26_N16
\iTimer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CounterR[8]~48_combout\ = (\iTimer|CounterR\(8) & (\iTimer|CounterR[7]~47\ $ (GND))) # (!\iTimer|CounterR\(8) & (!\iTimer|CounterR[7]~47\ & VCC))
-- \iTimer|CounterR[8]~49\ = CARRY((\iTimer|CounterR\(8) & !\iTimer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \iTimer|CounterR\(8),
	datad => VCC,
	cin => \iTimer|CounterR[7]~47\,
	combout => \iTimer|CounterR[8]~48_combout\,
	cout => \iTimer|CounterR[8]~49\);

-- Location: FF_X20_Y26_N17
\iTimer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[8]~48_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(8));

-- Location: FF_X20_Y26_N19
\iTimer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iTimer|CounterR[9]~50_combout\,
	sclr => \iTimer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CounterR\(9));

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X9_Y21_N20
\iGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~36_combout\ = (\reset_ff~q\ & \SW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~36_combout\);

-- Location: FF_X9_Y21_N21
\iGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X9_Y21_N2
\iGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~35_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & !\iGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S0~q\,
	combout => \iGPIO|sw9|c_state~35_combout\);

-- Location: FF_X9_Y21_N3
\iGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X9_Y21_N8
\iGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~34_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S1~q\,
	combout => \iGPIO|sw9|c_state~34_combout\);

-- Location: FF_X9_Y21_N9
\iGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X9_Y21_N6
\iGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~33_combout\ = (\reset_ff~q\ & (\iGPIO|sw9|c_state.S2~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw9|c_state.S2~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~33_combout\);

-- Location: FF_X9_Y21_N7
\iGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X9_Y21_N28
\iGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~32_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S3~q\,
	combout => \iGPIO|sw9|c_state~32_combout\);

-- Location: FF_X9_Y21_N29
\iGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X9_Y21_N10
\iGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~31_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S4~q\,
	combout => \iGPIO|sw9|c_state~31_combout\);

-- Location: FF_X9_Y21_N11
\iGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X9_Y21_N0
\iGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~30_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S5~q\,
	combout => \iGPIO|sw9|c_state~30_combout\);

-- Location: FF_X9_Y21_N1
\iGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X9_Y21_N14
\iGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~29_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S6~q\,
	combout => \iGPIO|sw9|c_state~29_combout\);

-- Location: FF_X9_Y21_N15
\iGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X9_Y21_N4
\iGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~28_combout\ = (\reset_ff~q\ & (\iGPIO|sw9|c_state.S7~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw9|c_state.S7~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~28_combout\);

-- Location: FF_X9_Y21_N5
\iGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X9_Y21_N26
\iGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~27_combout\ = (\reset_ff~q\ & (\iGPIO|sw9|c_state.S8~q\ & \SW[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw9|c_state.S8~q\,
	datac => \SW[9]~input_o\,
	combout => \iGPIO|sw9|c_state~27_combout\);

-- Location: FF_X9_Y21_N27
\iGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X9_Y21_N16
\iGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~26_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \iGPIO|sw9|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw9|c_state.S9~q\,
	combout => \iGPIO|sw9|c_state~26_combout\);

-- Location: FF_X9_Y21_N17
\iGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X9_Y21_N22
\iGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~25_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S10~q\,
	combout => \iGPIO|sw9|c_state~25_combout\);

-- Location: FF_X9_Y21_N23
\iGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X9_Y21_N12
\iGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~24_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \iGPIO|sw9|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|sw9|c_state.S11~q\,
	combout => \iGPIO|sw9|c_state~24_combout\);

-- Location: FF_X9_Y21_N13
\iGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X9_Y21_N18
\iGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~23_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S12~q\,
	combout => \iGPIO|sw9|c_state~23_combout\);

-- Location: FF_X9_Y21_N19
\iGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X9_Y21_N24
\iGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw9|c_state~22_combout\ = (\reset_ff~q\ & (\SW[9]~input_o\ & \iGPIO|sw9|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[9]~input_o\,
	datad => \iGPIO|sw9|c_state.S13~q\,
	combout => \iGPIO|sw9|c_state~22_combout\);

-- Location: FF_X9_Y21_N25
\iGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N28
\iGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~8_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw9|c_state.S14~q\) # (\iGPIO|SW_StatusR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw9|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(9),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~8_combout\);

-- Location: FF_X11_Y21_N29
\iGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(9));

-- Location: LCCOMB_X12_Y21_N2
\read_data[9]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~66_combout\ = (\iGPIO|Equal1~0_combout\ & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|SW_StatusR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal1~0_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|SW_StatusR\(9),
	combout => \read_data[9]~66_combout\);

-- Location: LCCOMB_X12_Y21_N28
\read_data[9]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~67_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(9))) # (!\read_data[9]~125_combout\ & 
-- ((\read_data[9]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(9),
	datab => \read_data[9]~66_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[9]~125_combout\,
	combout => \read_data[9]~67_combout\);

-- Location: LCCOMB_X16_Y21_N0
\read_data[9]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~68_combout\ = (\read_data[9]~67_combout\ & (((\iTimer|CompareR\(9)) # (!\read_data[9]~116_combout\)))) # (!\read_data[9]~67_combout\ & (\iTimer|CounterR\(9) & (\read_data[9]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(9),
	datab => \read_data[9]~67_combout\,
	datac => \read_data[9]~116_combout\,
	datad => \iTimer|CompareR\(9),
	combout => \read_data[9]~68_combout\);

-- Location: LCCOMB_X16_Y21_N10
\read_data[9]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~122_combout\ = (\read_data[9]~68_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(13),
	datac => \iDecoder|Equal1~5_combout\,
	datad => \read_data[9]~68_combout\,
	combout => \read_data[9]~122_combout\);

-- Location: FF_X16_Y21_N11
\icpu|i_datapath|MEM_WB_MemRdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[9]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(9));

-- Location: FF_X21_Y19_N23
\icpu|i_datapath|MEM_WB_aluout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(9));

-- Location: LCCOMB_X21_Y19_N22
\icpu|i_datapath|Add3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~32_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(9))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(9),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(9),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~32_combout\);

-- Location: LCCOMB_X21_Y19_N28
\icpu|i_datapath|Add3~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~33_combout\ = (\icpu|i_datapath|Add3~32_combout\) # ((\icpu|i_datapath|Add3~27_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~32_combout\,
	datac => \icpu|i_datapath|Add3~27_combout\,
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~33_combout\);

-- Location: LCCOMB_X17_Y21_N24
\icpu|i_datapath|ID_EX_rs2_data~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~256_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x14\(9))) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x12\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(9),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(9),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~256_combout\);

-- Location: LCCOMB_X22_Y19_N28
\icpu|i_datapath|ID_EX_rs2_data~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~257_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~256_combout\ & ((\icpu|i_datapath|i_regfile|x15\(9)))) # (!\icpu|i_datapath|ID_EX_rs2_data~256_combout\ & (\icpu|i_datapath|i_regfile|x13\(9))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~256_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(9),
	datad => \icpu|i_datapath|i_regfile|x15\(9),
	combout => \icpu|i_datapath|ID_EX_rs2_data~257_combout\);

-- Location: LCCOMB_X22_Y17_N26
\icpu|i_datapath|ID_EX_rs2_data~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~239_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(9)) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x8\(9) & !\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(9),
	datac => \icpu|i_datapath|i_regfile|x8\(9),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~239_combout\);

-- Location: LCCOMB_X26_Y17_N28
\icpu|i_datapath|ID_EX_rs2_data~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~240_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~239_combout\ & ((\icpu|i_datapath|i_regfile|x11\(9)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~239_combout\ & (((\icpu|i_datapath|i_regfile|x10\(9) 
-- & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(9),
	datab => \icpu|i_datapath|ID_EX_rs2_data~239_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(9),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~240_combout\);

-- Location: LCCOMB_X15_Y18_N22
\icpu|i_datapath|ID_EX_rs2_data~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~248_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(9)) # ((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x19\(9) & !\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(9),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(9),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~248_combout\);

-- Location: LCCOMB_X19_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~249_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~248_combout\ & (((\icpu|i_datapath|i_regfile|x31\(9))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~248_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~248_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(9),
	datad => \icpu|i_datapath|i_regfile|x27\(9),
	combout => \icpu|i_datapath|ID_EX_rs2_data~249_combout\);

-- Location: LCCOMB_X12_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~245_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(9)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(9),
	datad => \icpu|i_datapath|i_regfile|x24\(9),
	combout => \icpu|i_datapath|ID_EX_rs2_data~245_combout\);

-- Location: LCCOMB_X21_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~246_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~245_combout\ & (((\icpu|i_datapath|i_regfile|x28\(9)) # (!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~245_combout\ & (\icpu|i_datapath|i_regfile|x20\(9) & 
-- ((\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~245_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(9),
	datac => \icpu|i_datapath|i_regfile|x28\(9),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~246_combout\);

-- Location: LCCOMB_X24_Y24_N26
\icpu|i_datapath|ID_EX_rs2_data~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~243_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(9)) # ((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x18\(9) & !\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(9),
	datac => \icpu|i_datapath|i_regfile|x18\(9),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~243_combout\);

-- Location: LCCOMB_X23_Y24_N10
\icpu|i_datapath|ID_EX_rs2_data~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~244_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~243_combout\ & (\icpu|i_datapath|i_regfile|x30\(9))) # (!\icpu|i_datapath|ID_EX_rs2_data~243_combout\ & ((\icpu|i_datapath|i_regfile|x26\(9)))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~243_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(9),
	datad => \icpu|i_datapath|i_regfile|x26\(9),
	combout => \icpu|i_datapath|ID_EX_rs2_data~244_combout\);

-- Location: LCCOMB_X24_Y22_N8
\icpu|i_datapath|ID_EX_rs2_data~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~247_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~244_combout\))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|ID_EX_rs2_data~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~246_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~244_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~247_combout\);

-- Location: LCCOMB_X20_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~241_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(9))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(9),
	datac => \icpu|i_datapath|i_regfile|x17\(9),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~241_combout\);

-- Location: LCCOMB_X21_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~242_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~241_combout\ & ((\icpu|i_datapath|i_regfile|x29\(9)))) # (!\icpu|i_datapath|ID_EX_rs2_data~241_combout\ & (\icpu|i_datapath|i_regfile|x21\(9))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x21\(9),
	datac => \icpu|i_datapath|i_regfile|x29\(9),
	datad => \icpu|i_datapath|ID_EX_rs2_data~241_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~242_combout\);

-- Location: LCCOMB_X22_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~250_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~247_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~249_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~247_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~242_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~249_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~247_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~242_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~250_combout\);

-- Location: LCCOMB_X28_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~251_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x6\(9))) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(9),
	datac => \icpu|i_datapath|i_regfile|x4\(9),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~251_combout\);

-- Location: LCCOMB_X27_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~252_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~251_combout\ & ((\icpu|i_datapath|i_regfile|x7\(9)))) # (!\icpu|i_datapath|ID_EX_rs2_data~251_combout\ & (\icpu|i_datapath|i_regfile|x5\(9))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(9),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(9),
	datad => \icpu|i_datapath|ID_EX_rs2_data~251_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~252_combout\);

-- Location: LCCOMB_X28_Y20_N4
\icpu|i_datapath|ID_EX_rs2_data~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~253_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~252_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~252_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(9),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~253_combout\);

-- Location: LCCOMB_X27_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~254_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~253_combout\ & ((\icpu|i_datapath|i_regfile|x3\(9)))) # (!\icpu|i_datapath|ID_EX_rs2_data~253_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(9))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(9),
	datac => \icpu|i_datapath|i_regfile|x3\(9),
	datad => \icpu|i_datapath|ID_EX_rs2_data~253_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~254_combout\);

-- Location: LCCOMB_X22_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~255_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~250_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~254_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~250_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~254_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~255_combout\);

-- Location: LCCOMB_X22_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~258_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~255_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~257_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~255_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~240_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~257_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~240_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~255_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~258_combout\);

-- Location: LCCOMB_X22_Y14_N0
\icpu|i_datapath|ID_EX_rs2_data~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~259_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~258_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (((\icpu|i_datapath|EX_MEM_aluout\(9) & !\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~258_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(9),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~259_combout\);

-- Location: LCCOMB_X22_Y14_N26
\icpu|i_datapath|ID_EX_rs2_data~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~260_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~259_combout\ & ((\icpu|i_datapath|Add3~33_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~259_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & \read_data[9]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~259_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \read_data[9]~122_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~260_combout\);

-- Location: LCCOMB_X22_Y14_N30
\icpu|i_datapath|ID_EX_rs2_data~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~261_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~260_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~261_combout\);

-- Location: FF_X22_Y14_N31
\icpu|i_datapath|ID_EX_rs2_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(9));

-- Location: LCCOMB_X22_Y14_N4
\icpu|i_datapath|EX_MEM_rs2_data[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[9]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|ID_EX_rs2_data\(9),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[9]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\icpu|i_datapath|EX_MEM_rs2_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(9));

-- Location: LCCOMB_X21_Y15_N22
\icpu|i_datapath|IF_ID_inst~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~17_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(9) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(9),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_inst~17_combout\);

-- Location: FF_X21_Y15_N23
\icpu|i_datapath|IF_ID_inst[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~17_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(9));

-- Location: LCCOMB_X12_Y17_N20
\icpu|i_datapath|ID_EX_rd~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rd~2_combout\ = (\icpu|i_datapath|IF_ID_inst\(9) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|IF_ID_inst\(9),
	datac => \icpu|i_datapath|ID_EX_memread~q\,
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rd~2_combout\);

-- Location: FF_X12_Y17_N21
\icpu|i_datapath|ID_EX_rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rd\(2));

-- Location: FF_X14_Y17_N23
\icpu|i_datapath|EX_MEM_rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rd\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rd\(2));

-- Location: FF_X14_Y17_N29
\icpu|i_datapath|MEM_WB_rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_rd\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_rd\(2));

-- Location: LCCOMB_X14_Y17_N16
\icpu|i_datapath|ID_EX_rs1_data[3]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~35_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|MEM_WB_rd\(3) & (\icpu|i_datapath|MEM_WB_rd\(2) $ (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|MEM_WB_rd\(3) & 
-- (\icpu|i_datapath|MEM_WB_rd\(2) $ (!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|MEM_WB_rd\(2),
	datac => \icpu|i_datapath|MEM_WB_rd\(3),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~35_combout\);

-- Location: LCCOMB_X14_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data[3]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~36_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~35_combout\ & (\icpu|i_datapath|rs1\(4) $ (!\icpu|i_datapath|MEM_WB_rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~35_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~36_combout\);

-- Location: LCCOMB_X14_Y17_N24
\icpu|i_datapath|ID_EX_rs1_data[3]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~34_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|MEM_WB_rd\(0) & (\icpu|i_datapath|rs1\(1) $ (!\icpu|i_datapath|MEM_WB_rd\(1))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|MEM_WB_rd\(0) & 
-- (\icpu|i_datapath|rs1\(1) $ (!\icpu|i_datapath|MEM_WB_rd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|MEM_WB_rd\(1),
	datad => \icpu|i_datapath|MEM_WB_rd\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~34_combout\);

-- Location: LCCOMB_X14_Y17_N4
\icpu|i_datapath|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal5~0_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|EX_MEM_rd\(0) & (\icpu|i_datapath|EX_MEM_rd\(1) $ (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|EX_MEM_rd\(0) & 
-- (\icpu|i_datapath|EX_MEM_rd\(1) $ (!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|EX_MEM_rd\(0),
	datac => \icpu|i_datapath|EX_MEM_rd\(1),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|Equal5~0_combout\);

-- Location: LCCOMB_X14_Y17_N12
\icpu|i_datapath|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal5~1_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|EX_MEM_rd\(2) & (\icpu|i_datapath|EX_MEM_rd\(3) $ (!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|EX_MEM_rd\(2) & 
-- (\icpu|i_datapath|EX_MEM_rd\(3) $ (!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|EX_MEM_rd\(2),
	datac => \icpu|i_datapath|EX_MEM_rd\(3),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|Equal5~1_combout\);

-- Location: LCCOMB_X14_Y17_N30
\icpu|i_datapath|Equal5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal5~2_combout\ = (\icpu|i_datapath|Equal5~0_combout\ & (\icpu|i_datapath|Equal5~1_combout\ & (\icpu|i_datapath|rs1\(4) $ (!\icpu|i_datapath|EX_MEM_rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(4),
	datab => \icpu|i_datapath|Equal5~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_rd\(4),
	datad => \icpu|i_datapath|Equal5~1_combout\,
	combout => \icpu|i_datapath|Equal5~2_combout\);

-- Location: LCCOMB_X14_Y17_N0
\icpu|i_datapath|ID_EX_rs1_data[3]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\ = (\icpu|i_datapath|Equal5~2_combout\ & (((\icpu|i_datapath|EX_MEM_memtoreg~q\)))) # (!\icpu|i_datapath|Equal5~2_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~34_combout\,
	datac => \icpu|i_datapath|EX_MEM_memtoreg~q\,
	datad => \icpu|i_datapath|Equal5~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\);

-- Location: LCCOMB_X15_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\ & ((\icpu|i_datapath|rs1\(4)) # (!\icpu|i_datapath|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\,
	datac => \icpu|i_datapath|Equal7~0_combout\,
	datad => \icpu|i_datapath|rs1\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\);

-- Location: LCCOMB_X15_Y19_N8
\icpu|i_datapath|ID_EX_rs1_data~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~39_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[2]~43_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(2),
	datad => \read_data[2]~43_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~39_combout\);

-- Location: FF_X27_Y17_N21
\icpu|i_datapath|i_regfile|x9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(2));

-- Location: FF_X26_Y19_N19
\icpu|i_datapath|i_regfile|x11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(2));

-- Location: FF_X27_Y17_N31
\icpu|i_datapath|i_regfile|x8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(2));

-- Location: FF_X26_Y19_N17
\icpu|i_datapath|i_regfile|x10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(2));

-- Location: LCCOMB_X27_Y17_N30
\icpu|i_datapath|ID_EX_rs1_data~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~20_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x10\(2)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(2),
	datad => \icpu|i_datapath|i_regfile|x10\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~20_combout\);

-- Location: LCCOMB_X26_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~21_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~20_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~20_combout\ & (\icpu|i_datapath|i_regfile|x9\(2))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(2),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(2),
	datad => \icpu|i_datapath|ID_EX_rs1_data~20_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~21_combout\);

-- Location: FF_X28_Y20_N9
\icpu|i_datapath|i_regfile|x1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(2));

-- Location: FF_X29_Y20_N25
\icpu|i_datapath|i_regfile|x2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(2));

-- Location: LCCOMB_X29_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~27_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|i_regfile|x2\(2)) # (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(2) & ((!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(2),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~27_combout\);

-- Location: FF_X28_Y19_N3
\icpu|i_datapath|i_regfile|x7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(2));

-- Location: FF_X27_Y19_N25
\icpu|i_datapath|i_regfile|x6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(2));

-- Location: FF_X28_Y19_N1
\icpu|i_datapath|i_regfile|x5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(2));

-- Location: FF_X27_Y19_N27
\icpu|i_datapath|i_regfile|x4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(2));

-- Location: LCCOMB_X28_Y19_N0
\icpu|i_datapath|ID_EX_rs1_data~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~23_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(2))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(2),
	datad => \icpu|i_datapath|i_regfile|x4\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~23_combout\);

-- Location: LCCOMB_X27_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~24_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~23_combout\ & (\icpu|i_datapath|i_regfile|x7\(2))) # (!\icpu|i_datapath|ID_EX_rs1_data~23_combout\ & ((\icpu|i_datapath|i_regfile|x6\(2)))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(2),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(2),
	datad => \icpu|i_datapath|ID_EX_rs1_data~23_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~24_combout\);

-- Location: FF_X29_Y20_N11
\icpu|i_datapath|i_regfile|x3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(2));

-- Location: LCCOMB_X27_Y19_N12
\icpu|i_datapath|ID_EX_rs1_data~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~28_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~27_combout\ & ((\icpu|i_datapath|i_regfile|x3\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~27_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~24_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~27_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~24_combout\,
	datad => \icpu|i_datapath|i_regfile|x3\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~28_combout\);

-- Location: LCCOMB_X15_Y19_N28
\icpu|i_datapath|ID_EX_rs1_data~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~29_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~21_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~21_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~28_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~29_combout\);

-- Location: FF_X17_Y21_N17
\icpu|i_datapath|i_regfile|x12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(2));

-- Location: FF_X15_Y19_N13
\icpu|i_datapath|i_regfile|x13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(2));

-- Location: LCCOMB_X15_Y19_N12
\icpu|i_datapath|ID_EX_rs1_data~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~30_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0))))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(2)))) # (!\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(2),
	datac => \icpu|i_datapath|i_regfile|x13\(2),
	datad => \icpu|i_datapath|rs1\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~30_combout\);

-- Location: FF_X15_Y19_N15
\icpu|i_datapath|i_regfile|x14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(2));

-- Location: FF_X30_Y19_N17
\icpu|i_datapath|i_regfile|x15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~3_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(2));

-- Location: LCCOMB_X15_Y19_N14
\icpu|i_datapath|ID_EX_rs1_data~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~31_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~30_combout\ & ((\icpu|i_datapath|i_regfile|x15\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~30_combout\ & (\icpu|i_datapath|i_regfile|x14\(2))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~30_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(2),
	datad => \icpu|i_datapath|i_regfile|x15\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~31_combout\);

-- Location: FF_X16_Y24_N31
\icpu|i_datapath|i_regfile|x18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(2));

-- Location: FF_X16_Y24_N5
\icpu|i_datapath|i_regfile|x22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(2));

-- Location: LCCOMB_X16_Y24_N4
\icpu|i_datapath|ID_EX_rs1_data~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~9_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x22\(2)) # (\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x18\(2) & ((!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(2),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(2),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~9_combout\);

-- Location: FF_X17_Y24_N19
\icpu|i_datapath|i_regfile|x26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(2));

-- Location: FF_X17_Y24_N21
\icpu|i_datapath|i_regfile|x30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(2));

-- Location: LCCOMB_X17_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~10_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~9_combout\ & ((\icpu|i_datapath|i_regfile|x30\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~9_combout\ & (\icpu|i_datapath|i_regfile|x26\(2))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~9_combout\,
	datac => \icpu|i_datapath|i_regfile|x26\(2),
	datad => \icpu|i_datapath|i_regfile|x30\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~10_combout\);

-- Location: FF_X16_Y22_N31
\icpu|i_datapath|i_regfile|x31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(2));

-- Location: FF_X15_Y23_N21
\icpu|i_datapath|i_regfile|x23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(2));

-- Location: FF_X15_Y18_N19
\icpu|i_datapath|i_regfile|x19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(2));

-- Location: LCCOMB_X15_Y23_N20
\icpu|i_datapath|ID_EX_rs1_data~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~16_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(2))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(2),
	datad => \icpu|i_datapath|i_regfile|x19\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~16_combout\);

-- Location: FF_X16_Y22_N29
\icpu|i_datapath|i_regfile|x27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(2));

-- Location: LCCOMB_X16_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~17_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~16_combout\ & ((\icpu|i_datapath|i_regfile|x31\(2)) # ((!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~16_combout\ & (((\icpu|i_datapath|i_regfile|x27\(2) & 
-- \icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~16_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(2),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~17_combout\);

-- Location: FF_X14_Y22_N15
\icpu|i_datapath|i_regfile|x17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(2));

-- Location: FF_X14_Y22_N21
\icpu|i_datapath|i_regfile|x25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(2));

-- Location: LCCOMB_X14_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~11_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(2)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x17\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(2),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~11_combout\);

-- Location: FF_X15_Y22_N15
\icpu|i_datapath|i_regfile|x29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(2));

-- Location: FF_X15_Y22_N13
\icpu|i_datapath|i_regfile|x21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(2));

-- Location: LCCOMB_X15_Y22_N12
\icpu|i_datapath|ID_EX_rs1_data~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~12_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~11_combout\ & ((\icpu|i_datapath|i_regfile|x29\(2)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~11_combout\ & (((\icpu|i_datapath|i_regfile|x21\(2) & 
-- \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~11_combout\,
	datab => \icpu|i_datapath|i_regfile|x29\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(2),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~12_combout\);

-- Location: FF_X14_Y24_N15
\icpu|i_datapath|i_regfile|x16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(2));

-- Location: FF_X14_Y24_N13
\icpu|i_datapath|i_regfile|x24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(2));

-- Location: LCCOMB_X14_Y24_N12
\icpu|i_datapath|ID_EX_rs1_data~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~13_combout\ = (\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(2)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x16\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(2),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~13_combout\);

-- Location: FF_X17_Y20_N1
\icpu|i_datapath|i_regfile|x20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(2));

-- Location: FF_X17_Y20_N11
\icpu|i_datapath|i_regfile|x28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(2));

-- Location: LCCOMB_X17_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~14_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|ID_EX_rs1_data~13_combout\ & ((\icpu|i_datapath|i_regfile|x28\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~13_combout\ & (\icpu|i_datapath|i_regfile|x20\(2))))) # 
-- (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rs1_data~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|ID_EX_rs1_data~13_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(2),
	datad => \icpu|i_datapath|i_regfile|x28\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~14_combout\);

-- Location: LCCOMB_X15_Y19_N0
\icpu|i_datapath|ID_EX_rs1_data~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~15_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~12_combout\) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((!\icpu|i_datapath|rs1\(1) & 
-- \icpu|i_datapath|ID_EX_rs1_data~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~12_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~14_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~15_combout\);

-- Location: LCCOMB_X15_Y19_N2
\icpu|i_datapath|ID_EX_rs1_data~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~18_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~15_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~17_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~15_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~10_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~10_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~17_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~15_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~18_combout\);

-- Location: LCCOMB_X15_Y19_N22
\icpu|i_datapath|ID_EX_rs1_data~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~32_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~29_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~31_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~29_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~18_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~29_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~31_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~18_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~32_combout\);

-- Location: LCCOMB_X15_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~40_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~39_combout\ & ((\icpu|i_datapath|Add3~3_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~39_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~32_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~32_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~40_combout\);

-- Location: LCCOMB_X14_Y13_N16
\icpu|i_datapath|ID_EX_rs1_data~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~45_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~40_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~45_combout\);

-- Location: FF_X14_Y13_N17
\icpu|i_datapath|ID_EX_rs1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(2));

-- Location: LCCOMB_X17_Y12_N16
\icpu|i_datapath|i_alu|ShiftLeft0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(2))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(2),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(3),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X20_Y11_N16
\icpu|i_datapath|i_alu|ShiftLeft0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~14_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X20_Y12_N28
\icpu|i_datapath|i_alu|ShiftLeft0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~29_combout\)) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~29_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X20_Y12_N30
\icpu|i_datapath|i_alu|ShiftLeft0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~40_combout\)))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~40_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X16_Y13_N14
\icpu|i_datapath|i_alu|ShiftLeft0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & ((!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X16_Y13_N4
\icpu|i_datapath|i_alu|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~41_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ & \icpu|i_datapath|i_alu|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~41_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~5_combout\);

-- Location: LCCOMB_X15_Y14_N6
\icpu|i_datapath|i_alu|iadder32|bit11|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\ = \icpu|i_datapath|alusrc1~10_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[11]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~10_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit10|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[11]~19_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\);

-- Location: LCCOMB_X15_Y15_N24
\icpu|i_datapath|i_alu|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~0_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(20))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(20),
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|ID_EX_rs2_data\(11),
	combout => \icpu|i_datapath|i_alu|Mux20~0_combout\);

-- Location: LCCOMB_X15_Y15_N26
\icpu|i_datapath|i_alu|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~2_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(11)) # (\icpu|i_datapath|i_alu|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(11),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~2_combout\);

-- Location: LCCOMB_X14_Y14_N12
\icpu|i_datapath|i_alu|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|Mux20~2_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~2_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux20~3_combout\);

-- Location: LCCOMB_X15_Y14_N2
\icpu|i_datapath|i_alu|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~1_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc1~10_combout\ $ (((\icpu|i_datapath|alusrc2[11]~19_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc1~10_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[11]~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~1_combout\);

-- Location: LCCOMB_X14_Y14_N22
\icpu|i_datapath|i_alu|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux20~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux20~1_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~3_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|Mux20~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux20~4_combout\);

-- Location: LCCOMB_X15_Y15_N10
\icpu|i_datapath|ID_EX_rs1_data[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux20~5_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux20~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux20~4_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\);

-- Location: FF_X15_Y15_N11
\icpu|i_datapath|EX_MEM_aluout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(11));

-- Location: LCCOMB_X12_Y17_N22
\icpu|i_datapath|IF_ID_inst~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~31_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(10) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(10),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~31_combout\);

-- Location: FF_X12_Y17_N23
\icpu|i_datapath|IF_ID_inst[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~31_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(10));

-- Location: LCCOMB_X12_Y17_N6
\icpu|i_datapath|ID_EX_rd~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rd~3_combout\ = (\icpu|i_datapath|IF_ID_inst\(10) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(10),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rd~3_combout\);

-- Location: FF_X12_Y17_N7
\icpu|i_datapath|ID_EX_rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rd~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rd\(3));

-- Location: FF_X14_Y17_N13
\icpu|i_datapath|EX_MEM_rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rd\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rd\(3));

-- Location: FF_X14_Y17_N17
\icpu|i_datapath|MEM_WB_rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_rd\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_rd\(3));

-- Location: LCCOMB_X22_Y24_N12
\icpu|i_datapath|i_regfile|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~18_combout\ = (\icpu|i_datapath|MEM_WB_rd\(0) & (!\icpu|i_datapath|MEM_WB_rd\(3) & (!\icpu|i_datapath|MEM_WB_rd\(2) & \icpu|i_datapath|MEM_WB_regwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(0),
	datab => \icpu|i_datapath|MEM_WB_rd\(3),
	datac => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|MEM_WB_regwrite~q\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~18_combout\);

-- Location: LCCOMB_X22_Y24_N6
\icpu|i_datapath|i_regfile|Decoder0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_regfile|Decoder0~39_combout\ = (\icpu|i_datapath|MEM_WB_rd\(1) & (!\icpu|i_datapath|MEM_WB_rd\(4) & \icpu|i_datapath|i_regfile|Decoder0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(1),
	datab => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|i_regfile|Decoder0~18_combout\,
	combout => \icpu|i_datapath|i_regfile|Decoder0~39_combout\);

-- Location: FF_X29_Y20_N7
\icpu|i_datapath|i_regfile|x3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(8));

-- Location: FF_X27_Y19_N21
\icpu|i_datapath|i_regfile|x6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(8));

-- Location: FF_X28_Y19_N19
\icpu|i_datapath|i_regfile|x7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(8));

-- Location: FF_X28_Y19_N25
\icpu|i_datapath|i_regfile|x5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(8));

-- Location: FF_X27_Y19_N15
\icpu|i_datapath|i_regfile|x4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(8));

-- Location: LCCOMB_X28_Y19_N24
\icpu|i_datapath|ID_EX_rs1_data~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~238_combout\ = (\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|rs1\(0))) # (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x5\(8))) # (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(8),
	datad => \icpu|i_datapath|i_regfile|x4\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~238_combout\);

-- Location: LCCOMB_X28_Y19_N18
\icpu|i_datapath|ID_EX_rs1_data~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~239_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~238_combout\ & ((\icpu|i_datapath|i_regfile|x7\(8)))) # (!\icpu|i_datapath|ID_EX_rs1_data~238_combout\ & (\icpu|i_datapath|i_regfile|x6\(8))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x6\(8),
	datac => \icpu|i_datapath|i_regfile|x7\(8),
	datad => \icpu|i_datapath|ID_EX_rs1_data~238_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~239_combout\);

-- Location: FF_X29_Y20_N21
\icpu|i_datapath|i_regfile|x2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(8));

-- Location: FF_X28_Y20_N23
\icpu|i_datapath|i_regfile|x1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(8));

-- Location: LCCOMB_X29_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~240_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(8))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x1\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(8),
	datad => \icpu|i_datapath|i_regfile|x1\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~240_combout\);

-- Location: LCCOMB_X29_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~241_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~240_combout\ & (\icpu|i_datapath|i_regfile|x3\(8))) # (!\icpu|i_datapath|ID_EX_rs1_data~240_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~239_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(8),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~239_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~240_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~241_combout\);

-- Location: FF_X22_Y23_N19
\icpu|i_datapath|i_regfile|x10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(8));

-- Location: FF_X26_Y23_N15
\icpu|i_datapath|i_regfile|x8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(8));

-- Location: LCCOMB_X22_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~236_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(8))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(8),
	datad => \icpu|i_datapath|i_regfile|x8\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~236_combout\);

-- Location: FF_X24_Y23_N9
\icpu|i_datapath|i_regfile|x9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(8));

-- Location: FF_X24_Y23_N19
\icpu|i_datapath|i_regfile|x11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(8));

-- Location: LCCOMB_X24_Y23_N8
\icpu|i_datapath|ID_EX_rs1_data~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~237_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~236_combout\ & ((\icpu|i_datapath|i_regfile|x11\(8)))) # (!\icpu|i_datapath|ID_EX_rs1_data~236_combout\ & (\icpu|i_datapath|i_regfile|x9\(8))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~236_combout\,
	datac => \icpu|i_datapath|i_regfile|x9\(8),
	datad => \icpu|i_datapath|i_regfile|x11\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~237_combout\);

-- Location: LCCOMB_X24_Y21_N26
\icpu|i_datapath|ID_EX_rs1_data~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~242_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\) # (\icpu|i_datapath|ID_EX_rs1_data~237_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~241_combout\ & (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~241_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~237_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~242_combout\);

-- Location: FF_X24_Y21_N31
\icpu|i_datapath|i_regfile|x14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(8));

-- Location: FF_X21_Y19_N1
\icpu|i_datapath|i_regfile|x15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~35_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(8));

-- Location: FF_X24_Y21_N17
\icpu|i_datapath|i_regfile|x13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(8));

-- Location: FF_X17_Y21_N27
\icpu|i_datapath|i_regfile|x12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(8));

-- Location: LCCOMB_X24_Y21_N16
\icpu|i_datapath|ID_EX_rs1_data~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~243_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x13\(8))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x12\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(8),
	datad => \icpu|i_datapath|i_regfile|x12\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~243_combout\);

-- Location: LCCOMB_X24_Y21_N28
\icpu|i_datapath|ID_EX_rs1_data~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~244_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~243_combout\ & ((\icpu|i_datapath|i_regfile|x15\(8)))) # (!\icpu|i_datapath|ID_EX_rs1_data~243_combout\ & (\icpu|i_datapath|i_regfile|x14\(8))))) 
-- # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x14\(8),
	datab => \icpu|i_datapath|i_regfile|x15\(8),
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~243_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~244_combout\);

-- Location: FF_X19_Y22_N21
\icpu|i_datapath|i_regfile|x27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(8));

-- Location: FF_X19_Y22_N31
\icpu|i_datapath|i_regfile|x31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(8));

-- Location: FF_X17_Y22_N23
\icpu|i_datapath|i_regfile|x19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(8));

-- Location: FF_X17_Y22_N29
\icpu|i_datapath|i_regfile|x23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(8));

-- Location: LCCOMB_X17_Y22_N28
\icpu|i_datapath|ID_EX_rs1_data~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~233_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(8)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(8),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(8),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~233_combout\);

-- Location: LCCOMB_X19_Y22_N30
\icpu|i_datapath|ID_EX_rs1_data~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~234_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~233_combout\ & ((\icpu|i_datapath|i_regfile|x31\(8)))) # (!\icpu|i_datapath|ID_EX_rs1_data~233_combout\ & (\icpu|i_datapath|i_regfile|x27\(8))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(8),
	datac => \icpu|i_datapath|i_regfile|x31\(8),
	datad => \icpu|i_datapath|ID_EX_rs1_data~233_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~234_combout\);

-- Location: FF_X12_Y23_N13
\icpu|i_datapath|i_regfile|x24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(8));

-- Location: FF_X12_Y23_N7
\icpu|i_datapath|i_regfile|x16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(8));

-- Location: LCCOMB_X12_Y23_N12
\icpu|i_datapath|ID_EX_rs1_data~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~230_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x24\(8))) # (!\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(8),
	datad => \icpu|i_datapath|i_regfile|x16\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~230_combout\);

-- Location: FF_X21_Y23_N1
\icpu|i_datapath|i_regfile|x20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(8));

-- Location: FF_X21_Y23_N19
\icpu|i_datapath|i_regfile|x28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(8));

-- Location: LCCOMB_X21_Y23_N0
\icpu|i_datapath|ID_EX_rs1_data~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~231_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~230_combout\ & (((\icpu|i_datapath|i_regfile|x28\(8))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~230_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~230_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(8),
	datad => \icpu|i_datapath|i_regfile|x28\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~231_combout\);

-- Location: FF_X21_Y22_N31
\icpu|i_datapath|i_regfile|x29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(8));

-- Location: FF_X20_Y22_N7
\icpu|i_datapath|i_regfile|x17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(8));

-- Location: FF_X20_Y22_N5
\icpu|i_datapath|i_regfile|x25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(8));

-- Location: LCCOMB_X20_Y22_N4
\icpu|i_datapath|ID_EX_rs1_data~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~228_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x25\(8)) # (\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x17\(8) & ((!\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(8),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(8),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~228_combout\);

-- Location: FF_X21_Y22_N21
\icpu|i_datapath|i_regfile|x21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(8));

-- Location: LCCOMB_X21_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~229_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~228_combout\ & ((\icpu|i_datapath|i_regfile|x29\(8)) # ((!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~228_combout\ & (((\icpu|i_datapath|i_regfile|x21\(8) 
-- & \icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(8),
	datab => \icpu|i_datapath|ID_EX_rs1_data~228_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(8),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~229_combout\);

-- Location: LCCOMB_X28_Y16_N0
\icpu|i_datapath|ID_EX_rs1_data~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~232_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|ID_EX_rs1_data~229_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|ID_EX_rs1_data~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~231_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~229_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~232_combout\);

-- Location: FF_X23_Y24_N29
\icpu|i_datapath|i_regfile|x26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(8));

-- Location: FF_X23_Y24_N31
\icpu|i_datapath|i_regfile|x30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(8));

-- Location: FF_X24_Y24_N29
\icpu|i_datapath|i_regfile|x22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(8));

-- Location: FF_X24_Y24_N7
\icpu|i_datapath|i_regfile|x18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~35_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(8));

-- Location: LCCOMB_X24_Y24_N28
\icpu|i_datapath|ID_EX_rs1_data~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~226_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x22\(8))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(8),
	datad => \icpu|i_datapath|i_regfile|x18\(8),
	combout => \icpu|i_datapath|ID_EX_rs1_data~226_combout\);

-- Location: LCCOMB_X23_Y24_N30
\icpu|i_datapath|ID_EX_rs1_data~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~227_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~226_combout\ & ((\icpu|i_datapath|i_regfile|x30\(8)))) # (!\icpu|i_datapath|ID_EX_rs1_data~226_combout\ & (\icpu|i_datapath|i_regfile|x26\(8))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(8),
	datac => \icpu|i_datapath|i_regfile|x30\(8),
	datad => \icpu|i_datapath|ID_EX_rs1_data~226_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~227_combout\);

-- Location: LCCOMB_X24_Y21_N0
\icpu|i_datapath|ID_EX_rs1_data~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~235_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~232_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~234_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~232_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~227_combout\))))) # (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~234_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|ID_EX_rs1_data~232_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~227_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~235_combout\);

-- Location: LCCOMB_X24_Y21_N22
\icpu|i_datapath|ID_EX_rs1_data~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~245_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~242_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~244_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~242_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & \icpu|i_datapath|ID_EX_rs1_data~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~242_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~244_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~235_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~245_combout\);

-- Location: LCCOMB_X24_Y21_N24
\icpu|i_datapath|ID_EX_rs1_data~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~246_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[8]~123_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(8),
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[8]~123_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~246_combout\);

-- Location: LCCOMB_X24_Y21_N10
\icpu|i_datapath|ID_EX_rs1_data~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~247_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~246_combout\ & ((\icpu|i_datapath|Add3~35_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~246_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~245_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~245_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|Add3~35_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~246_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~247_combout\);

-- Location: FF_X16_Y17_N5
\icpu|i_datapath|ID_EX_rs1_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[8]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs1_data~247_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs1_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(8));

-- Location: LCCOMB_X19_Y14_N26
\icpu|i_datapath|i_alu|ShiftLeft0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(7)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(8),
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(7),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X20_Y10_N8
\icpu|i_datapath|i_alu|ShiftLeft0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~32_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~32_combout\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~33_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X20_Y10_N18
\icpu|i_datapath|i_alu|ShiftLeft0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~26_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~34_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~26_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X16_Y13_N16
\icpu|i_datapath|i_alu|ShiftLeft0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~35_combout\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & (((!\icpu|i_datapath|ID_EX_lui~q\ & 
-- \icpu|i_datapath|i_alu|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~35_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X16_Y13_N18
\icpu|i_datapath|i_alu|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~6_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~36_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~31_combout\ & \icpu|i_datapath|i_alu|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~36_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~31_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~9_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~6_combout\);

-- Location: LCCOMB_X15_Y14_N22
\icpu|i_datapath|i_alu|iadder32|bit10|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ = \icpu|i_datapath|alusrc1~9_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[10]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~9_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit9|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[10]~16_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\);

-- Location: LCCOMB_X15_Y14_N28
\icpu|i_datapath|i_alu|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~7_combout\ = (\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|alusrc2[10]~16_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1)))) # (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(10) $ 
-- (((\icpu|i_datapath|alusrc2[10]~16_combout\ & \icpu|i_datapath|ID_EX_alucont\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[10]~16_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(10),
	combout => \icpu|i_datapath|i_alu|Mux21~7_combout\);

-- Location: LCCOMB_X15_Y14_N0
\icpu|i_datapath|i_alu|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux21~7_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	datab => \icpu|i_datapath|i_alu|Mux21~7_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux21~4_combout\);

-- Location: LCCOMB_X16_Y13_N0
\icpu|i_datapath|i_alu|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~2_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(10))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(10),
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|ID_EX_rs2_data\(10),
	combout => \icpu|i_datapath|i_alu|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y13_N2
\icpu|i_datapath|i_alu|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|i_alu|Mux21~2_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(10)) # 
-- (\icpu|i_datapath|i_alu|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(10),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|Mux21~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~3_combout\);

-- Location: LCCOMB_X16_Y13_N12
\icpu|i_datapath|i_alu|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux21~5_combout\ = (\icpu|i_datapath|i_alu|Mux21~4_combout\ & ((\icpu|i_datapath|i_alu|Mux21~3_combout\) # (\icpu|i_datapath|ID_EX_alucont\(0) $ (!\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|i_alu|Mux21~4_combout\ & 
-- (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux21~4_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux21~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux21~5_combout\);

-- Location: LCCOMB_X16_Y13_N24
\icpu|i_datapath|ID_EX_rs1_data[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux21~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux21~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datab => \icpu|i_datapath|i_alu|Mux21~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux21~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\);

-- Location: FF_X16_Y13_N25
\icpu|i_datapath|EX_MEM_aluout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(10));

-- Location: LCCOMB_X15_Y18_N12
\icpu|i_datapath|IF_ID_inst~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~28_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(8),
	combout => \icpu|i_datapath|IF_ID_inst~28_combout\);

-- Location: FF_X15_Y18_N13
\icpu|i_datapath|IF_ID_inst[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~28_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(8));

-- Location: FF_X19_Y16_N3
\icpu|i_datapath|ID_EX_imm_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(8),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_b\(1));

-- Location: LCCOMB_X12_Y16_N0
\icpu|i_datapath|pc~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~28_combout\ = (\icpu|i_datapath|ID_EX_jalr~q\ & (\icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\)) # (!\icpu|i_datapath|ID_EX_jalr~q\ & ((\icpu|i_datapath|pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\,
	datac => \icpu|i_datapath|pc\(1),
	datad => \icpu|i_datapath|ID_EX_jalr~q\,
	combout => \icpu|i_datapath|pc~28_combout\);

-- Location: LCCOMB_X12_Y16_N2
\icpu|i_datapath|pc~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~29_combout\ = (\icpu|i_datapath|ID_EX_jal~q\ & (\icpu|i_datapath|jal_dest[1]~0_combout\)) # (!\icpu|i_datapath|ID_EX_jal~q\ & ((\icpu|i_datapath|pc~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[1]~0_combout\,
	datac => \icpu|i_datapath|ID_EX_jal~q\,
	datad => \icpu|i_datapath|pc~28_combout\,
	combout => \icpu|i_datapath|pc~29_combout\);

-- Location: LCCOMB_X12_Y16_N20
\icpu|i_datapath|pc~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~30_combout\ = (\icpu|i_datapath|branch_taken~6_combout\ & ((\icpu|i_datapath|branch_dest[1]~0_combout\))) # (!\icpu|i_datapath|branch_taken~6_combout\ & (\icpu|i_datapath|pc~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|pc~29_combout\,
	datac => \icpu|i_datapath|branch_taken~6_combout\,
	datad => \icpu|i_datapath|branch_dest[1]~0_combout\,
	combout => \icpu|i_datapath|pc~30_combout\);

-- Location: LCCOMB_X12_Y16_N30
\icpu|i_datapath|pc~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~31_combout\ = (\icpu|i_datapath|branch_taken~4_combout\ & ((\icpu|i_datapath|branch_taken~5_combout\ & (\icpu|i_datapath|branch_dest[1]~0_combout\)) # (!\icpu|i_datapath|branch_taken~5_combout\ & ((\icpu|i_datapath|pc~30_combout\))))) 
-- # (!\icpu|i_datapath|branch_taken~4_combout\ & (((\icpu|i_datapath|pc~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[1]~0_combout\,
	datab => \icpu|i_datapath|pc~30_combout\,
	datac => \icpu|i_datapath|branch_taken~4_combout\,
	datad => \icpu|i_datapath|branch_taken~5_combout\,
	combout => \icpu|i_datapath|pc~31_combout\);

-- Location: FF_X12_Y16_N31
\icpu|i_datapath|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~31_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(1));

-- Location: LCCOMB_X12_Y16_N28
\icpu|i_datapath|IF_ID_pc~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~1_combout\ = (\icpu|i_datapath|pc\(1) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc\(1),
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_pc~1_combout\);

-- Location: FF_X12_Y16_N29
\icpu|i_datapath|IF_ID_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~1_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(1));

-- Location: LCCOMB_X11_Y16_N22
\icpu|i_datapath|ID_EX_pc[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[1]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(1),
	combout => \icpu|i_datapath|ID_EX_pc[1]~feeder_combout\);

-- Location: FF_X11_Y16_N23
\icpu|i_datapath|ID_EX_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[1]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(1));

-- Location: FF_X11_Y16_N3
\icpu|i_datapath|EX_MEM_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_pc\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(1));

-- Location: LCCOMB_X11_Y16_N0
\icpu|i_datapath|MEM_WB_pc[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|MEM_WB_pc[1]~feeder_combout\ = \icpu|i_datapath|EX_MEM_pc\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|EX_MEM_pc\(1),
	combout => \icpu|i_datapath|MEM_WB_pc[1]~feeder_combout\);

-- Location: FF_X11_Y16_N1
\icpu|i_datapath|MEM_WB_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|MEM_WB_pc[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(1));

-- Location: FF_X21_Y19_N3
\icpu|i_datapath|MEM_WB_aluout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(1));

-- Location: LCCOMB_X14_Y21_N4
\read_data[1]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~114_combout\ = (\iGPIO|Equal0~2_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & (\iDecoder|Equal1~5_combout\ & !\icpu|i_datapath|EX_MEM_aluout\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datac => \iDecoder|Equal1~5_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \read_data[1]~114_combout\);

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X9_Y22_N20
\iGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \iGPIO|button1|c_state~36_combout\);

-- Location: FF_X9_Y22_N21
\iGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X9_Y22_N26
\iGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~35_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & !\iGPIO|button1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S0~q\,
	combout => \iGPIO|button1|c_state~35_combout\);

-- Location: FF_X9_Y22_N27
\iGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X9_Y22_N16
\iGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~34_combout\ = (\iGPIO|button1|c_state.S1~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S1~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~34_combout\);

-- Location: FF_X9_Y22_N17
\iGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X9_Y22_N6
\iGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~33_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S2~q\,
	combout => \iGPIO|button1|c_state~33_combout\);

-- Location: FF_X9_Y22_N7
\iGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X9_Y22_N12
\iGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~32_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S3~q\,
	combout => \iGPIO|button1|c_state~32_combout\);

-- Location: FF_X9_Y22_N13
\iGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X9_Y22_N18
\iGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~31_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S4~q\,
	combout => \iGPIO|button1|c_state~31_combout\);

-- Location: FF_X9_Y22_N19
\iGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X9_Y22_N24
\iGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~30_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S5~q\,
	combout => \iGPIO|button1|c_state~30_combout\);

-- Location: FF_X9_Y22_N25
\iGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X9_Y22_N22
\iGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~29_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S6~q\,
	combout => \iGPIO|button1|c_state~29_combout\);

-- Location: FF_X9_Y22_N23
\iGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X9_Y22_N28
\iGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~28_combout\ = (\iGPIO|button1|c_state.S7~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S7~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~28_combout\);

-- Location: FF_X9_Y22_N29
\iGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X9_Y22_N10
\iGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~27_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S8~q\,
	combout => \iGPIO|button1|c_state~27_combout\);

-- Location: FF_X9_Y22_N11
\iGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X9_Y22_N0
\iGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~26_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S9~q\,
	combout => \iGPIO|button1|c_state~26_combout\);

-- Location: FF_X9_Y22_N1
\iGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X9_Y22_N30
\iGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S10~q\,
	combout => \iGPIO|button1|c_state~25_combout\);

-- Location: FF_X9_Y22_N31
\iGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X9_Y22_N4
\iGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~24_combout\ = (\iGPIO|button1|c_state.S11~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S11~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~24_combout\);

-- Location: FF_X9_Y22_N5
\iGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X9_Y22_N2
\iGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~23_combout\ = (!\BUTTON[1]~input_o\ & (\iGPIO|button1|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \iGPIO|button1|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|button1|c_state~23_combout\);

-- Location: FF_X9_Y22_N3
\iGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X9_Y22_N8
\iGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button1|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \iGPIO|button1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datad => \iGPIO|button1|c_state.S13~q\,
	combout => \iGPIO|button1|c_state~22_combout\);

-- Location: FF_X9_Y22_N9
\iGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X14_Y21_N18
\iGPIO|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|always0~2_combout\ = (\iGPIO|Equal0~2_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & (\iDecoder|Equal1~5_combout\ & \icpu|i_datapath|EX_MEM_aluout\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datac => \iDecoder|Equal1~5_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \iGPIO|always0~2_combout\);

-- Location: LCCOMB_X14_Y21_N6
\iGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~1_combout\ = (!\iGPIO|always0~2_combout\ & ((\iGPIO|button1|c_state.S14~q\) # (\iGPIO|BUTTON_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button1|c_state.S14~q\,
	datac => \iGPIO|BUTTON_StatusR\(1),
	datad => \iGPIO|always0~2_combout\,
	combout => \iGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X14_Y21_N7
\iGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(1));

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X7_Y23_N4
\iGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~36_combout\ = (\reset_ff~q\ & \SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[1]~input_o\,
	combout => \iGPIO|sw1|c_state~36_combout\);

-- Location: FF_X7_Y23_N5
\iGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X7_Y23_N10
\iGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (!\iGPIO|sw1|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~35_combout\);

-- Location: FF_X7_Y23_N11
\iGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X7_Y23_N16
\iGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S1~q\,
	combout => \iGPIO|sw1|c_state~34_combout\);

-- Location: FF_X7_Y23_N17
\iGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X7_Y23_N6
\iGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S2~q\,
	combout => \iGPIO|sw1|c_state~33_combout\);

-- Location: FF_X7_Y23_N7
\iGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X7_Y23_N12
\iGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~32_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S3~q\,
	combout => \iGPIO|sw1|c_state~32_combout\);

-- Location: FF_X7_Y23_N13
\iGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X7_Y23_N2
\iGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~31_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S4~q\,
	combout => \iGPIO|sw1|c_state~31_combout\);

-- Location: FF_X7_Y23_N3
\iGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X7_Y23_N0
\iGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S5~q\,
	combout => \iGPIO|sw1|c_state~30_combout\);

-- Location: FF_X7_Y23_N1
\iGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X7_Y23_N14
\iGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S6~q\,
	combout => \iGPIO|sw1|c_state~29_combout\);

-- Location: FF_X7_Y23_N15
\iGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X7_Y23_N20
\iGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~28_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \iGPIO|sw1|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~28_combout\);

-- Location: FF_X7_Y23_N21
\iGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X7_Y23_N18
\iGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S8~q\,
	combout => \iGPIO|sw1|c_state~27_combout\);

-- Location: FF_X7_Y23_N19
\iGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X7_Y23_N24
\iGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~26_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S9~q\,
	combout => \iGPIO|sw1|c_state~26_combout\);

-- Location: FF_X7_Y23_N25
\iGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X7_Y23_N22
\iGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S10~q\,
	combout => \iGPIO|sw1|c_state~25_combout\);

-- Location: FF_X7_Y23_N23
\iGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X7_Y23_N28
\iGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~24_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~24_combout\);

-- Location: FF_X7_Y23_N29
\iGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X7_Y23_N26
\iGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \iGPIO|sw1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw1|c_state.S12~q\,
	combout => \iGPIO|sw1|c_state~23_combout\);

-- Location: FF_X7_Y23_N27
\iGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X7_Y23_N8
\iGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw1|c_state~22_combout\ = (\SW[1]~input_o\ & (\iGPIO|sw1|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \iGPIO|sw1|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw1|c_state~22_combout\);

-- Location: FF_X7_Y23_N9
\iGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X14_Y21_N28
\iGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~2_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw1|c_state.S14~q\) # (\iGPIO|SW_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw1|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(1),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~2_combout\);

-- Location: FF_X14_Y21_N29
\iGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(1));

-- Location: LCCOMB_X14_Y21_N30
\read_data[1]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~115_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(13) & (\iDecoder|Equal1~5_combout\ & ((\iGPIO|Equal0~2_combout\) # (\iGPIO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(13),
	datab => \iDecoder|Equal1~5_combout\,
	datac => \iGPIO|Equal0~2_combout\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \read_data[1]~115_combout\);

-- Location: LCCOMB_X14_Y21_N12
\read_data[1]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~124_combout\ = (\iDecoder|Equal1~5_combout\ & ((\iGPIO|Equal0~2_combout\) # (!\icpu|i_datapath|EX_MEM_aluout\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~5_combout\,
	datab => \iGPIO|Equal0~2_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \read_data[1]~124_combout\);

-- Location: LCCOMB_X14_Y21_N14
\read_data[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~44_combout\ = (\iTimer|CounterR\(1) & (\iDecoder|Equal1~6_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iTimer|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(1),
	datab => \iDecoder|Equal1~6_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iTimer|Equal2~1_combout\,
	combout => \read_data[1]~44_combout\);

-- Location: LCCOMB_X14_Y21_N0
\read_data[1]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~45_combout\ = (\read_data[1]~124_combout\ & (((\read_data[1]~44_combout\) # (!\iDecoder|Equal3~0_combout\)))) # (!\read_data[1]~124_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(1) & ((\iDecoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~124_combout\,
	datab => \iMem|altsyncram_component|auto_generated|q_b\(1),
	datac => \read_data[1]~44_combout\,
	datad => \iDecoder|Equal3~0_combout\,
	combout => \read_data[1]~45_combout\);

-- Location: LCCOMB_X14_Y21_N2
\read_data[1]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~46_combout\ = (\read_data[1]~115_combout\ & ((\read_data[1]~45_combout\ & (\iGPIO|BUTTON_StatusR\(1))) # (!\read_data[1]~45_combout\ & ((\iGPIO|SW_StatusR\(1)))))) # (!\read_data[1]~115_combout\ & (((\read_data[1]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|BUTTON_StatusR\(1),
	datab => \iGPIO|SW_StatusR\(1),
	datac => \read_data[1]~115_combout\,
	datad => \read_data[1]~45_combout\,
	combout => \read_data[1]~46_combout\);

-- Location: LCCOMB_X15_Y21_N6
\read_data[1]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~47_combout\ = (\read_data[1]~114_combout\ & (((\iTimer|CompareR\(1))))) # (!\read_data[1]~114_combout\ & (!\iGPIO|always3~0_combout\ & ((\read_data[1]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|always3~0_combout\,
	datab => \iTimer|CompareR\(1),
	datac => \read_data[1]~114_combout\,
	datad => \read_data[1]~46_combout\,
	combout => \read_data[1]~47_combout\);

-- Location: FF_X15_Y21_N7
\icpu|i_datapath|MEM_WB_MemRdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[1]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(1));

-- Location: LCCOMB_X21_Y19_N2
\icpu|i_datapath|rd_data[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~2_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(1)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(1),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(1),
	combout => \icpu|i_datapath|rd_data[1]~2_combout\);

-- Location: LCCOMB_X21_Y19_N24
\icpu|i_datapath|rd_data[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[1]~3_combout\ = (\icpu|i_datapath|rd_data[1]~2_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|MEM_WB_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_pc\(1),
	datad => \icpu|i_datapath|rd_data[1]~2_combout\,
	combout => \icpu|i_datapath|rd_data[1]~3_combout\);

-- Location: FF_X21_Y19_N25
\icpu|i_datapath|i_regfile|x15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[1]~3_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(1));

-- Location: FF_X23_Y20_N17
\icpu|i_datapath|i_regfile|x13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(1));

-- Location: FF_X23_Y20_N11
\icpu|i_datapath|i_regfile|x12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(1));

-- Location: FF_X27_Y18_N1
\icpu|i_datapath|i_regfile|x14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(1));

-- Location: LCCOMB_X23_Y20_N10
\icpu|i_datapath|ID_EX_rs1_data~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~86_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(1))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(1),
	datad => \icpu|i_datapath|i_regfile|x14\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~86_combout\);

-- Location: LCCOMB_X23_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~87_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~86_combout\ & (\icpu|i_datapath|i_regfile|x15\(1))) # (!\icpu|i_datapath|ID_EX_rs1_data~86_combout\ & ((\icpu|i_datapath|i_regfile|x13\(1)))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~86_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~87_combout\);

-- Location: FF_X14_Y22_N19
\icpu|i_datapath|i_regfile|x17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(1));

-- Location: FF_X14_Y22_N25
\icpu|i_datapath|i_regfile|x25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(1));

-- Location: LCCOMB_X14_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~71_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(1)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(1),
	datad => \icpu|i_datapath|i_regfile|x25\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~71_combout\);

-- Location: FF_X15_Y22_N1
\icpu|i_datapath|i_regfile|x21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(1));

-- Location: FF_X15_Y22_N11
\icpu|i_datapath|i_regfile|x29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(1));

-- Location: LCCOMB_X15_Y22_N10
\icpu|i_datapath|ID_EX_rs1_data~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~72_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~71_combout\ & (((\icpu|i_datapath|i_regfile|x29\(1)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~71_combout\ & (\icpu|i_datapath|i_regfile|x21\(1) & 
-- ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~71_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(1),
	datac => \icpu|i_datapath|i_regfile|x29\(1),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~72_combout\);

-- Location: FF_X20_Y23_N19
\icpu|i_datapath|i_regfile|x16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(1));

-- Location: FF_X20_Y23_N25
\icpu|i_datapath|i_regfile|x24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(1));

-- Location: LCCOMB_X20_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~75_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(1))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(1),
	datad => \icpu|i_datapath|i_regfile|x24\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~75_combout\);

-- Location: FF_X17_Y20_N15
\icpu|i_datapath|i_regfile|x28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(1));

-- Location: FF_X17_Y20_N21
\icpu|i_datapath|i_regfile|x20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(1));

-- Location: LCCOMB_X17_Y20_N14
\icpu|i_datapath|ID_EX_rs1_data~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~76_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~75_combout\ & (((\icpu|i_datapath|i_regfile|x28\(1))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~75_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~75_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(1),
	datad => \icpu|i_datapath|i_regfile|x20\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~76_combout\);

-- Location: FF_X16_Y24_N9
\icpu|i_datapath|i_regfile|x22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(1));

-- Location: FF_X16_Y24_N19
\icpu|i_datapath|i_regfile|x18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(1));

-- Location: LCCOMB_X16_Y24_N18
\icpu|i_datapath|ID_EX_rs1_data~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~73_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(1)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(1) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(1),
	datac => \icpu|i_datapath|i_regfile|x18\(1),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~73_combout\);

-- Location: FF_X17_Y24_N11
\icpu|i_datapath|i_regfile|x30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(1));

-- Location: FF_X17_Y24_N1
\icpu|i_datapath|i_regfile|x26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(1));

-- Location: LCCOMB_X17_Y24_N10
\icpu|i_datapath|ID_EX_rs1_data~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~74_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~73_combout\ & (\icpu|i_datapath|i_regfile|x30\(1))) # (!\icpu|i_datapath|ID_EX_rs1_data~73_combout\ & ((\icpu|i_datapath|i_regfile|x26\(1)))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~73_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(1),
	datad => \icpu|i_datapath|i_regfile|x26\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~74_combout\);

-- Location: LCCOMB_X19_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~77_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0)) # (\icpu|i_datapath|ID_EX_rs1_data~74_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~76_combout\ & 
-- (!\icpu|i_datapath|rs1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~76_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~74_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~77_combout\);

-- Location: FF_X15_Y23_N25
\icpu|i_datapath|i_regfile|x19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(1));

-- Location: FF_X15_Y23_N7
\icpu|i_datapath|i_regfile|x23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(1));

-- Location: LCCOMB_X15_Y23_N24
\icpu|i_datapath|ID_EX_rs1_data~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~78_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(1)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(1),
	datad => \icpu|i_datapath|i_regfile|x23\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~78_combout\);

-- Location: FF_X16_Y22_N3
\icpu|i_datapath|i_regfile|x31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(1));

-- Location: FF_X16_Y22_N25
\icpu|i_datapath|i_regfile|x27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(1));

-- Location: LCCOMB_X16_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~79_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~78_combout\ & (\icpu|i_datapath|i_regfile|x31\(1))) # (!\icpu|i_datapath|ID_EX_rs1_data~78_combout\ & ((\icpu|i_datapath|i_regfile|x27\(1)))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~78_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(1),
	datad => \icpu|i_datapath|i_regfile|x27\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~79_combout\);

-- Location: LCCOMB_X19_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~80_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~77_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~79_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~77_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~72_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~72_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~77_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~79_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~80_combout\);

-- Location: FF_X28_Y23_N9
\icpu|i_datapath|i_regfile|x6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(1));

-- Location: FF_X28_Y23_N19
\icpu|i_datapath|i_regfile|x4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(1));

-- Location: LCCOMB_X28_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~81_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x6\(1))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x6\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(1),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~81_combout\);

-- Location: FF_X24_Y22_N15
\icpu|i_datapath|i_regfile|x7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(1));

-- Location: FF_X24_Y22_N13
\icpu|i_datapath|i_regfile|x5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(1));

-- Location: LCCOMB_X24_Y22_N14
\icpu|i_datapath|ID_EX_rs1_data~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~82_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~81_combout\ & (\icpu|i_datapath|i_regfile|x7\(1))) # (!\icpu|i_datapath|ID_EX_rs1_data~81_combout\ & ((\icpu|i_datapath|i_regfile|x5\(1)))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rs1_data~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data~81_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(1),
	datad => \icpu|i_datapath|i_regfile|x5\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~82_combout\);

-- Location: FF_X27_Y24_N1
\icpu|i_datapath|i_regfile|x1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(1));

-- Location: LCCOMB_X27_Y24_N0
\icpu|i_datapath|ID_EX_rs1_data~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~83_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~82_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|i_regfile|x1\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~82_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~83_combout\);

-- Location: FF_X27_Y24_N3
\icpu|i_datapath|i_regfile|x3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(1));

-- Location: FF_X28_Y24_N27
\icpu|i_datapath|i_regfile|x2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(1));

-- Location: LCCOMB_X27_Y24_N2
\icpu|i_datapath|ID_EX_rs1_data~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~84_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~83_combout\ & (\icpu|i_datapath|i_regfile|x3\(1))) # (!\icpu|i_datapath|ID_EX_rs1_data~83_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(1)))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~83_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(1),
	datad => \icpu|i_datapath|i_regfile|x2\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~84_combout\);

-- Location: LCCOMB_X19_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~85_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~80_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~80_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~84_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~85_combout\);

-- Location: FF_X26_Y17_N9
\icpu|i_datapath|i_regfile|x10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(1));

-- Location: FF_X26_Y17_N3
\icpu|i_datapath|i_regfile|x11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(1));

-- Location: FF_X27_Y17_N27
\icpu|i_datapath|i_regfile|x8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(1));

-- Location: FF_X27_Y17_N17
\icpu|i_datapath|i_regfile|x9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[1]~3_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(1));

-- Location: LCCOMB_X27_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~69_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(1))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(1),
	datad => \icpu|i_datapath|i_regfile|x9\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~69_combout\);

-- Location: LCCOMB_X26_Y17_N2
\icpu|i_datapath|ID_EX_rs1_data~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~70_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~69_combout\ & ((\icpu|i_datapath|i_regfile|x11\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~69_combout\ & (\icpu|i_datapath|i_regfile|x10\(1))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|i_regfile|x10\(1),
	datac => \icpu|i_datapath|i_regfile|x11\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~69_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~70_combout\);

-- Location: LCCOMB_X16_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~88_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~85_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~87_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~85_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data~70_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~87_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~85_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~70_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~88_combout\);

-- Location: LCCOMB_X16_Y17_N8
\icpu|i_datapath|ID_EX_rs1_data~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~89_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~88_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~88_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~89_combout\);

-- Location: LCCOMB_X16_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~90_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~89_combout\ & ((\icpu|i_datapath|rd_data[1]~3_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~89_combout\ & 
-- (((\read_data[1]~47_combout\ & \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rd_data[1]~3_combout\,
	datab => \read_data[1]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~89_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~90_combout\);

-- Location: LCCOMB_X16_Y17_N16
\icpu|i_datapath|ID_EX_rs1_data~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~91_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\)) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~90_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~91_combout\);

-- Location: FF_X16_Y17_N17
\icpu|i_datapath|ID_EX_rs1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(1));

-- Location: LCCOMB_X17_Y11_N26
\icpu|i_datapath|i_alu|ShiftLeft0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(1),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X19_Y11_N4
\icpu|i_datapath|i_alu|ShiftLeft0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~22_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~22_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X19_Y11_N6
\icpu|i_datapath|i_alu|ShiftLeft0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (((\icpu|i_datapath|i_alu|ShiftLeft0~43_combout\)))) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~13_combout\ & 
-- ((!\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~43_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X21_Y12_N24
\icpu|i_datapath|i_alu|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~8_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~44_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\ & ((!\icpu|i_datapath|i_alu|ShiftLeft0~45_combout\) # (!\icpu|i_datapath|alusrc2[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~44_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~45_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~8_combout\);

-- Location: LCCOMB_X22_Y14_N14
\icpu|i_datapath|i_alu|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~10_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|alusrc2[4]~6_combout\ & (!\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|Mux22~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux22~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~10_combout\);

-- Location: LCCOMB_X15_Y14_N8
\icpu|i_datapath|i_alu|iadder32|bit9|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~8_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[9]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit8|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~8_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[9]~17_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\);

-- Location: LCCOMB_X15_Y14_N14
\icpu|i_datapath|i_alu|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~9_combout\ = (\icpu|i_datapath|ID_EX_rs1_data\(9) & (\icpu|i_datapath|ID_EX_lui~q\ $ (((!\icpu|i_datapath|alusrc2[9]~17_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(1)))))) # (!\icpu|i_datapath|ID_EX_rs1_data\(9) & 
-- (((\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|alusrc2[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(9),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[9]~17_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~9_combout\);

-- Location: LCCOMB_X15_Y14_N26
\icpu|i_datapath|i_alu|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux22~9_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	datac => \icpu|i_datapath|i_alu|Mux22~9_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux22~6_combout\);

-- Location: LCCOMB_X22_Y14_N18
\icpu|i_datapath|i_alu|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~4_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(9))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_imm_j\(9),
	datac => \icpu|i_datapath|ID_EX_rs2_data\(9),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|i_alu|Mux22~4_combout\);

-- Location: LCCOMB_X22_Y14_N12
\icpu|i_datapath|i_alu|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(9)) # (\icpu|i_datapath|i_alu|Mux22~4_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|i_alu|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(9),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux22~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~5_combout\);

-- Location: LCCOMB_X22_Y14_N6
\icpu|i_datapath|i_alu|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux22~7_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux22~6_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1)) # (\icpu|i_datapath|i_alu|Mux22~5_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|Mux22~5_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|Mux22~6_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux22~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux22~7_combout\);

-- Location: LCCOMB_X22_Y14_N2
\icpu|i_datapath|ID_EX_rs1_data[9]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux22~10_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datab => \icpu|i_datapath|i_alu|Mux22~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux22~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\);

-- Location: FF_X22_Y14_N3
\icpu|i_datapath|EX_MEM_aluout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(9));

-- Location: LCCOMB_X17_Y19_N2
\iGPIO|HEX3_R[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[4]~1_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(9) & (\iGPIO|Equal0~1_combout\ & !\icpu|i_datapath|EX_MEM_aluout\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_aluout\(9),
	datac => \iGPIO|Equal0~1_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(8),
	combout => \iGPIO|HEX3_R[4]~1_combout\);

-- Location: LCCOMB_X14_Y19_N22
\iGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|Equal0~2_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(4) & (!\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(4),
	datac => \icpu|i_datapath|EX_MEM_aluout\(3),
	datad => \iGPIO|HEX3_R[4]~1_combout\,
	combout => \iGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y21_N28
\iTimer|CompareR[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iTimer|CompareR[4]~0_combout\ = ((\iGPIO|Equal0~2_combout\ & (\icpu|i_datapath|EX_MEM_memwrite~q\ & \iDecoder|Equal1~6_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|Equal0~2_combout\,
	datab => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datac => \reset_ff~q\,
	datad => \iDecoder|Equal1~6_combout\,
	combout => \iTimer|CompareR[4]~0_combout\);

-- Location: FF_X21_Y21_N9
\iTimer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R~6_combout\,
	ena => \iTimer|CompareR[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iTimer|CompareR\(3));

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X7_Y21_N4
\iGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~36_combout\ = (\reset_ff~q\ & \SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~36_combout\);

-- Location: FF_X7_Y21_N5
\iGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X7_Y21_N2
\iGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~35_combout\ = (\reset_ff~q\ & (!\iGPIO|sw3|c_state.S0~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw3|c_state.S0~q\,
	datac => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~35_combout\);

-- Location: FF_X7_Y21_N3
\iGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X7_Y21_N16
\iGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~34_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S1~q\,
	combout => \iGPIO|sw3|c_state~34_combout\);

-- Location: FF_X7_Y21_N17
\iGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X7_Y21_N22
\iGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~33_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S2~q\,
	combout => \iGPIO|sw3|c_state~33_combout\);

-- Location: FF_X7_Y21_N23
\iGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X7_Y21_N20
\iGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~32_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[3]~input_o\,
	datac => \iGPIO|sw3|c_state.S3~q\,
	combout => \iGPIO|sw3|c_state~32_combout\);

-- Location: FF_X7_Y21_N21
\iGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X7_Y21_N18
\iGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~31_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S4~q\,
	combout => \iGPIO|sw3|c_state~31_combout\);

-- Location: FF_X7_Y21_N19
\iGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X7_Y21_N0
\iGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~30_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S5~q\,
	combout => \iGPIO|sw3|c_state~30_combout\);

-- Location: FF_X7_Y21_N1
\iGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X7_Y21_N14
\iGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~29_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S6~q\,
	combout => \iGPIO|sw3|c_state~29_combout\);

-- Location: FF_X7_Y21_N15
\iGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X7_Y21_N12
\iGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~28_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S7~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw3|c_state.S7~q\,
	datac => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~28_combout\);

-- Location: FF_X7_Y21_N13
\iGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X7_Y21_N10
\iGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~27_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S8~q\,
	combout => \iGPIO|sw3|c_state~27_combout\);

-- Location: FF_X7_Y21_N11
\iGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X7_Y21_N8
\iGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~26_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S9~q\,
	combout => \iGPIO|sw3|c_state~26_combout\);

-- Location: FF_X7_Y21_N9
\iGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X7_Y21_N6
\iGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~25_combout\ = (\reset_ff~q\ & (\iGPIO|sw3|c_state.S10~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \iGPIO|sw3|c_state.S10~q\,
	datac => \SW[3]~input_o\,
	combout => \iGPIO|sw3|c_state~25_combout\);

-- Location: FF_X7_Y21_N7
\iGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X7_Y21_N28
\iGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~24_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S11~q\,
	combout => \iGPIO|sw3|c_state~24_combout\);

-- Location: FF_X7_Y21_N29
\iGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X7_Y21_N26
\iGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~23_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \iGPIO|sw3|c_state.S12~q\,
	combout => \iGPIO|sw3|c_state~23_combout\);

-- Location: FF_X7_Y21_N27
\iGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X7_Y21_N24
\iGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw3|c_state~22_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \iGPIO|sw3|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[3]~input_o\,
	datac => \iGPIO|sw3|c_state.S13~q\,
	combout => \iGPIO|sw3|c_state~22_combout\);

-- Location: FF_X7_Y21_N25
\iGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N20
\iGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~4_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw3|c_state.S14~q\) # (\iGPIO|SW_StatusR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw3|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(3),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~4_combout\);

-- Location: FF_X11_Y21_N21
\iGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X12_Y21_N20
\read_data[3]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~51_combout\ = (\iGPIO|SW_StatusR\(3) & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(3),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \read_data[3]~51_combout\);

-- Location: LCCOMB_X15_Y21_N0
\read_data[3]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~52_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(3)))) # (!\read_data[9]~125_combout\ & 
-- (\read_data[3]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[3]~51_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(3),
	datad => \read_data[9]~125_combout\,
	combout => \read_data[3]~52_combout\);

-- Location: LCCOMB_X15_Y21_N26
\read_data[3]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~53_combout\ = (\read_data[9]~116_combout\ & ((\read_data[3]~52_combout\ & (\iTimer|CompareR\(3))) # (!\read_data[3]~52_combout\ & ((\iTimer|CounterR\(3)))))) # (!\read_data[9]~116_combout\ & (((\read_data[3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(3),
	datab => \read_data[9]~116_combout\,
	datac => \iTimer|CounterR\(3),
	datad => \read_data[3]~52_combout\,
	combout => \read_data[3]~53_combout\);

-- Location: LCCOMB_X17_Y17_N16
\read_data[3]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~118_combout\ = (\read_data[3]~53_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)) # (!\iDecoder|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[3]~53_combout\,
	datab => \iDecoder|Equal1~5_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	datad => \icpu|i_datapath|EX_MEM_memwrite~q\,
	combout => \read_data[3]~118_combout\);

-- Location: LCCOMB_X17_Y17_N6
\icpu|i_datapath|ID_EX_rs2_data~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~145_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\read_data[3]~118_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \read_data[3]~118_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~145_combout\);

-- Location: FF_X17_Y17_N17
\icpu|i_datapath|MEM_WB_MemRdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(3));

-- Location: FF_X21_Y19_N19
\icpu|i_datapath|MEM_WB_aluout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(3));

-- Location: LCCOMB_X21_Y19_N18
\icpu|i_datapath|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~10_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(3))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(3),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(3),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|Add3~10_combout\);

-- Location: LCCOMB_X21_Y19_N8
\icpu|i_datapath|Add3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~11_combout\ = (\icpu|i_datapath|Add3~10_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~5_combout\,
	datad => \icpu|i_datapath|Add3~10_combout\,
	combout => \icpu|i_datapath|Add3~11_combout\);

-- Location: FF_X21_Y19_N9
\icpu|i_datapath|i_regfile|x15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|Add3~11_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(3));

-- Location: FF_X23_Y25_N17
\icpu|i_datapath|i_regfile|x14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(3));

-- Location: FF_X23_Y20_N7
\icpu|i_datapath|i_regfile|x12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(3));

-- Location: FF_X23_Y20_N29
\icpu|i_datapath|i_regfile|x13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(3));

-- Location: LCCOMB_X24_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~142_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x13\(3))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x12\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x12\(3),
	datad => \icpu|i_datapath|i_regfile|x13\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~142_combout\);

-- Location: LCCOMB_X23_Y25_N16
\icpu|i_datapath|ID_EX_rs2_data~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~143_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~142_combout\ & (\icpu|i_datapath|i_regfile|x15\(3))) # (!\icpu|i_datapath|ID_EX_rs2_data~142_combout\ & ((\icpu|i_datapath|i_regfile|x14\(3)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(3),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(3),
	datad => \icpu|i_datapath|ID_EX_rs2_data~142_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~143_combout\);

-- Location: FF_X15_Y23_N5
\icpu|i_datapath|i_regfile|x19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(3));

-- Location: FF_X15_Y23_N11
\icpu|i_datapath|i_regfile|x23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(3));

-- Location: LCCOMB_X15_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~132_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(3)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(3) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(3),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~132_combout\);

-- Location: FF_X16_Y22_N1
\icpu|i_datapath|i_regfile|x27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(3));

-- Location: FF_X16_Y22_N19
\icpu|i_datapath|i_regfile|x31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(3));

-- Location: LCCOMB_X16_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~133_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~132_combout\ & (((\icpu|i_datapath|i_regfile|x31\(3))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~132_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x27\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~132_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(3),
	datad => \icpu|i_datapath|i_regfile|x31\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~133_combout\);

-- Location: FF_X15_Y20_N1
\icpu|i_datapath|i_regfile|x30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(3));

-- Location: FF_X15_Y20_N31
\icpu|i_datapath|i_regfile|x26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(3));

-- Location: FF_X16_Y24_N27
\icpu|i_datapath|i_regfile|x18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(3));

-- Location: FF_X16_Y24_N17
\icpu|i_datapath|i_regfile|x22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(3));

-- Location: LCCOMB_X16_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~125_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(3)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(3) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(3),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~125_combout\);

-- Location: LCCOMB_X15_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~126_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~125_combout\ & (\icpu|i_datapath|i_regfile|x30\(3))) # (!\icpu|i_datapath|ID_EX_rs2_data~125_combout\ & ((\icpu|i_datapath|i_regfile|x26\(3)))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(3),
	datad => \icpu|i_datapath|ID_EX_rs2_data~125_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~126_combout\);

-- Location: FF_X15_Y22_N27
\icpu|i_datapath|i_regfile|x29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(3));

-- Location: FF_X15_Y22_N9
\icpu|i_datapath|i_regfile|x21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(3));

-- Location: FF_X14_Y22_N9
\icpu|i_datapath|i_regfile|x25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(3));

-- Location: FF_X14_Y22_N3
\icpu|i_datapath|i_regfile|x17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(3));

-- Location: LCCOMB_X14_Y22_N8
\icpu|i_datapath|ID_EX_rs2_data~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~127_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(3))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(3),
	datad => \icpu|i_datapath|i_regfile|x17\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~127_combout\);

-- Location: LCCOMB_X15_Y22_N8
\icpu|i_datapath|ID_EX_rs2_data~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~128_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~127_combout\ & (\icpu|i_datapath|i_regfile|x29\(3))) # (!\icpu|i_datapath|ID_EX_rs2_data~127_combout\ & ((\icpu|i_datapath|i_regfile|x21\(3)))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(3),
	datad => \icpu|i_datapath|ID_EX_rs2_data~127_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~128_combout\);

-- Location: FF_X20_Y23_N27
\icpu|i_datapath|i_regfile|x16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(3));

-- Location: FF_X20_Y23_N1
\icpu|i_datapath|i_regfile|x24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(3));

-- Location: LCCOMB_X20_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~129_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x24\(3)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x16\(3) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x16\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(3),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~129_combout\);

-- Location: FF_X21_Y23_N9
\icpu|i_datapath|i_regfile|x20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(3));

-- Location: FF_X21_Y23_N3
\icpu|i_datapath|i_regfile|x28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(3));

-- Location: LCCOMB_X21_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~130_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~129_combout\ & (((\icpu|i_datapath|i_regfile|x28\(3))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~129_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x20\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~129_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x20\(3),
	datad => \icpu|i_datapath|i_regfile|x28\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~130_combout\);

-- Location: LCCOMB_X15_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~131_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~128_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((!\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|ID_EX_rs2_data~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~128_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~130_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~131_combout\);

-- Location: LCCOMB_X15_Y20_N12
\icpu|i_datapath|ID_EX_rs2_data~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~134_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~131_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~133_combout\) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~131_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~126_combout\ & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~133_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~126_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~131_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~134_combout\);

-- Location: FF_X27_Y17_N3
\icpu|i_datapath|i_regfile|x8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(3));

-- Location: FF_X26_Y17_N17
\icpu|i_datapath|i_regfile|x10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(3));

-- Location: LCCOMB_X26_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~135_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(3)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x8\(3),
	datac => \icpu|i_datapath|i_regfile|x10\(3),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~135_combout\);

-- Location: FF_X26_Y17_N27
\icpu|i_datapath|i_regfile|x11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(3));

-- Location: FF_X27_Y17_N9
\icpu|i_datapath|i_regfile|x9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(3));

-- Location: LCCOMB_X27_Y17_N8
\icpu|i_datapath|ID_EX_rs2_data~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~136_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~135_combout\ & ((\icpu|i_datapath|i_regfile|x11\(3)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~135_combout\ & (((\icpu|i_datapath|i_regfile|x9\(3) 
-- & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~135_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(3),
	datac => \icpu|i_datapath|i_regfile|x9\(3),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~136_combout\);

-- Location: FF_X27_Y21_N27
\icpu|i_datapath|i_regfile|x3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(3));

-- Location: FF_X24_Y22_N21
\icpu|i_datapath|i_regfile|x7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(3));

-- Location: FF_X23_Y22_N1
\icpu|i_datapath|i_regfile|x6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(3));

-- Location: FF_X24_Y22_N3
\icpu|i_datapath|i_regfile|x5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(3));

-- Location: FF_X23_Y22_N3
\icpu|i_datapath|i_regfile|x4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(3));

-- Location: LCCOMB_X24_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~137_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(3))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(3),
	datad => \icpu|i_datapath|i_regfile|x4\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~137_combout\);

-- Location: LCCOMB_X23_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~138_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~137_combout\ & (\icpu|i_datapath|i_regfile|x7\(3))) # (!\icpu|i_datapath|ID_EX_rs2_data~137_combout\ & ((\icpu|i_datapath|i_regfile|x6\(3)))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(3),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(3),
	datad => \icpu|i_datapath|ID_EX_rs2_data~137_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~138_combout\);

-- Location: FF_X26_Y21_N17
\icpu|i_datapath|i_regfile|x2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(3));

-- Location: FF_X27_Y21_N17
\icpu|i_datapath|i_regfile|x1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|Add3~11_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(3));

-- Location: LCCOMB_X26_Y21_N16
\icpu|i_datapath|ID_EX_rs2_data~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~139_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(3))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(3),
	datad => \icpu|i_datapath|i_regfile|x1\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~139_combout\);

-- Location: LCCOMB_X27_Y21_N20
\icpu|i_datapath|ID_EX_rs2_data~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~140_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~139_combout\ & ((\icpu|i_datapath|i_regfile|x3\(3)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~139_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~138_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~138_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~139_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~140_combout\);

-- Location: LCCOMB_X27_Y21_N22
\icpu|i_datapath|ID_EX_rs2_data~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~141_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~136_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~136_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~140_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~141_combout\);

-- Location: LCCOMB_X17_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~144_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~141_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~143_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~141_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~134_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~143_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~134_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~141_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~144_combout\);

-- Location: LCCOMB_X17_Y17_N26
\icpu|i_datapath|ID_EX_rs2_data~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~146_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~145_combout\ & ((\icpu|i_datapath|Add3~11_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~145_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~144_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~145_combout\,
	datab => \icpu|i_datapath|Add3~11_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~144_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~146_combout\);

-- Location: FF_X17_Y17_N25
\icpu|i_datapath|ID_EX_rs2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[3]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~146_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(3));

-- Location: LCCOMB_X17_Y17_N14
\icpu|i_datapath|EX_MEM_rs2_data[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[3]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(3),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[3]~feeder_combout\);

-- Location: FF_X17_Y17_N15
\icpu|i_datapath|EX_MEM_rs2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(3));

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X11_Y25_N4
\iGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~36_combout\ = (\SW[7]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~36_combout\);

-- Location: FF_X11_Y25_N5
\iGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X11_Y25_N26
\iGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~35_combout\ = (!\iGPIO|sw7|c_state.S0~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S0~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~35_combout\);

-- Location: FF_X11_Y25_N27
\iGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X11_Y25_N16
\iGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~34_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \iGPIO|sw7|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~34_combout\);

-- Location: FF_X11_Y25_N17
\iGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X11_Y25_N22
\iGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~33_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S2~q\,
	combout => \iGPIO|sw7|c_state~33_combout\);

-- Location: FF_X11_Y25_N23
\iGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X11_Y25_N12
\iGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~32_combout\ = (\SW[7]~input_o\ & (\iGPIO|sw7|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datac => \iGPIO|sw7|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~32_combout\);

-- Location: FF_X11_Y25_N13
\iGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X11_Y25_N2
\iGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~31_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S4~q\,
	combout => \iGPIO|sw7|c_state~31_combout\);

-- Location: FF_X11_Y25_N3
\iGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X11_Y25_N0
\iGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~30_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S5~q\,
	combout => \iGPIO|sw7|c_state~30_combout\);

-- Location: FF_X11_Y25_N1
\iGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X11_Y25_N6
\iGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~29_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S6~q\,
	combout => \iGPIO|sw7|c_state~29_combout\);

-- Location: FF_X11_Y25_N7
\iGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X11_Y25_N20
\iGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~28_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S7~q\,
	combout => \iGPIO|sw7|c_state~28_combout\);

-- Location: FF_X11_Y25_N21
\iGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X11_Y25_N10
\iGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~27_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S8~q\,
	combout => \iGPIO|sw7|c_state~27_combout\);

-- Location: FF_X11_Y25_N11
\iGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X11_Y25_N24
\iGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~26_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S9~q\,
	combout => \iGPIO|sw7|c_state~26_combout\);

-- Location: FF_X11_Y25_N25
\iGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X11_Y25_N14
\iGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~25_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S10~q\,
	combout => \iGPIO|sw7|c_state~25_combout\);

-- Location: FF_X11_Y25_N15
\iGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X11_Y25_N28
\iGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~24_combout\ = (\iGPIO|sw7|c_state.S11~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw7|c_state.S11~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw7|c_state~24_combout\);

-- Location: FF_X11_Y25_N29
\iGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X11_Y25_N18
\iGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~23_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S12~q\,
	combout => \iGPIO|sw7|c_state~23_combout\);

-- Location: FF_X11_Y25_N19
\iGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X11_Y25_N8
\iGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw7|c_state~22_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \iGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \iGPIO|sw7|c_state.S13~q\,
	combout => \iGPIO|sw7|c_state~22_combout\);

-- Location: FF_X11_Y25_N9
\iGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N26
\iGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~7_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw7|c_state.S14~q\) # (\iGPIO|SW_StatusR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw7|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(7),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~7_combout\);

-- Location: FF_X11_Y21_N27
\iGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(7));

-- Location: LCCOMB_X12_Y21_N6
\read_data[7]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~60_combout\ = (\iGPIO|SW_StatusR\(7) & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(7),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \read_data[7]~60_combout\);

-- Location: LCCOMB_X12_Y21_N24
\read_data[7]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~61_combout\ = (\read_data[9]~125_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(7)) # ((\iDecoder|Equal1~6_combout\)))) # (!\read_data[9]~125_combout\ & (((!\iDecoder|Equal1~6_combout\ & \read_data[7]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(7),
	datab => \read_data[9]~125_combout\,
	datac => \iDecoder|Equal1~6_combout\,
	datad => \read_data[7]~60_combout\,
	combout => \read_data[7]~61_combout\);

-- Location: LCCOMB_X16_Y21_N12
\read_data[7]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~62_combout\ = (\read_data[7]~61_combout\ & (((\iTimer|CompareR\(7)) # (!\read_data[9]~116_combout\)))) # (!\read_data[7]~61_combout\ & (\iTimer|CounterR\(7) & (\read_data[9]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[7]~61_combout\,
	datab => \iTimer|CounterR\(7),
	datac => \read_data[9]~116_combout\,
	datad => \iTimer|CompareR\(7),
	combout => \read_data[7]~62_combout\);

-- Location: LCCOMB_X16_Y21_N22
\read_data[7]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~121_combout\ = (\read_data[7]~62_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(13),
	datac => \iDecoder|Equal1~5_combout\,
	datad => \read_data[7]~62_combout\,
	combout => \read_data[7]~121_combout\);

-- Location: FF_X16_Y21_N23
\icpu|i_datapath|MEM_WB_MemRdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[7]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(7));

-- Location: LCCOMB_X17_Y19_N6
\icpu|i_datapath|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~20_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(7)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(7),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(7),
	combout => \icpu|i_datapath|Add3~20_combout\);

-- Location: LCCOMB_X17_Y19_N24
\icpu|i_datapath|Add3~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~23_combout\ = (\icpu|i_datapath|Add3~20_combout\) # ((\icpu|i_datapath|Add3~21_combout\ & \icpu|i_datapath|MEM_WB_jal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Add3~21_combout\,
	datac => \icpu|i_datapath|MEM_WB_jal~q\,
	datad => \icpu|i_datapath|Add3~20_combout\,
	combout => \icpu|i_datapath|Add3~23_combout\);

-- Location: LCCOMB_X27_Y17_N18
\icpu|i_datapath|ID_EX_rs2_data~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~193_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(7))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x8\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(7),
	datad => \icpu|i_datapath|i_regfile|x9\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~193_combout\);

-- Location: LCCOMB_X26_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~194_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~193_combout\ & ((\icpu|i_datapath|i_regfile|x11\(7)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~193_combout\ & (((\icpu|i_datapath|i_regfile|x10\(7) 
-- & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(7),
	datab => \icpu|i_datapath|ID_EX_rs2_data~193_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(7),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~194_combout\);

-- Location: LCCOMB_X17_Y21_N18
\icpu|i_datapath|ID_EX_rs2_data~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~210_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x14\(7)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x12\(7) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x14\(7),
	datac => \icpu|i_datapath|i_regfile|x12\(7),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~210_combout\);

-- Location: LCCOMB_X22_Y19_N18
\icpu|i_datapath|ID_EX_rs2_data~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~211_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~210_combout\ & ((\icpu|i_datapath|i_regfile|x15\(7)))) # (!\icpu|i_datapath|ID_EX_rs2_data~210_combout\ & (\icpu|i_datapath|i_regfile|x13\(7))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~210_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(7),
	datad => \icpu|i_datapath|i_regfile|x15\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~211_combout\);

-- Location: LCCOMB_X23_Y22_N14
\icpu|i_datapath|ID_EX_rs2_data~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~205_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x6\(7)) # ((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x4\(7) & !\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(7),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(7),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~205_combout\);

-- Location: LCCOMB_X30_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~206_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~205_combout\ & (((\icpu|i_datapath|i_regfile|x7\(7)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~205_combout\ & (\icpu|i_datapath|i_regfile|x5\(7) & 
-- ((\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~205_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(7),
	datac => \icpu|i_datapath|i_regfile|x7\(7),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~206_combout\);

-- Location: LCCOMB_X29_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~207_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~206_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|i_regfile|x1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(7),
	datad => \icpu|i_datapath|ID_EX_rs2_data~206_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~207_combout\);

-- Location: LCCOMB_X27_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~208_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~207_combout\ & ((\icpu|i_datapath|i_regfile|x3\(7)))) # (!\icpu|i_datapath|ID_EX_rs2_data~207_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(7))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(7),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(7),
	datad => \icpu|i_datapath|ID_EX_rs2_data~207_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~208_combout\);

-- Location: LCCOMB_X20_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~195_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(7))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(7),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(7),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~195_combout\);

-- Location: LCCOMB_X21_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~196_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~195_combout\ & (\icpu|i_datapath|i_regfile|x29\(7))) # (!\icpu|i_datapath|ID_EX_rs2_data~195_combout\ & ((\icpu|i_datapath|i_regfile|x21\(7)))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|ID_EX_rs2_data~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|ID_EX_rs2_data~195_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(7),
	datad => \icpu|i_datapath|i_regfile|x21\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~196_combout\);

-- Location: LCCOMB_X17_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~202_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(7)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(7),
	datad => \icpu|i_datapath|i_regfile|x23\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~202_combout\);

-- Location: LCCOMB_X19_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~203_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~202_combout\ & (((\icpu|i_datapath|i_regfile|x31\(7)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~202_combout\ & (\icpu|i_datapath|i_regfile|x27\(7) & 
-- ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~202_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(7),
	datac => \icpu|i_datapath|i_regfile|x31\(7),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~203_combout\);

-- Location: LCCOMB_X20_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~199_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(7)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x16\(7) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(7),
	datac => \icpu|i_datapath|i_regfile|x16\(7),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~199_combout\);

-- Location: LCCOMB_X21_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~200_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~199_combout\ & (((\icpu|i_datapath|i_regfile|x28\(7))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~199_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~199_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(7),
	datad => \icpu|i_datapath|i_regfile|x20\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~200_combout\);

-- Location: LCCOMB_X24_Y24_N2
\icpu|i_datapath|ID_EX_rs2_data~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~197_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(7))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x18\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x18\(7),
	datad => \icpu|i_datapath|i_regfile|x22\(7),
	combout => \icpu|i_datapath|ID_EX_rs2_data~197_combout\);

-- Location: LCCOMB_X23_Y24_N26
\icpu|i_datapath|ID_EX_rs2_data~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~198_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~197_combout\ & ((\icpu|i_datapath|i_regfile|x30\(7)))) # (!\icpu|i_datapath|ID_EX_rs2_data~197_combout\ & (\icpu|i_datapath|i_regfile|x26\(7))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x26\(7),
	datac => \icpu|i_datapath|i_regfile|x30\(7),
	datad => \icpu|i_datapath|ID_EX_rs2_data~197_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~198_combout\);

-- Location: LCCOMB_X22_Y20_N8
\icpu|i_datapath|ID_EX_rs2_data~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~201_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0)) # (\icpu|i_datapath|ID_EX_rs2_data~198_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~200_combout\ & 
-- (!\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~200_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~198_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~201_combout\);

-- Location: LCCOMB_X22_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~204_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~201_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~203_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~201_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~196_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~196_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~203_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~201_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~204_combout\);

-- Location: LCCOMB_X22_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~209_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~204_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~208_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~204_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~209_combout\);

-- Location: LCCOMB_X22_Y20_N22
\icpu|i_datapath|ID_EX_rs2_data~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~212_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~209_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~211_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~209_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~194_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~194_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~211_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~209_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~212_combout\);

-- Location: LCCOMB_X22_Y13_N16
\icpu|i_datapath|ID_EX_rs2_data~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~213_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~212_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(7),
	datab => \icpu|i_datapath|ID_EX_rs2_data~212_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~213_combout\);

-- Location: LCCOMB_X22_Y13_N18
\icpu|i_datapath|ID_EX_rs2_data~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~214_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~213_combout\ & (\icpu|i_datapath|Add3~23_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~213_combout\ & 
-- ((\read_data[7]~121_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~23_combout\,
	datab => \read_data[7]~121_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~213_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~214_combout\);

-- Location: LCCOMB_X22_Y13_N6
\icpu|i_datapath|ID_EX_rs2_data~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~215_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~214_combout\,
	datac => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~215_combout\);

-- Location: FF_X22_Y13_N7
\icpu|i_datapath|ID_EX_rs2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(7));

-- Location: LCCOMB_X22_Y13_N24
\icpu|i_datapath|i_alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~2_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(7)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(7),
	datab => \icpu|i_datapath|ID_EX_imm_j\(7),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|i_alu|Mux24~2_combout\);

-- Location: LCCOMB_X22_Y13_N26
\icpu|i_datapath|i_alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|Mux24~2_combout\) # (\icpu|i_datapath|ID_EX_rs1_data\(7))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|i_alu|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|i_alu|Mux24~2_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(7),
	combout => \icpu|i_datapath|i_alu|Mux24~3_combout\);

-- Location: LCCOMB_X16_Y14_N28
\icpu|i_datapath|i_alu|iadder32|bit7|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ = \icpu|i_datapath|alusrc1~6_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[7]~15_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~6_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(4),
	datac => \icpu|i_datapath|alusrc2[7]~15_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit6|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\);

-- Location: LCCOMB_X19_Y14_N6
\icpu|i_datapath|i_alu|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~7_combout\ = (\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|alusrc2[7]~15_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1)))) # (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(7) $ 
-- (((\icpu|i_datapath|alusrc2[7]~15_combout\ & \icpu|i_datapath|ID_EX_alucont\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[7]~15_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(7),
	combout => \icpu|i_datapath|i_alu|Mux24~7_combout\);

-- Location: LCCOMB_X19_Y14_N30
\icpu|i_datapath|i_alu|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux24~7_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~4_combout\);

-- Location: LCCOMB_X22_Y13_N30
\icpu|i_datapath|i_alu|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux24~4_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux24~3_combout\)))) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|Mux24~4_combout\ & ((\icpu|i_datapath|i_alu|Mux24~3_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux24~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux24~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~5_combout\);

-- Location: LCCOMB_X22_Y13_N8
\icpu|i_datapath|i_alu|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux24~6_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~30_combout\ & (\icpu|i_datapath|alusrc2[3]~10_combout\ & \icpu|i_datapath|i_alu|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux24~6_combout\);

-- Location: LCCOMB_X22_Y13_N2
\icpu|i_datapath|ID_EX_rs1_data[7]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux24~6_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux24~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux24~5_combout\,
	datab => \icpu|i_datapath|i_alu|Mux24~6_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\);

-- Location: FF_X22_Y13_N3
\icpu|i_datapath|EX_MEM_aluout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(7));

-- Location: LCCOMB_X12_Y16_N24
\icpu|i_datapath|IF_ID_inst~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~11_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(1),
	combout => \icpu|i_datapath|IF_ID_inst~11_combout\);

-- Location: FF_X12_Y16_N25
\icpu|i_datapath|IF_ID_inst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~11_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(1));

-- Location: LCCOMB_X12_Y15_N0
\icpu|i_controller|i_maindec|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(0) & \icpu|i_datapath|IF_ID_inst\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|IF_ID_inst\(0),
	datad => \icpu|i_datapath|IF_ID_inst\(1),
	combout => \icpu|i_controller|i_maindec|WideOr1~0_combout\);

-- Location: LCCOMB_X12_Y15_N18
\icpu|i_controller|i_maindec|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~7_combout\ = (\icpu|i_datapath|IF_ID_inst\(2) & (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & (\icpu|i_controller|i_maindec|Decoder0~2_combout\ & \icpu|i_datapath|IF_ID_inst\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(2),
	datab => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	datac => \icpu|i_controller|i_maindec|Decoder0~2_combout\,
	datad => \icpu|i_datapath|IF_ID_inst\(3),
	combout => \icpu|i_controller|i_maindec|Decoder0~7_combout\);

-- Location: FF_X12_Y15_N19
\icpu|i_datapath|ID_EX_jal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_maindec|Decoder0~7_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_jal~q\);

-- Location: LCCOMB_X21_Y18_N28
\icpu|i_datapath|EX_MEM_jal~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_jal~feeder_combout\ = \icpu|i_datapath|ID_EX_jal~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_jal~q\,
	combout => \icpu|i_datapath|EX_MEM_jal~feeder_combout\);

-- Location: FF_X21_Y18_N29
\icpu|i_datapath|EX_MEM_jal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_jal~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_jal~q\);

-- Location: LCCOMB_X21_Y18_N0
\icpu|i_datapath|MEM_WB_jal~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|MEM_WB_jal~feeder_combout\ = \icpu|i_datapath|EX_MEM_jal~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|EX_MEM_jal~q\,
	combout => \icpu|i_datapath|MEM_WB_jal~feeder_combout\);

-- Location: FF_X21_Y18_N1
\icpu|i_datapath|MEM_WB_jal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|MEM_WB_jal~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_jal~q\);

-- Location: FF_X22_Y18_N19
\icpu|i_datapath|MEM_WB_aluout[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(20));

-- Location: FF_X22_Y18_N17
\icpu|i_datapath|MEM_WB_MemRdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[20]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(20));

-- Location: LCCOMB_X22_Y18_N18
\icpu|i_datapath|Add3~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~98_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_MemRdata\(20)))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_aluout\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(20),
	datad => \icpu|i_datapath|MEM_WB_MemRdata\(20),
	combout => \icpu|i_datapath|Add3~98_combout\);

-- Location: LCCOMB_X22_Y18_N30
\icpu|i_datapath|Add3~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Add3~99_combout\ = (\icpu|i_datapath|Add3~98_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|Add3~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|Add3~61_combout\,
	datad => \icpu|i_datapath|Add3~98_combout\,
	combout => \icpu|i_datapath|Add3~99_combout\);

-- Location: LCCOMB_X16_Y18_N14
\icpu|i_datapath|ID_EX_rs2_data~570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~570_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(20)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(20),
	datac => \icpu|i_datapath|i_regfile|x13\(20),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~570_combout\);

-- Location: LCCOMB_X17_Y18_N26
\icpu|i_datapath|ID_EX_rs2_data~571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~571_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~570_combout\ & (((\icpu|i_datapath|i_regfile|x15\(20)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~570_combout\ & (\icpu|i_datapath|i_regfile|x14\(20) 
-- & ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~570_combout\,
	datab => \icpu|i_datapath|i_regfile|x14\(20),
	datac => \icpu|i_datapath|i_regfile|x15\(20),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~571_combout\);

-- Location: LCCOMB_X27_Y15_N4
\icpu|i_datapath|ID_EX_rs2_data~555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~555_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(20)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(20) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(20),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(20),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~555_combout\);

-- Location: LCCOMB_X28_Y15_N20
\icpu|i_datapath|ID_EX_rs2_data~556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~556_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~555_combout\ & ((\icpu|i_datapath|i_regfile|x29\(20)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~555_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x21\(20) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(20),
	datab => \icpu|i_datapath|ID_EX_rs2_data~555_combout\,
	datac => \icpu|i_datapath|i_regfile|x21\(20),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~556_combout\);

-- Location: LCCOMB_X19_Y24_N4
\icpu|i_datapath|ID_EX_rs2_data~557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~557_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(20)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(20),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(20),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~557_combout\);

-- Location: LCCOMB_X14_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~558_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~557_combout\ & ((\icpu|i_datapath|i_regfile|x28\(20)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~557_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(20) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x28\(20),
	datab => \icpu|i_datapath|ID_EX_rs2_data~557_combout\,
	datac => \icpu|i_datapath|i_regfile|x20\(20),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~558_combout\);

-- Location: LCCOMB_X14_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~559_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~556_combout\)) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~558_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~556_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~558_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~559_combout\);

-- Location: LCCOMB_X24_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~560_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(20)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(20) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x19\(20),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(20),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~560_combout\);

-- Location: LCCOMB_X23_Y17_N30
\icpu|i_datapath|ID_EX_rs2_data~561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~561_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~560_combout\ & ((\icpu|i_datapath|i_regfile|x31\(20)))) # (!\icpu|i_datapath|ID_EX_rs2_data~560_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(20))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(20),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data~560_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~561_combout\);

-- Location: LCCOMB_X19_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~553_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(20)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(20) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x18\(20),
	datac => \icpu|i_datapath|i_regfile|x22\(20),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~553_combout\);

-- Location: LCCOMB_X16_Y19_N10
\icpu|i_datapath|ID_EX_rs2_data~554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~554_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~553_combout\ & (((\icpu|i_datapath|i_regfile|x30\(20))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~553_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~553_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(20),
	datad => \icpu|i_datapath|i_regfile|x26\(20),
	combout => \icpu|i_datapath|ID_EX_rs2_data~554_combout\);

-- Location: LCCOMB_X14_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~562_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~559_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~561_combout\)) # (!\icpu|i_datapath|rs2\(1)))) # (!\icpu|i_datapath|ID_EX_rs2_data~559_combout\ & (\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~559_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~561_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~554_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~562_combout\);

-- Location: LCCOMB_X28_Y20_N12
\icpu|i_datapath|ID_EX_rs2_data~567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~567_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(20)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|i_regfile|x1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(20),
	datac => \icpu|i_datapath|i_regfile|x2\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~567_combout\);

-- Location: LCCOMB_X29_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~565_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x5\(20)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(20) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(20),
	datac => \icpu|i_datapath|i_regfile|x5\(20),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~565_combout\);

-- Location: LCCOMB_X29_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~566_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~565_combout\ & ((\icpu|i_datapath|i_regfile|x7\(20)))) # (!\icpu|i_datapath|ID_EX_rs2_data~565_combout\ & (\icpu|i_datapath|i_regfile|x6\(20))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x6\(20),
	datac => \icpu|i_datapath|i_regfile|x7\(20),
	datad => \icpu|i_datapath|ID_EX_rs2_data~565_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~566_combout\);

-- Location: LCCOMB_X29_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~568_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~567_combout\ & (\icpu|i_datapath|i_regfile|x3\(20))) # (!\icpu|i_datapath|ID_EX_rs2_data~567_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~566_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(20),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~567_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~566_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~568_combout\);

-- Location: LCCOMB_X22_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~563_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(20)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(20),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(20),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~563_combout\);

-- Location: LCCOMB_X23_Y23_N18
\icpu|i_datapath|ID_EX_rs2_data~564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~564_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~563_combout\ & ((\icpu|i_datapath|i_regfile|x11\(20)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~563_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(20) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~563_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(20),
	datac => \icpu|i_datapath|i_regfile|x9\(20),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~564_combout\);

-- Location: LCCOMB_X24_Y15_N22
\icpu|i_datapath|ID_EX_rs2_data~569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~569_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~564_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~568_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~564_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~569_combout\);

-- Location: LCCOMB_X24_Y15_N0
\icpu|i_datapath|ID_EX_rs2_data~572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~572_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~569_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~571_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~569_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~562_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~571_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~562_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~569_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~572_combout\);

-- Location: LCCOMB_X24_Y15_N26
\icpu|i_datapath|ID_EX_rs2_data~573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~573_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # ((\read_data[20]~97_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \read_data[20]~97_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(20),
	combout => \icpu|i_datapath|ID_EX_rs2_data~573_combout\);

-- Location: LCCOMB_X24_Y15_N12
\icpu|i_datapath|ID_EX_rs2_data~574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~574_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~573_combout\ & ((\icpu|i_datapath|Add3~99_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~573_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~572_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add3~99_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~572_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~573_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~574_combout\);

-- Location: LCCOMB_X24_Y15_N18
\icpu|i_datapath|ID_EX_rs2_data~575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~575_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux11~6_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~574_combout\,
	datab => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datad => \icpu|i_datapath|i_alu|Mux11~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~575_combout\);

-- Location: FF_X24_Y15_N19
\icpu|i_datapath|ID_EX_rs2_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(20));

-- Location: LCCOMB_X24_Y15_N20
\icpu|i_datapath|EX_MEM_rs2_data[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[20]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(20),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[20]~feeder_combout\);

-- Location: FF_X24_Y15_N21
\icpu|i_datapath|EX_MEM_rs2_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(20));

-- Location: LCCOMB_X14_Y18_N8
\icpu|i_datapath|IF_ID_inst~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~2_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(21),
	combout => \icpu|i_datapath|IF_ID_inst~2_combout\);

-- Location: FF_X14_Y18_N9
\icpu|i_datapath|rs2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~2_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs2\(1));

-- Location: LCCOMB_X17_Y21_N22
\icpu|i_datapath|ID_EX_rs2_data~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~164_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x14\(5))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x12\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(5),
	datad => \icpu|i_datapath|i_regfile|x14\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~164_combout\);

-- Location: LCCOMB_X22_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~165_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~164_combout\ & ((\icpu|i_datapath|i_regfile|x15\(5)))) # (!\icpu|i_datapath|ID_EX_rs2_data~164_combout\ & (\icpu|i_datapath|i_regfile|x13\(5))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~164_combout\,
	datac => \icpu|i_datapath|i_regfile|x13\(5),
	datad => \icpu|i_datapath|i_regfile|x15\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~165_combout\);

-- Location: LCCOMB_X27_Y17_N14
\icpu|i_datapath|ID_EX_rs2_data~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~147_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x9\(5))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x8\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(5),
	datad => \icpu|i_datapath|i_regfile|x9\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~147_combout\);

-- Location: LCCOMB_X26_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~148_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~147_combout\ & ((\icpu|i_datapath|i_regfile|x11\(5)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~147_combout\ & (((\icpu|i_datapath|i_regfile|x10\(5) 
-- & \icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~147_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(5),
	datac => \icpu|i_datapath|i_regfile|x10\(5),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~148_combout\);

-- Location: LCCOMB_X17_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~156_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(5)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(5),
	datad => \icpu|i_datapath|i_regfile|x23\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~156_combout\);

-- Location: LCCOMB_X16_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~157_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~156_combout\ & (((\icpu|i_datapath|i_regfile|x31\(5)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~156_combout\ & (\icpu|i_datapath|i_regfile|x27\(5) & 
-- ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~156_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(5),
	datac => \icpu|i_datapath|i_regfile|x31\(5),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~157_combout\);

-- Location: LCCOMB_X14_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~149_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(5)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x17\(5) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x25\(5),
	datac => \icpu|i_datapath|i_regfile|x17\(5),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~149_combout\);

-- Location: LCCOMB_X15_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~150_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~149_combout\ & (((\icpu|i_datapath|i_regfile|x29\(5))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~149_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~149_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(5),
	datad => \icpu|i_datapath|i_regfile|x21\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~150_combout\);

-- Location: LCCOMB_X16_Y24_N6
\icpu|i_datapath|ID_EX_rs2_data~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~151_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(5)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(5),
	datad => \icpu|i_datapath|i_regfile|x22\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~151_combout\);

-- Location: LCCOMB_X15_Y20_N16
\icpu|i_datapath|ID_EX_rs2_data~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~152_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~151_combout\ & (((\icpu|i_datapath|i_regfile|x30\(5)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~151_combout\ & (\icpu|i_datapath|i_regfile|x26\(5) & 
-- ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(5),
	datab => \icpu|i_datapath|ID_EX_rs2_data~151_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(5),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~152_combout\);

-- Location: LCCOMB_X20_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~153_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(5))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x24\(5),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(5),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~153_combout\);

-- Location: LCCOMB_X21_Y23_N30
\icpu|i_datapath|ID_EX_rs2_data~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~154_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~153_combout\ & ((\icpu|i_datapath|i_regfile|x28\(5)))) # (!\icpu|i_datapath|ID_EX_rs2_data~153_combout\ & (\icpu|i_datapath|i_regfile|x20\(5))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x20\(5),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(5),
	datad => \icpu|i_datapath|ID_EX_rs2_data~153_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~154_combout\);

-- Location: LCCOMB_X15_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~155_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~152_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~152_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~154_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~155_combout\);

-- Location: LCCOMB_X15_Y20_N28
\icpu|i_datapath|ID_EX_rs2_data~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~158_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~155_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~157_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~155_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~150_combout\))))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~157_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~150_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~155_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~158_combout\);

-- Location: LCCOMB_X23_Y22_N26
\icpu|i_datapath|ID_EX_rs2_data~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~159_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(5))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(5),
	datad => \icpu|i_datapath|i_regfile|x6\(5),
	combout => \icpu|i_datapath|ID_EX_rs2_data~159_combout\);

-- Location: LCCOMB_X27_Y23_N2
\icpu|i_datapath|ID_EX_rs2_data~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~160_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~159_combout\ & ((\icpu|i_datapath|i_regfile|x7\(5)))) # (!\icpu|i_datapath|ID_EX_rs2_data~159_combout\ & (\icpu|i_datapath|i_regfile|x5\(5))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(5),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(5),
	datad => \icpu|i_datapath|ID_EX_rs2_data~159_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~160_combout\);

-- Location: LCCOMB_X27_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~161_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~160_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|i_regfile|x1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(5),
	datad => \icpu|i_datapath|ID_EX_rs2_data~160_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~161_combout\);

-- Location: LCCOMB_X27_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~162_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~161_combout\ & ((\icpu|i_datapath|i_regfile|x3\(5)))) # (!\icpu|i_datapath|ID_EX_rs2_data~161_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(5))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(5),
	datac => \icpu|i_datapath|i_regfile|x3\(5),
	datad => \icpu|i_datapath|ID_EX_rs2_data~161_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~162_combout\);

-- Location: LCCOMB_X23_Y19_N0
\icpu|i_datapath|ID_EX_rs2_data~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~163_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~158_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~158_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~162_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~163_combout\);

-- Location: LCCOMB_X23_Y19_N2
\icpu|i_datapath|ID_EX_rs2_data~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~166_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~163_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~165_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~163_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~148_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~165_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~148_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~163_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~166_combout\);

-- Location: LCCOMB_X23_Y19_N4
\icpu|i_datapath|ID_EX_rs2_data~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~167_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~166_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(5),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~166_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~167_combout\);

-- Location: LCCOMB_X17_Y15_N16
\icpu|i_datapath|ID_EX_rs2_data~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~168_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~167_combout\ & (((\icpu|i_datapath|Add3~15_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~167_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\read_data[5]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~167_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|Add3~15_combout\,
	datad => \read_data[5]~119_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~168_combout\);

-- Location: LCCOMB_X17_Y15_N6
\icpu|i_datapath|ID_EX_rs2_data~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~169_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~168_combout\,
	datac => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~169_combout\);

-- Location: FF_X17_Y15_N7
\icpu|i_datapath|ID_EX_rs2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(5));

-- Location: LCCOMB_X17_Y15_N8
\icpu|i_datapath|i_alu|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~2_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(5))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(5),
	datac => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|ID_EX_rs2_data\(5),
	combout => \icpu|i_datapath|i_alu|Mux26~2_combout\);

-- Location: LCCOMB_X17_Y15_N26
\icpu|i_datapath|i_alu|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|Mux26~2_combout\) # (\icpu|i_datapath|ID_EX_rs1_data\(5))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|i_alu|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|i_alu|Mux26~2_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(5),
	combout => \icpu|i_datapath|i_alu|Mux26~3_combout\);

-- Location: LCCOMB_X16_Y14_N10
\icpu|i_datapath|i_alu|iadder32|bit5|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ = \icpu|i_datapath|alusrc2[5]~13_combout\ $ (\icpu|i_datapath|alusrc1~4_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[5]~13_combout\,
	datab => \icpu|i_datapath|alusrc1~4_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit4|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\);

-- Location: LCCOMB_X17_Y15_N22
\icpu|i_datapath|i_alu|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~8_combout\ = (\icpu|i_datapath|alusrc2[5]~13_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) $ (((\icpu|i_datapath|ID_EX_rs1_data\(5) & !\icpu|i_datapath|ID_EX_lui~q\))))) # (!\icpu|i_datapath|alusrc2[5]~13_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data\(5) & ((!\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[5]~13_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(5),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux26~8_combout\);

-- Location: LCCOMB_X17_Y15_N28
\icpu|i_datapath|i_alu|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux26~8_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	datac => \icpu|i_datapath|i_alu|Mux26~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~4_combout\);

-- Location: LCCOMB_X17_Y15_N14
\icpu|i_datapath|i_alu|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~5_combout\ = (\icpu|i_datapath|i_alu|Mux26~3_combout\ & ((\icpu|i_datapath|i_alu|Mux26~4_combout\) # ((\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|i_alu|Mux26~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux26~4_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) $ (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~3_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|Mux26~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~5_combout\);

-- Location: LCCOMB_X19_Y11_N22
\icpu|i_datapath|i_alu|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~6_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~23_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((!\icpu|i_datapath|alusrc2[1]~3_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (!\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~23_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|alusrc2[1]~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~6_combout\);

-- Location: LCCOMB_X17_Y15_N0
\icpu|i_datapath|i_alu|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux26~7_combout\ = (\icpu|i_datapath|i_alu|Mux26~6_combout\ & \icpu|i_datapath|i_alu|Mux31~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux26~6_combout\,
	datac => \icpu|i_datapath|i_alu|Mux31~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux26~7_combout\);

-- Location: LCCOMB_X17_Y15_N2
\icpu|i_datapath|ID_EX_rs1_data[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux26~7_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux26~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux26~5_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux26~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\);

-- Location: FF_X17_Y15_N3
\icpu|i_datapath|EX_MEM_aluout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(5));

-- Location: LCCOMB_X21_Y15_N20
\icpu|i_datapath|IF_ID_inst~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~8_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(17) & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(17),
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_inst~8_combout\);

-- Location: FF_X21_Y15_N21
\icpu|i_datapath|rs1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~8_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs1\(2));

-- Location: LCCOMB_X22_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data[3]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ = (\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|rs1\(0) & \icpu|i_datapath|rs1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\);

-- Location: LCCOMB_X15_Y17_N0
\icpu|i_datapath|ID_EX_rs1_data[3]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~42_combout\ = (\icpu|i_datapath|rs1\(4)) # ((\icpu|i_datapath|rs1\(3)) # ((!\icpu|i_datapath|rs1\(2) & \icpu|i_datapath|rs1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(4),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|rs1\(2),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~42_combout\);

-- Location: LCCOMB_X15_Y17_N2
\icpu|i_datapath|ID_EX_rs1_data[3]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~43_combout\ = (\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|fw_rs1_exe~3_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\) # (\icpu|i_datapath|ID_EX_rs1_data[3]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~42_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~43_combout\);

-- Location: LCCOMB_X15_Y17_N6
\icpu|i_datapath|ID_EX_rs1_data[3]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~41_combout\ = (\icpu|i_datapath|Equal5~2_combout\ & (((\icpu|i_datapath|rs1\(4)) # (!\icpu|i_datapath|Equal7~0_combout\)))) # (!\icpu|i_datapath|Equal5~2_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\ & 
-- ((\icpu|i_datapath|rs1\(4)) # (!\icpu|i_datapath|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Equal5~2_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~37_combout\,
	datac => \icpu|i_datapath|Equal7~0_combout\,
	datad => \icpu|i_datapath|rs1\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~41_combout\);

-- Location: LCCOMB_X15_Y17_N12
\icpu|i_datapath|ID_EX_rs1_data[3]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ = (\icpu|i_datapath|stall~0_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~43_combout\ & !\icpu|i_datapath|ID_EX_rs1_data[3]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~43_combout\,
	datac => \icpu|i_datapath|stall~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~41_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\);

-- Location: LCCOMB_X14_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~94_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(3)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(3) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(3),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(3),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~94_combout\);

-- Location: LCCOMB_X15_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~95_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~94_combout\ & (((\icpu|i_datapath|i_regfile|x29\(3)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~94_combout\ & (\icpu|i_datapath|i_regfile|x21\(3) & 
-- ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~94_combout\,
	datab => \icpu|i_datapath|i_regfile|x21\(3),
	datac => \icpu|i_datapath|i_regfile|x29\(3),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~95_combout\);

-- Location: LCCOMB_X15_Y23_N4
\icpu|i_datapath|ID_EX_rs1_data~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~101_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x23\(3)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(3),
	datad => \icpu|i_datapath|i_regfile|x23\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~101_combout\);

-- Location: LCCOMB_X16_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~102_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~101_combout\ & (\icpu|i_datapath|i_regfile|x31\(3))) # (!\icpu|i_datapath|ID_EX_rs1_data~101_combout\ & ((\icpu|i_datapath|i_regfile|x27\(3)))))) 
-- # (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~101_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(3),
	datad => \icpu|i_datapath|i_regfile|x27\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~102_combout\);

-- Location: LCCOMB_X16_Y24_N26
\icpu|i_datapath|ID_EX_rs1_data~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~96_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(3)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(3) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(3),
	datac => \icpu|i_datapath|i_regfile|x18\(3),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~96_combout\);

-- Location: LCCOMB_X15_Y20_N0
\icpu|i_datapath|ID_EX_rs1_data~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~97_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~96_combout\ & ((\icpu|i_datapath|i_regfile|x30\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~96_combout\ & (\icpu|i_datapath|i_regfile|x26\(3))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(3),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(3),
	datad => \icpu|i_datapath|ID_EX_rs1_data~96_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~97_combout\);

-- Location: LCCOMB_X20_Y23_N26
\icpu|i_datapath|ID_EX_rs1_data~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~98_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2)) # ((\icpu|i_datapath|i_regfile|x24\(3))))) # (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(3),
	datad => \icpu|i_datapath|i_regfile|x24\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~98_combout\);

-- Location: LCCOMB_X21_Y23_N2
\icpu|i_datapath|ID_EX_rs1_data~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~99_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~98_combout\ & (((\icpu|i_datapath|i_regfile|x28\(3)) # (!\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|ID_EX_rs1_data~98_combout\ & (\icpu|i_datapath|i_regfile|x20\(3) & 
-- ((\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~98_combout\,
	datab => \icpu|i_datapath|i_regfile|x20\(3),
	datac => \icpu|i_datapath|i_regfile|x28\(3),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~99_combout\);

-- Location: LCCOMB_X16_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~100_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|ID_EX_rs1_data~97_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~97_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~99_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~100_combout\);

-- Location: LCCOMB_X16_Y20_N22
\icpu|i_datapath|ID_EX_rs1_data~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~103_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~100_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~102_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~100_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~95_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~95_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~102_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~100_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~103_combout\);

-- Location: LCCOMB_X23_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~104_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(3)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(3),
	datad => \icpu|i_datapath|i_regfile|x6\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~104_combout\);

-- Location: LCCOMB_X24_Y22_N20
\icpu|i_datapath|ID_EX_rs1_data~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~105_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~104_combout\ & ((\icpu|i_datapath|i_regfile|x7\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~104_combout\ & (\icpu|i_datapath|i_regfile|x5\(3))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(3),
	datac => \icpu|i_datapath|i_regfile|x7\(3),
	datad => \icpu|i_datapath|ID_EX_rs1_data~104_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~105_combout\);

-- Location: LCCOMB_X27_Y21_N16
\icpu|i_datapath|ID_EX_rs1_data~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~106_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~105_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & ((\icpu|i_datapath|i_regfile|x1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~105_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(3),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~106_combout\);

-- Location: LCCOMB_X27_Y21_N26
\icpu|i_datapath|ID_EX_rs1_data~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~107_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~106_combout\ & ((\icpu|i_datapath|i_regfile|x3\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~106_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(3),
	datac => \icpu|i_datapath|i_regfile|x3\(3),
	datad => \icpu|i_datapath|ID_EX_rs1_data~106_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~107_combout\);

-- Location: LCCOMB_X16_Y20_N16
\icpu|i_datapath|ID_EX_rs1_data~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~108_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~103_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~103_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~107_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~108_combout\);

-- Location: LCCOMB_X23_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~109_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(3))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(3),
	datad => \icpu|i_datapath|i_regfile|x14\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~109_combout\);

-- Location: LCCOMB_X23_Y20_N28
\icpu|i_datapath|ID_EX_rs1_data~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~110_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~109_combout\ & (\icpu|i_datapath|i_regfile|x15\(3))) # (!\icpu|i_datapath|ID_EX_rs1_data~109_combout\ & ((\icpu|i_datapath|i_regfile|x13\(3)))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(3),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(3),
	datad => \icpu|i_datapath|ID_EX_rs1_data~109_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~110_combout\);

-- Location: LCCOMB_X27_Y17_N2
\icpu|i_datapath|ID_EX_rs1_data~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~92_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x9\(3)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x8\(3) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x9\(3),
	datac => \icpu|i_datapath|i_regfile|x8\(3),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~92_combout\);

-- Location: LCCOMB_X26_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~93_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~92_combout\ & (((\icpu|i_datapath|i_regfile|x11\(3)) # (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~92_combout\ & (\icpu|i_datapath|i_regfile|x10\(3) & 
-- ((\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~92_combout\,
	datab => \icpu|i_datapath|i_regfile|x10\(3),
	datac => \icpu|i_datapath|i_regfile|x11\(3),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~93_combout\);

-- Location: LCCOMB_X17_Y17_N4
\icpu|i_datapath|ID_EX_rs1_data~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~111_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~108_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~110_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~108_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~108_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~110_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~93_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~111_combout\);

-- Location: LCCOMB_X17_Y17_N30
\icpu|i_datapath|ID_EX_rs1_data~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~112_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data~111_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~111_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~112_combout\);

-- Location: LCCOMB_X17_Y17_N0
\icpu|i_datapath|ID_EX_rs1_data~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~113_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~112_combout\ & ((\icpu|i_datapath|Add3~11_combout\) # ((!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~112_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & \read_data[3]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~112_combout\,
	datab => \icpu|i_datapath|Add3~11_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[3]~118_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~113_combout\);

-- Location: LCCOMB_X17_Y17_N8
\icpu|i_datapath|ID_EX_rs1_data~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~114_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~113_combout\,
	datac => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~114_combout\);

-- Location: FF_X17_Y17_N9
\icpu|i_datapath|ID_EX_rs1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(3));

-- Location: LCCOMB_X17_Y12_N28
\icpu|i_datapath|i_alu|iadder32|bit3|sum~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\ = \icpu|i_datapath|alusrc2[3]~10_combout\ $ (((!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_rs1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(3),
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\);

-- Location: LCCOMB_X21_Y12_N14
\icpu|i_datapath|i_alu|result~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~8_combout\ = ((!\icpu|i_datapath|alusrc2[3]~8_combout\ & ((\icpu|i_datapath|ID_EX_alusrc~q\) # (!\icpu|i_datapath|ID_EX_rs2_data\(3))))) # (!\icpu|i_datapath|alusrc1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~2_combout\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_rs2_data\(3),
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|i_alu|result~8_combout\);

-- Location: LCCOMB_X17_Y12_N10
\icpu|i_datapath|i_alu|result~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~9_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[3]~9_combout\) # (\icpu|i_datapath|ID_EX_rs1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~9_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(3),
	combout => \icpu|i_datapath|i_alu|result~9_combout\);

-- Location: LCCOMB_X17_Y11_N0
\icpu|i_datapath|i_alu|iadder32|bit3|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ = \icpu|i_datapath|alusrc1~2_combout\ $ (\icpu|i_datapath|alusrc2[3]~10_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~2_combout\,
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\);

-- Location: LCCOMB_X17_Y12_N12
\icpu|i_datapath|i_alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|result~9_combout\) # ((\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((!\icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\ & !\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|result~9_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux28~0_combout\);

-- Location: LCCOMB_X17_Y12_N14
\icpu|i_datapath|i_alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~1_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux28~0_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\)) # (!\icpu|i_datapath|i_alu|Mux28~0_combout\ & 
-- ((!\icpu|i_datapath|i_alu|result~8_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|i_alu|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|iadder32|bit3|sum~2_combout\,
	datac => \icpu|i_datapath|i_alu|result~8_combout\,
	datad => \icpu|i_datapath|i_alu|Mux28~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~1_combout\);

-- Location: LCCOMB_X17_Y13_N12
\icpu|i_datapath|i_alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux28~2_combout\ = (!\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & (\icpu|i_datapath|i_alu|Mux16~8_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~15_combout\,
	combout => \icpu|i_datapath|i_alu|Mux28~2_combout\);

-- Location: LCCOMB_X17_Y17_N2
\icpu|i_datapath|ID_EX_rs2_data[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux28~2_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux28~1_combout\,
	datac => \icpu|i_datapath|i_alu|Mux28~2_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\);

-- Location: FF_X17_Y17_N3
\icpu|i_datapath|EX_MEM_aluout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(3));

-- Location: LCCOMB_X14_Y18_N14
\icpu|i_datapath|IF_ID_inst~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~19_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(13),
	combout => \icpu|i_datapath|IF_ID_inst~19_combout\);

-- Location: FF_X14_Y18_N15
\icpu|i_datapath|IF_ID_inst[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~19_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(13));

-- Location: FF_X17_Y16_N29
\icpu|i_datapath|ID_EX_imm_j[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(13),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(13));

-- Location: LCCOMB_X16_Y15_N26
\icpu|i_datapath|alusrc2[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~20_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(20)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(13),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(20),
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[13]~20_combout\);

-- Location: LCCOMB_X17_Y16_N28
\icpu|i_datapath|alusrc2[13]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[13]~21_combout\ = (\icpu|i_datapath|alusrc2[13]~20_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(13),
	datad => \icpu|i_datapath|alusrc2[13]~20_combout\,
	combout => \icpu|i_datapath|alusrc2[13]~21_combout\);

-- Location: LCCOMB_X16_Y12_N0
\icpu|i_datapath|i_alu|iadder32|bit13|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\ = \icpu|i_datapath|alusrc2[13]~21_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~21_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc1~11_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\);

-- Location: LCCOMB_X17_Y16_N24
\icpu|i_datapath|i_alu|result~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|result~10_combout\ = (\icpu|i_datapath|alusrc2[13]~20_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_imm_j\(13))) # (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[13]~20_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(13),
	combout => \icpu|i_datapath|i_alu|result~10_combout\);

-- Location: LCCOMB_X16_Y12_N26
\icpu|i_datapath|i_alu|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|result~10_combout\))) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|result~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y12_N12
\icpu|i_datapath|i_alu|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~3_combout\ = (\icpu|i_datapath|i_alu|Mux18~2_combout\ & ((\icpu|i_datapath|alusrc1~11_combout\ $ (\icpu|i_datapath|alusrc2[13]~21_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|i_alu|Mux18~2_combout\ 
-- & (\icpu|i_datapath|alusrc1~11_combout\ & (\icpu|i_datapath|alusrc2[13]~21_combout\ & \icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~2_combout\,
	datab => \icpu|i_datapath|alusrc1~11_combout\,
	datac => \icpu|i_datapath|alusrc2[13]~21_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y13_N6
\icpu|i_datapath|i_alu|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux18~6_combout\ = (\icpu|i_datapath|i_alu|Mux18~5_combout\ & (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|alusrc2[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~5_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux18~6_combout\);

-- Location: LCCOMB_X16_Y13_N28
\icpu|i_datapath|ID_EX_rs2_data[13]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux18~6_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux18~3_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux18~6_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\);

-- Location: FF_X16_Y13_N29
\icpu|i_datapath|EX_MEM_aluout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(13));

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X10_Y24_N12
\iGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~36_combout\ = (\SW[8]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~36_combout\);

-- Location: FF_X10_Y24_N13
\iGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X10_Y24_N26
\iGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~35_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & !\iGPIO|sw8|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S0~q\,
	combout => \iGPIO|sw8|c_state~35_combout\);

-- Location: FF_X10_Y24_N27
\iGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X10_Y24_N24
\iGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~34_combout\ = (\SW[8]~input_o\ & (\iGPIO|sw8|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~34_combout\);

-- Location: FF_X10_Y24_N25
\iGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X10_Y24_N22
\iGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~33_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S2~q\,
	combout => \iGPIO|sw8|c_state~33_combout\);

-- Location: FF_X10_Y24_N23
\iGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X10_Y24_N28
\iGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~32_combout\ = (\SW[8]~input_o\ & (\iGPIO|sw8|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \iGPIO|sw8|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~32_combout\);

-- Location: FF_X10_Y24_N29
\iGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X10_Y24_N2
\iGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~31_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S4~q\,
	combout => \iGPIO|sw8|c_state~31_combout\);

-- Location: FF_X10_Y24_N3
\iGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X10_Y24_N16
\iGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~30_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S5~q\,
	combout => \iGPIO|sw8|c_state~30_combout\);

-- Location: FF_X10_Y24_N17
\iGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X10_Y24_N6
\iGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~29_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S6~q\,
	combout => \iGPIO|sw8|c_state~29_combout\);

-- Location: FF_X10_Y24_N7
\iGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X10_Y24_N4
\iGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~28_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S7~q\,
	combout => \iGPIO|sw8|c_state~28_combout\);

-- Location: FF_X10_Y24_N5
\iGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X10_Y24_N10
\iGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~27_combout\ = (\iGPIO|sw8|c_state.S8~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw8|c_state.S8~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~27_combout\);

-- Location: FF_X10_Y24_N11
\iGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X10_Y24_N8
\iGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~26_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S9~q\,
	combout => \iGPIO|sw8|c_state~26_combout\);

-- Location: FF_X10_Y24_N9
\iGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X10_Y24_N14
\iGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~25_combout\ = (\iGPIO|sw8|c_state.S10~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw8|c_state.S10~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~25_combout\);

-- Location: FF_X10_Y24_N15
\iGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X10_Y24_N20
\iGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~24_combout\ = (\iGPIO|sw8|c_state.S11~q\ & (\SW[8]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw8|c_state.S11~q\,
	datac => \SW[8]~input_o\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw8|c_state~24_combout\);

-- Location: FF_X10_Y24_N21
\iGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X10_Y24_N18
\iGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~23_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S12~q\,
	combout => \iGPIO|sw8|c_state~23_combout\);

-- Location: FF_X10_Y24_N19
\iGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X10_Y24_N0
\iGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw8|c_state~22_combout\ = (\reset_ff~q\ & (\SW[8]~input_o\ & \iGPIO|sw8|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[8]~input_o\,
	datad => \iGPIO|sw8|c_state.S13~q\,
	combout => \iGPIO|sw8|c_state~22_combout\);

-- Location: FF_X10_Y24_N1
\iGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw8|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N14
\iGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~9_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw8|c_state.S14~q\) # (\iGPIO|SW_StatusR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw8|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(8),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~9_combout\);

-- Location: FF_X11_Y21_N15
\iGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X12_Y21_N8
\read_data[8]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~69_combout\ = (\iGPIO|SW_StatusR\(8) & (!\iDecoder|Equal3~0_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|SW_StatusR\(8),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|Equal1~0_combout\,
	combout => \read_data[8]~69_combout\);

-- Location: LCCOMB_X12_Y21_N30
\read_data[8]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~70_combout\ = (\iDecoder|Equal1~6_combout\ & (((\read_data[9]~125_combout\)))) # (!\iDecoder|Equal1~6_combout\ & ((\read_data[9]~125_combout\ & ((\iMem|altsyncram_component|auto_generated|q_b\(8)))) # (!\read_data[9]~125_combout\ & 
-- (\read_data[8]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[8]~69_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(8),
	datad => \read_data[9]~125_combout\,
	combout => \read_data[8]~70_combout\);

-- Location: LCCOMB_X16_Y21_N28
\read_data[8]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~71_combout\ = (\read_data[9]~116_combout\ & ((\read_data[8]~70_combout\ & ((\iTimer|CompareR\(8)))) # (!\read_data[8]~70_combout\ & (\iTimer|CounterR\(8))))) # (!\read_data[9]~116_combout\ & (((\read_data[8]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CounterR\(8),
	datab => \iTimer|CompareR\(8),
	datac => \read_data[9]~116_combout\,
	datad => \read_data[8]~70_combout\,
	combout => \read_data[8]~71_combout\);

-- Location: LCCOMB_X16_Y21_N30
\read_data[8]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~123_combout\ = (\read_data[8]~71_combout\ & (((\icpu|i_datapath|EX_MEM_aluout\(13)) # (!\iDecoder|Equal1~5_combout\)) # (!\icpu|i_datapath|EX_MEM_memwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(13),
	datac => \iDecoder|Equal1~5_combout\,
	datad => \read_data[8]~71_combout\,
	combout => \read_data[8]~123_combout\);

-- Location: LCCOMB_X24_Y21_N12
\icpu|i_datapath|ID_EX_rs2_data~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~282_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # (\read_data[8]~123_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(8) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(8),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \read_data[8]~123_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~282_combout\);

-- Location: LCCOMB_X17_Y21_N26
\icpu|i_datapath|ID_EX_rs2_data~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~279_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(8)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(8),
	datad => \icpu|i_datapath|i_regfile|x13\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~279_combout\);

-- Location: LCCOMB_X24_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~280_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~279_combout\ & (\icpu|i_datapath|i_regfile|x15\(8))) # (!\icpu|i_datapath|ID_EX_rs2_data~279_combout\ & ((\icpu|i_datapath|i_regfile|x14\(8)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(8),
	datac => \icpu|i_datapath|i_regfile|x14\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data~279_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~280_combout\);

-- Location: LCCOMB_X26_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~272_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(8))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x8\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(8),
	datad => \icpu|i_datapath|i_regfile|x10\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~272_combout\);

-- Location: LCCOMB_X24_Y23_N18
\icpu|i_datapath|ID_EX_rs2_data~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~273_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~272_combout\ & ((\icpu|i_datapath|i_regfile|x11\(8)))) # (!\icpu|i_datapath|ID_EX_rs2_data~272_combout\ & (\icpu|i_datapath|i_regfile|x9\(8))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(8),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data~272_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~273_combout\);

-- Location: LCCOMB_X27_Y19_N14
\icpu|i_datapath|ID_EX_rs2_data~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~274_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x5\(8)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x4\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(8),
	datad => \icpu|i_datapath|i_regfile|x5\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~274_combout\);

-- Location: LCCOMB_X27_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~275_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~274_combout\ & ((\icpu|i_datapath|i_regfile|x7\(8)))) # (!\icpu|i_datapath|ID_EX_rs2_data~274_combout\ & (\icpu|i_datapath|i_regfile|x6\(8))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~274_combout\,
	datac => \icpu|i_datapath|i_regfile|x6\(8),
	datad => \icpu|i_datapath|i_regfile|x7\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~275_combout\);

-- Location: LCCOMB_X28_Y20_N22
\icpu|i_datapath|ID_EX_rs2_data~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~276_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x2\(8)) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(8) & !\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(8),
	datac => \icpu|i_datapath|i_regfile|x1\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~276_combout\);

-- Location: LCCOMB_X29_Y20_N6
\icpu|i_datapath|ID_EX_rs2_data~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~277_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~276_combout\ & ((\icpu|i_datapath|i_regfile|x3\(8)))) # (!\icpu|i_datapath|ID_EX_rs2_data~276_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~275_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~275_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data~276_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~277_combout\);

-- Location: LCCOMB_X24_Y21_N20
\icpu|i_datapath|ID_EX_rs2_data~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~278_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~273_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~273_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~277_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~278_combout\);

-- Location: LCCOMB_X24_Y24_N6
\icpu|i_datapath|ID_EX_rs2_data~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~262_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(8))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x18\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x18\(8),
	datad => \icpu|i_datapath|i_regfile|x22\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~262_combout\);

-- Location: LCCOMB_X23_Y24_N28
\icpu|i_datapath|ID_EX_rs2_data~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~263_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~262_combout\ & (\icpu|i_datapath|i_regfile|x30\(8))) # (!\icpu|i_datapath|ID_EX_rs2_data~262_combout\ & ((\icpu|i_datapath|i_regfile|x26\(8)))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x30\(8),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data~262_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~263_combout\);

-- Location: LCCOMB_X17_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~269_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(8)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(8),
	datad => \icpu|i_datapath|i_regfile|x23\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~269_combout\);

-- Location: LCCOMB_X19_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~270_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~269_combout\ & (\icpu|i_datapath|i_regfile|x31\(8))) # (!\icpu|i_datapath|ID_EX_rs2_data~269_combout\ & ((\icpu|i_datapath|i_regfile|x27\(8)))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x31\(8),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x27\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data~269_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~270_combout\);

-- Location: LCCOMB_X20_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~264_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(8))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x25\(8),
	datac => \icpu|i_datapath|i_regfile|x17\(8),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~264_combout\);

-- Location: LCCOMB_X21_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~265_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~264_combout\ & (\icpu|i_datapath|i_regfile|x29\(8))) # (!\icpu|i_datapath|ID_EX_rs2_data~264_combout\ & ((\icpu|i_datapath|i_regfile|x21\(8)))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|ID_EX_rs2_data~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|ID_EX_rs2_data~264_combout\,
	datac => \icpu|i_datapath|i_regfile|x29\(8),
	datad => \icpu|i_datapath|i_regfile|x21\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~265_combout\);

-- Location: LCCOMB_X12_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~266_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(8)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(8),
	datad => \icpu|i_datapath|i_regfile|x24\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~266_combout\);

-- Location: LCCOMB_X21_Y23_N18
\icpu|i_datapath|ID_EX_rs2_data~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~267_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~266_combout\ & (((\icpu|i_datapath|i_regfile|x28\(8))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~266_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~266_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(8),
	datad => \icpu|i_datapath|i_regfile|x20\(8),
	combout => \icpu|i_datapath|ID_EX_rs2_data~267_combout\);

-- Location: LCCOMB_X29_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~268_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~265_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((!\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|ID_EX_rs2_data~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~265_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~267_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~268_combout\);

-- Location: LCCOMB_X24_Y21_N2
\icpu|i_datapath|ID_EX_rs2_data~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~271_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~268_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~270_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~268_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~263_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~263_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~270_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~268_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~271_combout\);

-- Location: LCCOMB_X24_Y21_N18
\icpu|i_datapath|ID_EX_rs2_data~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~281_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~278_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~280_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~278_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & \icpu|i_datapath|ID_EX_rs2_data~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~280_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~278_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~271_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~281_combout\);

-- Location: LCCOMB_X24_Y21_N14
\icpu|i_datapath|ID_EX_rs2_data~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~283_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~282_combout\ & (((\icpu|i_datapath|Add3~35_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~282_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~282_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|Add3~35_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~281_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~283_combout\);

-- Location: LCCOMB_X17_Y14_N12
\icpu|i_datapath|ID_EX_rs2_data~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~284_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\)) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~283_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\,
	datab => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~283_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~284_combout\);

-- Location: FF_X17_Y14_N13
\icpu|i_datapath|ID_EX_rs2_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(8));

-- Location: LCCOMB_X17_Y14_N26
\icpu|i_datapath|EX_MEM_rs2_data[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[8]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(8),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[8]~feeder_combout\);

-- Location: FF_X17_Y14_N27
\icpu|i_datapath|EX_MEM_rs2_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(8));

-- Location: LCCOMB_X14_Y18_N24
\icpu|i_datapath|IF_ID_inst~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~30_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(11) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(11),
	datac => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~30_combout\);

-- Location: FF_X14_Y18_N25
\icpu|i_datapath|IF_ID_inst[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~30_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(11));

-- Location: LCCOMB_X12_Y17_N24
\icpu|i_datapath|ID_EX_rd~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rd~4_combout\ = (\icpu|i_datapath|IF_ID_inst\(11) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(11),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rd~4_combout\);

-- Location: FF_X12_Y17_N25
\icpu|i_datapath|ID_EX_rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rd\(4));

-- Location: FF_X14_Y17_N31
\icpu|i_datapath|EX_MEM_rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_rd\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rd\(4));

-- Location: FF_X14_Y17_N27
\icpu|i_datapath|MEM_WB_rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_rd\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_rd\(4));

-- Location: LCCOMB_X14_Y17_N28
\icpu|i_datapath|ID_EX_rs2_data[5]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~49_combout\ = (\icpu|i_datapath|MEM_WB_rd\(3) & (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|MEM_WB_rd\(2) $ (!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|MEM_WB_rd\(3) & (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|MEM_WB_rd\(2) $ (!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_rd\(3),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|MEM_WB_rd\(2),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~49_combout\);

-- Location: LCCOMB_X14_Y17_N10
\icpu|i_datapath|ID_EX_rs2_data[5]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~50_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~49_combout\ & (\icpu|i_datapath|rs2\(4) $ (!\icpu|i_datapath|MEM_WB_rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|MEM_WB_rd\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~49_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~50_combout\);

-- Location: LCCOMB_X14_Y17_N14
\icpu|i_datapath|ID_EX_rs2_data[5]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~48_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|MEM_WB_rd\(1) & (\icpu|i_datapath|rs2\(0) $ (!\icpu|i_datapath|MEM_WB_rd\(0))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|MEM_WB_rd\(1) & 
-- (\icpu|i_datapath|rs2\(0) $ (!\icpu|i_datapath|MEM_WB_rd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|MEM_WB_rd\(0),
	datad => \icpu|i_datapath|MEM_WB_rd\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~48_combout\);

-- Location: LCCOMB_X14_Y17_N8
\icpu|i_datapath|Equal6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal6~0_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|EX_MEM_rd\(1) & (\icpu|i_datapath|rs2\(0) $ (!\icpu|i_datapath|EX_MEM_rd\(0))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|EX_MEM_rd\(1) & (\icpu|i_datapath|rs2\(0) 
-- $ (!\icpu|i_datapath|EX_MEM_rd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|EX_MEM_rd\(0),
	datad => \icpu|i_datapath|EX_MEM_rd\(1),
	combout => \icpu|i_datapath|Equal6~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\icpu|i_datapath|Equal6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal6~1_combout\ = (\icpu|i_datapath|EX_MEM_rd\(3) & (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|EX_MEM_rd\(2) $ (!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|EX_MEM_rd\(3) & (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|EX_MEM_rd\(2) $ (!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_rd\(3),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|EX_MEM_rd\(2),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|Equal6~1_combout\);

-- Location: LCCOMB_X14_Y17_N18
\icpu|i_datapath|Equal6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal6~2_combout\ = (\icpu|i_datapath|Equal6~0_combout\ & (\icpu|i_datapath|Equal6~1_combout\ & (\icpu|i_datapath|rs2\(4) $ (!\icpu|i_datapath|EX_MEM_rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Equal6~0_combout\,
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|EX_MEM_rd\(4),
	datad => \icpu|i_datapath|Equal6~1_combout\,
	combout => \icpu|i_datapath|Equal6~2_combout\);

-- Location: LCCOMB_X14_Y17_N20
\icpu|i_datapath|ID_EX_rs2_data[5]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\ = (\icpu|i_datapath|Equal6~2_combout\ & (((\icpu|i_datapath|EX_MEM_memtoreg~q\)))) # (!\icpu|i_datapath|Equal6~2_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~50_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data[5]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~50_combout\,
	datab => \icpu|i_datapath|EX_MEM_memtoreg~q\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~48_combout\,
	datad => \icpu|i_datapath|Equal6~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\);

-- Location: LCCOMB_X14_Y15_N26
\icpu|i_datapath|ID_EX_rs2_data[5]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~55_combout\ = (\icpu|i_datapath|Equal9~0_combout\ & (\icpu|i_datapath|rs2\(4) & ((\icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\) # (\icpu|i_datapath|Equal6~2_combout\)))) # (!\icpu|i_datapath|Equal9~0_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\) # (\icpu|i_datapath|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Equal9~0_combout\,
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\,
	datad => \icpu|i_datapath|Equal6~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~55_combout\);

-- Location: LCCOMB_X14_Y15_N14
\icpu|i_datapath|ID_EX_rs2_data[5]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~56_combout\ = (\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|rs2\(4)) # ((\icpu|i_datapath|rs2\(1) & !\icpu|i_datapath|rs2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(2),
	datad => \icpu|i_datapath|rs2\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~56_combout\);

-- Location: LCCOMB_X14_Y15_N0
\icpu|i_datapath|ID_EX_rs2_data[5]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~57_combout\ = (\icpu|i_datapath|fw_rs2_exe~3_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~56_combout\) # (\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~56_combout\,
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~57_combout\);

-- Location: LCCOMB_X14_Y15_N2
\icpu|i_datapath|ID_EX_rs2_data[5]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ = (\icpu|i_datapath|stall~0_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~55_combout\ & !\icpu|i_datapath|ID_EX_rs2_data[5]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~55_combout\,
	datac => \icpu|i_datapath|stall~0_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~57_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\);

-- Location: LCCOMB_X16_Y18_N30
\icpu|i_datapath|ID_EX_rs2_data~662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~662_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(16)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(16),
	datac => \icpu|i_datapath|i_regfile|x13\(16),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~662_combout\);

-- Location: LCCOMB_X17_Y18_N2
\icpu|i_datapath|ID_EX_rs2_data~663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~663_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~662_combout\ & ((\icpu|i_datapath|i_regfile|x15\(16)))) # (!\icpu|i_datapath|ID_EX_rs2_data~662_combout\ & 
-- (\icpu|i_datapath|i_regfile|x14\(16))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~662_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~662_combout\,
	datac => \icpu|i_datapath|i_regfile|x14\(16),
	datad => \icpu|i_datapath|i_regfile|x15\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~663_combout\);

-- Location: LCCOMB_X26_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~655_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(16))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(16),
	datad => \icpu|i_datapath|i_regfile|x8\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~655_combout\);

-- Location: LCCOMB_X23_Y23_N10
\icpu|i_datapath|ID_EX_rs2_data~656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~656_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~655_combout\ & ((\icpu|i_datapath|i_regfile|x11\(16)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~655_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x9\(16) & \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~655_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(16),
	datac => \icpu|i_datapath|i_regfile|x9\(16),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~656_combout\);

-- Location: LCCOMB_X30_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~657_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x5\(16))) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x4\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(16),
	datad => \icpu|i_datapath|i_regfile|x4\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~657_combout\);

-- Location: LCCOMB_X30_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~658_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~657_combout\ & ((\icpu|i_datapath|i_regfile|x7\(16)))) # (!\icpu|i_datapath|ID_EX_rs2_data~657_combout\ & (\icpu|i_datapath|i_regfile|x6\(16))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x6\(16),
	datac => \icpu|i_datapath|i_regfile|x7\(16),
	datad => \icpu|i_datapath|ID_EX_rs2_data~657_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~658_combout\);

-- Location: LCCOMB_X26_Y21_N12
\icpu|i_datapath|ID_EX_rs2_data~659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~659_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|i_regfile|x2\(16)) # (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(16) & ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(16),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(16),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~659_combout\);

-- Location: LCCOMB_X29_Y21_N28
\icpu|i_datapath|ID_EX_rs2_data~660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~660_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~659_combout\ & (\icpu|i_datapath|i_regfile|x3\(16))) # (!\icpu|i_datapath|ID_EX_rs2_data~659_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~658_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(16),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~658_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~659_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~660_combout\);

-- Location: LCCOMB_X19_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~661_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~656_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~660_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~656_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~660_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~661_combout\);

-- Location: LCCOMB_X12_Y19_N4
\icpu|i_datapath|ID_EX_rs2_data~645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~645_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x22\(16)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x18\(16) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x18\(16),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(16),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~645_combout\);

-- Location: LCCOMB_X19_Y19_N22
\icpu|i_datapath|ID_EX_rs2_data~646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~646_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~645_combout\ & (((\icpu|i_datapath|i_regfile|x30\(16)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~645_combout\ & (\icpu|i_datapath|i_regfile|x26\(16) 
-- & ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~645_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(16),
	datac => \icpu|i_datapath|i_regfile|x30\(16),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~646_combout\);

-- Location: LCCOMB_X17_Y23_N12
\icpu|i_datapath|ID_EX_rs2_data~652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~652_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(16)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(16) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(16),
	datac => \icpu|i_datapath|i_regfile|x23\(16),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~652_combout\);

-- Location: LCCOMB_X16_Y23_N14
\icpu|i_datapath|ID_EX_rs2_data~653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~653_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~652_combout\ & (((\icpu|i_datapath|i_regfile|x31\(16))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~652_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~652_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(16),
	datad => \icpu|i_datapath|i_regfile|x27\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~653_combout\);

-- Location: LCCOMB_X12_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~649_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(16))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(16),
	datad => \icpu|i_datapath|i_regfile|x16\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~649_combout\);

-- Location: LCCOMB_X14_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~650_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~649_combout\ & ((\icpu|i_datapath|i_regfile|x28\(16)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~649_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(16) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~649_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(16),
	datac => \icpu|i_datapath|i_regfile|x20\(16),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~650_combout\);

-- Location: LCCOMB_X12_Y22_N4
\icpu|i_datapath|ID_EX_rs2_data~647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~647_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(16)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(16),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(16),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~647_combout\);

-- Location: LCCOMB_X12_Y20_N4
\icpu|i_datapath|ID_EX_rs2_data~648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~648_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~647_combout\ & (\icpu|i_datapath|i_regfile|x29\(16))) # (!\icpu|i_datapath|ID_EX_rs2_data~647_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(16)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x29\(16),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(16),
	datad => \icpu|i_datapath|ID_EX_rs2_data~647_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~648_combout\);

-- Location: LCCOMB_X19_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~651_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~648_combout\) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~650_combout\ & 
-- ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~650_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~648_combout\,
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~651_combout\);

-- Location: LCCOMB_X19_Y23_N22
\icpu|i_datapath|ID_EX_rs2_data~654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~654_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~651_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~653_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~651_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~646_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~646_combout\,
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|ID_EX_rs2_data~653_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~651_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~654_combout\);

-- Location: LCCOMB_X19_Y23_N18
\icpu|i_datapath|ID_EX_rs2_data~664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~664_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~661_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~663_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~661_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~654_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~663_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~661_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~654_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~664_combout\);

-- Location: LCCOMB_X21_Y14_N6
\icpu|i_datapath|ID_EX_rs2_data~665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~665_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\read_data[16]~105_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|EX_MEM_aluout\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \read_data[16]~105_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(16),
	combout => \icpu|i_datapath|ID_EX_rs2_data~665_combout\);

-- Location: LCCOMB_X21_Y14_N8
\icpu|i_datapath|ID_EX_rs2_data~666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~666_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~665_combout\ & (\icpu|i_datapath|Add3~107_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~665_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~664_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|Add3~107_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~664_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~665_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~666_combout\);

-- Location: LCCOMB_X21_Y14_N2
\icpu|i_datapath|ID_EX_rs2_data~667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~667_combout\ = (!\icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\ & ((\icpu|i_datapath|fw_rs2_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux15~3_combout\))) # (!\icpu|i_datapath|fw_rs2_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~666_combout\,
	datad => \icpu|i_datapath|i_alu|Mux15~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~667_combout\);

-- Location: FF_X21_Y14_N3
\icpu|i_datapath|ID_EX_rs2_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data~667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(16));

-- Location: LCCOMB_X21_Y14_N22
\icpu|i_datapath|EX_MEM_rs2_data[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[16]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(16),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[16]~feeder_combout\);

-- Location: FF_X21_Y14_N23
\icpu|i_datapath|EX_MEM_rs2_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(16));

-- Location: LCCOMB_X21_Y16_N22
\icpu|i_datapath|IF_ID_inst~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~7_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(18),
	combout => \icpu|i_datapath|IF_ID_inst~7_combout\);

-- Location: FF_X21_Y16_N23
\icpu|i_datapath|rs1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~7_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs1\(3));

-- Location: LCCOMB_X20_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data[3]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ = (!\icpu|i_datapath|rs1\(4) & \icpu|i_datapath|rs1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|rs1\(4),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\);

-- Location: LCCOMB_X28_Y18_N22
\icpu|i_datapath|ID_EX_rs1_data~584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~584_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|rs1\(0)) # ((\icpu|i_datapath|i_regfile|x14\(23))))) # (!\icpu|i_datapath|rs1\(1) & (!\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|i_regfile|x12\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(23),
	datad => \icpu|i_datapath|i_regfile|x14\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~584_combout\);

-- Location: LCCOMB_X28_Y18_N12
\icpu|i_datapath|ID_EX_rs1_data~585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~585_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~584_combout\ & (((\icpu|i_datapath|i_regfile|x15\(23))) # (!\icpu|i_datapath|rs1\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~584_combout\ & (\icpu|i_datapath|rs1\(0) & 
-- (\icpu|i_datapath|i_regfile|x13\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~584_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(23),
	datad => \icpu|i_datapath|i_regfile|x15\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~585_combout\);

-- Location: LCCOMB_X27_Y15_N18
\icpu|i_datapath|ID_EX_rs1_data~569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~569_combout\ = (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|rs1\(3))) # (!\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(23)))) # (!\icpu|i_datapath|rs1\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(23),
	datad => \icpu|i_datapath|i_regfile|x25\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~569_combout\);

-- Location: LCCOMB_X28_Y15_N26
\icpu|i_datapath|ID_EX_rs1_data~570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~570_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~569_combout\ & (((\icpu|i_datapath|i_regfile|x29\(23))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~569_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~569_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(23),
	datad => \icpu|i_datapath|i_regfile|x21\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~570_combout\);

-- Location: LCCOMB_X24_Y17_N18
\icpu|i_datapath|ID_EX_rs1_data~576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~576_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(23))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(23),
	datac => \icpu|i_datapath|i_regfile|x19\(23),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~576_combout\);

-- Location: LCCOMB_X23_Y17_N26
\icpu|i_datapath|ID_EX_rs1_data~577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~577_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~576_combout\ & ((\icpu|i_datapath|i_regfile|x31\(23)))) # (!\icpu|i_datapath|ID_EX_rs1_data~576_combout\ & 
-- (\icpu|i_datapath|i_regfile|x27\(23))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x27\(23),
	datac => \icpu|i_datapath|i_regfile|x31\(23),
	datad => \icpu|i_datapath|ID_EX_rs1_data~576_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~577_combout\);

-- Location: LCCOMB_X19_Y24_N2
\icpu|i_datapath|ID_EX_rs1_data~573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~573_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x24\(23)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x16\(23) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(23),
	datac => \icpu|i_datapath|i_regfile|x16\(23),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~573_combout\);

-- Location: LCCOMB_X20_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~574_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~573_combout\ & (((\icpu|i_datapath|i_regfile|x28\(23))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~573_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x20\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~573_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x28\(23),
	datad => \icpu|i_datapath|i_regfile|x20\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~574_combout\);

-- Location: LCCOMB_X19_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~571_combout\ = (\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|rs1\(2))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(23)))) # (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(23),
	datad => \icpu|i_datapath|i_regfile|x22\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~571_combout\);

-- Location: LCCOMB_X19_Y19_N10
\icpu|i_datapath|ID_EX_rs1_data~572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~572_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~571_combout\ & (((\icpu|i_datapath|i_regfile|x30\(23)) # (!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rs1_data~571_combout\ & (\icpu|i_datapath|i_regfile|x26\(23) 
-- & ((\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~571_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(23),
	datac => \icpu|i_datapath|i_regfile|x30\(23),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~572_combout\);

-- Location: LCCOMB_X20_Y20_N6
\icpu|i_datapath|ID_EX_rs1_data~575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~575_combout\ = (\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|rs1\(0)) # (\icpu|i_datapath|ID_EX_rs1_data~572_combout\)))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~574_combout\ & 
-- (!\icpu|i_datapath|rs1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~574_combout\,
	datac => \icpu|i_datapath|rs1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~572_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~575_combout\);

-- Location: LCCOMB_X20_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~578_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~575_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~577_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~575_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~570_combout\)))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~570_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data~577_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~575_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~578_combout\);

-- Location: LCCOMB_X28_Y23_N22
\icpu|i_datapath|ID_EX_rs1_data~579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~579_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|rs1\(1))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|i_regfile|x6\(23)))) # (!\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(23),
	datad => \icpu|i_datapath|i_regfile|x6\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~579_combout\);

-- Location: LCCOMB_X28_Y21_N24
\icpu|i_datapath|ID_EX_rs1_data~580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~580_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~579_combout\ & ((\icpu|i_datapath|i_regfile|x7\(23)))) # (!\icpu|i_datapath|ID_EX_rs1_data~579_combout\ & (\icpu|i_datapath|i_regfile|x5\(23))))) 
-- # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x5\(23),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x7\(23),
	datad => \icpu|i_datapath|ID_EX_rs1_data~579_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~580_combout\);

-- Location: LCCOMB_X27_Y21_N10
\icpu|i_datapath|ID_EX_rs1_data~581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~581_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~580_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\ & (\icpu|i_datapath|i_regfile|x1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(23),
	datad => \icpu|i_datapath|ID_EX_rs1_data~580_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~581_combout\);

-- Location: LCCOMB_X27_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~582_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~581_combout\ & ((\icpu|i_datapath|i_regfile|x3\(23)))) # (!\icpu|i_datapath|ID_EX_rs1_data~581_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(23))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(23),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(23),
	datad => \icpu|i_datapath|ID_EX_rs1_data~581_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~582_combout\);

-- Location: LCCOMB_X20_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~583_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~578_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~582_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~578_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~582_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~583_combout\);

-- Location: LCCOMB_X24_Y20_N20
\icpu|i_datapath|ID_EX_rs1_data~567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~567_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x9\(23))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x8\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x8\(23),
	datad => \icpu|i_datapath|i_regfile|x9\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~567_combout\);

-- Location: LCCOMB_X26_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~568_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~567_combout\ & ((\icpu|i_datapath|i_regfile|x11\(23)))) # (!\icpu|i_datapath|ID_EX_rs1_data~567_combout\ & 
-- (\icpu|i_datapath|i_regfile|x10\(23))))) # (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|ID_EX_rs1_data~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data~567_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(23),
	datad => \icpu|i_datapath|i_regfile|x11\(23),
	combout => \icpu|i_datapath|ID_EX_rs1_data~568_combout\);

-- Location: LCCOMB_X20_Y20_N4
\icpu|i_datapath|ID_EX_rs1_data~586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~586_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~583_combout\ & (\icpu|i_datapath|ID_EX_rs1_data~585_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data~583_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data~568_combout\))))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~585_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~583_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~568_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~586_combout\);

-- Location: LCCOMB_X23_Y18_N10
\icpu|i_datapath|ID_EX_rs1_data~587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~587_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~586_combout\) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & 
-- (((\icpu|i_datapath|EX_MEM_aluout\(23) & !\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~586_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(23),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~587_combout\);

-- Location: LCCOMB_X23_Y18_N28
\icpu|i_datapath|ID_EX_rs1_data~588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~588_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~587_combout\ & (((\icpu|i_datapath|Add3~93_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~587_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\read_data[23]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~587_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datac => \read_data[23]~91_combout\,
	datad => \icpu|i_datapath|Add3~93_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~588_combout\);

-- Location: LCCOMB_X23_Y15_N22
\icpu|i_datapath|ID_EX_rs1_data~589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~589_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|i_alu|Mux8~5_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~588_combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~589_combout\);

-- Location: FF_X23_Y15_N23
\icpu|i_datapath|ID_EX_rs1_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(23));

-- Location: LCCOMB_X23_Y11_N26
\icpu|i_datapath|i_alu|ShiftLeft0~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(23))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(23),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(24),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X23_Y11_N2
\icpu|i_datapath|i_alu|ShiftLeft0~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~69_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~74_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~69_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X21_Y11_N6
\icpu|i_datapath|i_alu|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~6_combout\ = (\icpu|i_datapath|i_alu|Mux4~4_combout\ & (((\icpu|i_datapath|i_alu|Mux4~5_combout\)))) # (!\icpu|i_datapath|i_alu|Mux4~4_combout\ & ((\icpu|i_datapath|i_alu|Mux4~5_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~92_combout\))) # (!\icpu|i_datapath|i_alu|Mux4~5_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~112_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~92_combout\,
	datac => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~5_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~6_combout\);

-- Location: LCCOMB_X20_Y12_N26
\icpu|i_datapath|i_alu|ShiftLeft0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~17_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~47_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~17_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X20_Y12_N24
\icpu|i_datapath|i_alu|ShiftLeft0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_lui~q\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & (((!\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\ & 
-- !\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X20_Y12_N20
\icpu|i_datapath|i_alu|ShiftLeft0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~46_combout\ & ((\icpu|i_datapath|alusrc2[3]~10_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~48_combout\)) # (!\icpu|i_datapath|alusrc2[3]~10_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~48_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~46_combout\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(0),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X20_Y11_N12
\icpu|i_datapath|i_alu|ShiftLeft0~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~66_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- ((\icpu|i_datapath|i_alu|ShiftLeft0~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~66_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~68_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X21_Y11_N8
\icpu|i_datapath|i_alu|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~7_combout\ = (\icpu|i_datapath|i_alu|Mux7~6_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~49_combout\) # ((!\icpu|i_datapath|i_alu|Mux4~4_combout\)))) # (!\icpu|i_datapath|i_alu|Mux7~6_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~111_combout\ & \icpu|i_datapath|i_alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~6_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~111_combout\,
	datad => \icpu|i_datapath|i_alu|Mux4~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~7_combout\);

-- Location: LCCOMB_X21_Y11_N4
\icpu|i_datapath|i_alu|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~9_combout\ = (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux7~7_combout\ & !\icpu|i_datapath|ID_EX_alucont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux7~7_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux7~9_combout\);

-- Location: LCCOMB_X22_Y12_N12
\icpu|i_datapath|i_alu|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~8_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|alusrc2[24]~34_combout\ & \icpu|i_datapath|ID_EX_rs1_data\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[24]~34_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(24),
	combout => \icpu|i_datapath|i_alu|Mux7~8_combout\);

-- Location: LCCOMB_X26_Y12_N24
\icpu|i_datapath|i_alu|iadder32|bit24|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~24_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[24]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit23|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~24_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[24]~35_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\);

-- Location: LCCOMB_X26_Y12_N10
\icpu|i_datapath|i_alu|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|ID_EX_alucont\(0))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux7~8_combout\)) # 
-- (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux7~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~4_combout\);

-- Location: LCCOMB_X26_Y12_N4
\icpu|i_datapath|i_alu|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux7~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~24_combout\ & ((!\icpu|i_datapath|alusrc2[24]~35_combout\) # (!\icpu|i_datapath|i_alu|Mux7~4_combout\))) # (!\icpu|i_datapath|alusrc1~24_combout\ & 
-- ((\icpu|i_datapath|alusrc2[24]~35_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux7~4_combout\,
	datab => \icpu|i_datapath|alusrc1~24_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[24]~35_combout\,
	combout => \icpu|i_datapath|i_alu|Mux7~5_combout\);

-- Location: LCCOMB_X26_Y15_N10
\icpu|i_datapath|ID_EX_rs2_data[24]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux7~9_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(2),
	datac => \icpu|i_datapath|i_alu|Mux7~9_combout\,
	datad => \icpu|i_datapath|i_alu|Mux7~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\);

-- Location: LCCOMB_X26_Y15_N16
\icpu|i_datapath|ID_EX_rs2_data[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[24]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[24]~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[24]~feeder_combout\);

-- Location: LCCOMB_X28_Y18_N16
\icpu|i_datapath|ID_EX_rs2_data~479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~479_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x13\(24))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x13\(24),
	datad => \icpu|i_datapath|i_regfile|x12\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~479_combout\);

-- Location: LCCOMB_X27_Y18_N2
\icpu|i_datapath|ID_EX_rs2_data~480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~480_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~479_combout\ & (\icpu|i_datapath|i_regfile|x15\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data~479_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x14\(24)))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(24),
	datac => \icpu|i_datapath|i_regfile|x14\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~479_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~480_combout\);

-- Location: LCCOMB_X26_Y23_N0
\icpu|i_datapath|ID_EX_rs2_data~472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~472_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(24))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(24),
	datad => \icpu|i_datapath|i_regfile|x8\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~472_combout\);

-- Location: LCCOMB_X24_Y23_N28
\icpu|i_datapath|ID_EX_rs2_data~473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~473_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~472_combout\ & (\icpu|i_datapath|i_regfile|x11\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data~472_combout\ & ((\icpu|i_datapath|i_regfile|x9\(24)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(24),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~472_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~473_combout\);

-- Location: LCCOMB_X26_Y21_N0
\icpu|i_datapath|ID_EX_rs2_data~476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~476_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x1\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(24),
	datad => \icpu|i_datapath|i_regfile|x1\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~476_combout\);

-- Location: LCCOMB_X29_Y22_N20
\icpu|i_datapath|ID_EX_rs2_data~474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~474_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(24))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(24),
	datad => \icpu|i_datapath|i_regfile|x4\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~474_combout\);

-- Location: LCCOMB_X29_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~475_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~474_combout\ & ((\icpu|i_datapath|i_regfile|x7\(24)))) # (!\icpu|i_datapath|ID_EX_rs2_data~474_combout\ & (\icpu|i_datapath|i_regfile|x6\(24))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x6\(24),
	datac => \icpu|i_datapath|i_regfile|x7\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~474_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~475_combout\);

-- Location: LCCOMB_X26_Y21_N18
\icpu|i_datapath|ID_EX_rs2_data~477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~477_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~476_combout\ & (\icpu|i_datapath|i_regfile|x3\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data~476_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~475_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~476_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~476_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~475_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~477_combout\);

-- Location: LCCOMB_X26_Y18_N20
\icpu|i_datapath|ID_EX_rs2_data~478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~478_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~473_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~473_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~477_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~478_combout\);

-- Location: LCCOMB_X19_Y17_N20
\icpu|i_datapath|ID_EX_rs2_data~462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~462_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(24))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x18\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(24),
	datad => \icpu|i_datapath|i_regfile|x18\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~462_combout\);

-- Location: LCCOMB_X19_Y19_N6
\icpu|i_datapath|ID_EX_rs2_data~463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~463_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~462_combout\ & (((\icpu|i_datapath|i_regfile|x30\(24)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~462_combout\ & (\icpu|i_datapath|i_regfile|x26\(24) 
-- & ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x26\(24),
	datab => \icpu|i_datapath|ID_EX_rs2_data~462_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(24),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~463_combout\);

-- Location: LCCOMB_X24_Y17_N20
\icpu|i_datapath|ID_EX_rs2_data~469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~469_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x23\(24))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x23\(24),
	datad => \icpu|i_datapath|i_regfile|x19\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~469_combout\);

-- Location: LCCOMB_X23_Y17_N6
\icpu|i_datapath|ID_EX_rs2_data~470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~470_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~469_combout\ & (((\icpu|i_datapath|i_regfile|x31\(24))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~469_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~469_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(24),
	datad => \icpu|i_datapath|i_regfile|x27\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~470_combout\);

-- Location: LCCOMB_X27_Y15_N28
\icpu|i_datapath|ID_EX_rs2_data~464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~464_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x25\(24))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x17\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(24),
	datad => \icpu|i_datapath|i_regfile|x17\(24),
	combout => \icpu|i_datapath|ID_EX_rs2_data~464_combout\);

-- Location: LCCOMB_X28_Y15_N4
\icpu|i_datapath|ID_EX_rs2_data~465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~465_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~464_combout\ & (\icpu|i_datapath|i_regfile|x29\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data~464_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x21\(24)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x29\(24),
	datac => \icpu|i_datapath|i_regfile|x21\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~464_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~465_combout\);

-- Location: LCCOMB_X19_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~466_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(24)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x16\(24),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x24\(24),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~466_combout\);

-- Location: LCCOMB_X19_Y21_N30
\icpu|i_datapath|ID_EX_rs2_data~467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~467_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~466_combout\ & (\icpu|i_datapath|i_regfile|x28\(24))) # (!\icpu|i_datapath|ID_EX_rs2_data~466_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x20\(24)))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|ID_EX_rs2_data~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x28\(24),
	datac => \icpu|i_datapath|i_regfile|x20\(24),
	datad => \icpu|i_datapath|ID_EX_rs2_data~466_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~467_combout\);

-- Location: LCCOMB_X26_Y18_N16
\icpu|i_datapath|ID_EX_rs2_data~468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~468_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~465_combout\) # ((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (((!\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|ID_EX_rs2_data~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~465_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~467_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~468_combout\);

-- Location: LCCOMB_X26_Y18_N2
\icpu|i_datapath|ID_EX_rs2_data~471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~471_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~468_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~470_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~468_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~463_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~463_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~470_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~468_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~471_combout\);

-- Location: LCCOMB_X26_Y18_N30
\icpu|i_datapath|ID_EX_rs2_data~481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~481_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~478_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~480_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~478_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & \icpu|i_datapath|ID_EX_rs2_data~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~480_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~478_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~471_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~481_combout\);

-- Location: LCCOMB_X26_Y15_N24
\icpu|i_datapath|ID_EX_rs2_data~482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~482_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # (\read_data[24]~89_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(24) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(24),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \read_data[24]~89_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~482_combout\);

-- Location: LCCOMB_X26_Y15_N26
\icpu|i_datapath|ID_EX_rs2_data~483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~483_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~482_combout\ & ((\icpu|i_datapath|Add3~91_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~482_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~481_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~481_combout\,
	datab => \icpu|i_datapath|Add3~91_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~482_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~483_combout\);

-- Location: FF_X26_Y15_N17
\icpu|i_datapath|ID_EX_rs2_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[24]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~483_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(24));

-- Location: LCCOMB_X22_Y12_N26
\icpu|i_datapath|EX_MEM_rs2_data[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[24]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(24),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[24]~feeder_combout\);

-- Location: FF_X22_Y12_N27
\icpu|i_datapath|EX_MEM_rs2_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(24));

-- Location: LCCOMB_X21_Y16_N26
\icpu|i_datapath|IF_ID_inst~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~4_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(24),
	combout => \icpu|i_datapath|IF_ID_inst~4_combout\);

-- Location: FF_X21_Y16_N27
\icpu|i_datapath|rs2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~4_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs2\(4));

-- Location: LCCOMB_X14_Y15_N22
\icpu|i_datapath|ID_EX_rs2_data[5]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ = ((\icpu|i_datapath|Equal9~0_combout\ & !\icpu|i_datapath|rs2\(4))) # (!\icpu|i_datapath|Equal6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Equal9~0_combout\,
	datab => \icpu|i_datapath|rs2\(4),
	datad => \icpu|i_datapath|Equal6~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\);

-- Location: LCCOMB_X14_Y16_N18
\icpu|i_datapath|ID_EX_rs2_data~350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~350_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\) # (\read_data[12]~77_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(12) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(12),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \read_data[12]~77_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~350_combout\);

-- Location: LCCOMB_X16_Y18_N26
\icpu|i_datapath|ID_EX_rs2_data~347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~347_combout\ = (\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|rs2\(0))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x13\(12))) # (!\icpu|i_datapath|rs2\(0) & 
-- ((\icpu|i_datapath|i_regfile|x12\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(12),
	datad => \icpu|i_datapath|i_regfile|x12\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~347_combout\);

-- Location: LCCOMB_X27_Y18_N24
\icpu|i_datapath|ID_EX_rs2_data~348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~348_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~347_combout\ & ((\icpu|i_datapath|i_regfile|x15\(12)) # ((!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~347_combout\ & (((\icpu|i_datapath|rs2\(1) & 
-- \icpu|i_datapath|i_regfile|x14\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~347_combout\,
	datab => \icpu|i_datapath|i_regfile|x15\(12),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|i_regfile|x14\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~348_combout\);

-- Location: LCCOMB_X26_Y21_N14
\icpu|i_datapath|ID_EX_rs2_data~344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~344_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(12))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|i_regfile|x1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(12),
	datad => \icpu|i_datapath|i_regfile|x1\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~344_combout\);

-- Location: LCCOMB_X29_Y22_N8
\icpu|i_datapath|ID_EX_rs2_data~342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~342_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(12))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(12),
	datad => \icpu|i_datapath|i_regfile|x4\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~342_combout\);

-- Location: LCCOMB_X29_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~343_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~342_combout\ & (((\icpu|i_datapath|i_regfile|x7\(12)) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~342_combout\ & (\icpu|i_datapath|i_regfile|x6\(12) & 
-- ((\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(12),
	datab => \icpu|i_datapath|ID_EX_rs2_data~342_combout\,
	datac => \icpu|i_datapath|i_regfile|x7\(12),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~343_combout\);

-- Location: LCCOMB_X26_Y21_N2
\icpu|i_datapath|ID_EX_rs2_data~345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~345_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~344_combout\ & (\icpu|i_datapath|i_regfile|x3\(12))) # (!\icpu|i_datapath|ID_EX_rs2_data~344_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~343_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(12),
	datac => \icpu|i_datapath|ID_EX_rs2_data~344_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~343_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~345_combout\);

-- Location: LCCOMB_X28_Y17_N18
\icpu|i_datapath|ID_EX_rs2_data~340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~340_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x10\(12))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(12),
	datad => \icpu|i_datapath|i_regfile|x8\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~340_combout\);

-- Location: LCCOMB_X28_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~341_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~340_combout\ & (\icpu|i_datapath|i_regfile|x11\(12))) # (!\icpu|i_datapath|ID_EX_rs2_data~340_combout\ & ((\icpu|i_datapath|i_regfile|x9\(12)))))) 
-- # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(12),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(12),
	datad => \icpu|i_datapath|ID_EX_rs2_data~340_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~341_combout\);

-- Location: LCCOMB_X27_Y16_N20
\icpu|i_datapath|ID_EX_rs2_data~346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~346_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~341_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~345_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~345_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~341_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~346_combout\);

-- Location: LCCOMB_X17_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~337_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x23\(12))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x19\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x23\(12),
	datad => \icpu|i_datapath|i_regfile|x19\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~337_combout\);

-- Location: LCCOMB_X19_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~338_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~337_combout\ & (((\icpu|i_datapath|i_regfile|x31\(12))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~337_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x27\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~337_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(12),
	datad => \icpu|i_datapath|i_regfile|x27\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~338_combout\);

-- Location: LCCOMB_X24_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~330_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x22\(12))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x18\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x22\(12),
	datad => \icpu|i_datapath|i_regfile|x18\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~330_combout\);

-- Location: LCCOMB_X23_Y24_N2
\icpu|i_datapath|ID_EX_rs2_data~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~331_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~330_combout\ & (\icpu|i_datapath|i_regfile|x30\(12))) # (!\icpu|i_datapath|ID_EX_rs2_data~330_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x26\(12)))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~330_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(12),
	datad => \icpu|i_datapath|i_regfile|x26\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~331_combout\);

-- Location: LCCOMB_X12_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~334_combout\ = (\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|rs2\(3))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x24\(12))) # (!\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x16\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x24\(12),
	datad => \icpu|i_datapath|i_regfile|x16\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~334_combout\);

-- Location: LCCOMB_X17_Y20_N6
\icpu|i_datapath|ID_EX_rs2_data~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~335_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~334_combout\ & ((\icpu|i_datapath|i_regfile|x28\(12)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~334_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x20\(12) & \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~334_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(12),
	datac => \icpu|i_datapath|i_regfile|x20\(12),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~335_combout\);

-- Location: LCCOMB_X20_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~332_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x25\(12)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x17\(12) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(12),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x25\(12),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~332_combout\);

-- Location: LCCOMB_X21_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~333_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~332_combout\ & (((\icpu|i_datapath|i_regfile|x29\(12))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~332_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~332_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(12),
	datad => \icpu|i_datapath|i_regfile|x29\(12),
	combout => \icpu|i_datapath|ID_EX_rs2_data~333_combout\);

-- Location: LCCOMB_X27_Y16_N16
\icpu|i_datapath|ID_EX_rs2_data~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~336_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1)) # (\icpu|i_datapath|ID_EX_rs2_data~333_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~335_combout\ & 
-- (!\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~335_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~333_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~336_combout\);

-- Location: LCCOMB_X27_Y16_N2
\icpu|i_datapath|ID_EX_rs2_data~339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~339_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~336_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~338_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~336_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~331_combout\))))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~338_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~331_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~336_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~339_combout\);

-- Location: LCCOMB_X27_Y16_N14
\icpu|i_datapath|ID_EX_rs2_data~349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~349_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~346_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~348_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~346_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & \icpu|i_datapath|ID_EX_rs2_data~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~348_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~346_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~339_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~349_combout\);

-- Location: LCCOMB_X14_Y16_N4
\icpu|i_datapath|ID_EX_rs2_data~351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~351_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~350_combout\ & ((\icpu|i_datapath|Add3~47_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~350_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~349_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~350_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~349_combout\,
	datad => \icpu|i_datapath|Add3~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~351_combout\);

-- Location: FF_X14_Y16_N9
\icpu|i_datapath|ID_EX_rs2_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[12]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~351_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(12));

-- Location: LCCOMB_X14_Y16_N12
\icpu|i_datapath|EX_MEM_rs2_data[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[12]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(12),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[12]~feeder_combout\);

-- Location: FF_X14_Y16_N13
\icpu|i_datapath|EX_MEM_rs2_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(12));

-- Location: LCCOMB_X20_Y17_N8
\icpu|i_datapath|IF_ID_inst~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~27_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(12) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \iMem|altsyncram_component|auto_generated|q_a\(12),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~27_combout\);

-- Location: FF_X20_Y17_N9
\icpu|i_datapath|IF_ID_inst[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~27_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(12));

-- Location: LCCOMB_X11_Y17_N6
\icpu|i_controller|i_aludec|Selector4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~3_combout\ = (\icpu|i_datapath|IF_ID_inst\(13) & (\icpu|i_controller|i_aludec|Selector4~2_combout\ & !\icpu|i_datapath|IF_ID_inst\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|IF_ID_inst\(13),
	datac => \icpu|i_controller|i_aludec|Selector4~2_combout\,
	datad => \icpu|i_datapath|IF_ID_inst\(30),
	combout => \icpu|i_controller|i_aludec|Selector4~3_combout\);

-- Location: LCCOMB_X11_Y17_N26
\icpu|i_controller|i_aludec|Selector4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~4_combout\ = (\icpu|i_controller|i_aludec|Selector4~0_combout\ & (!\icpu|i_datapath|IF_ID_inst\(12) & ((\icpu|i_controller|i_aludec|Selector4~3_combout\) # (!\icpu|i_datapath|IF_ID_inst\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|i_controller|i_aludec|Selector4~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(12),
	datad => \icpu|i_controller|i_aludec|Selector4~3_combout\,
	combout => \icpu|i_controller|i_aludec|Selector4~4_combout\);

-- Location: FF_X11_Y17_N27
\icpu|i_datapath|ID_EX_alucont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_aludec|Selector4~4_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_alucont\(1));

-- Location: LCCOMB_X15_Y14_N16
\icpu|i_datapath|i_alu|iadder32|bit12|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~12_combout\ $ (\icpu|i_datapath|alusrc2[12]~23_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~12_combout\,
	datac => \icpu|i_datapath|alusrc2[12]~23_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\);

-- Location: LCCOMB_X12_Y17_N26
\icpu|i_datapath|ID_EX_rs2_data[12]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\ = (\icpu|i_datapath|alusrc1~12_combout\ & (((!\icpu|i_datapath|alusrc2[12]~23_combout\) # (!\icpu|i_datapath|ID_EX_alucont\(1))) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # 
-- (!\icpu|i_datapath|alusrc1~12_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc2[12]~23_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc1~12_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[12]~23_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\);

-- Location: LCCOMB_X12_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~20_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\ & ((\icpu|i_datapath|alusrc2[12]~22_combout\) # ((\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_imm_j\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[12]~22_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(12),
	datad => \icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~20_combout\);

-- Location: LCCOMB_X12_Y17_N30
\icpu|i_datapath|ID_EX_rs2_data[12]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~21_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1)) # ((\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_rs2_data[12]~20_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- (\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[12]~20_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~21_combout\);

-- Location: LCCOMB_X14_Y16_N0
\icpu|i_datapath|ID_EX_rs2_data[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~22_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux16~9_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data[12]~19_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux16~9_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~22_combout\);

-- Location: LCCOMB_X14_Y16_N10
\icpu|i_datapath|ID_EX_rs2_data[12]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[12]~22_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux19~1_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & 
-- (\icpu|i_datapath|ID_EX_rs2_data[12]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[12]~21_combout\,
	datab => \icpu|i_datapath|i_alu|Mux19~1_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|ID_EX_rs2_data[12]~22_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\);

-- Location: LCCOMB_X14_Y16_N24
\icpu|i_datapath|pc~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~26_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((!\icpu|i_datapath|pc[23]~1_combout\ & \icpu|i_datapath|Add2~20_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[12]~22_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[12]~22_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~20_combout\,
	combout => \icpu|i_datapath|pc~26_combout\);

-- Location: LCCOMB_X14_Y16_N26
\icpu|i_datapath|pc~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~27_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~26_combout\ & ((\icpu|i_datapath|branch_dest[12]~22_combout\))) # (!\icpu|i_datapath|pc~26_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[12]~5_combout\,
	datab => \icpu|i_datapath|branch_dest[12]~22_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|pc~26_combout\,
	combout => \icpu|i_datapath|pc~27_combout\);

-- Location: FF_X14_Y16_N27
\icpu|i_datapath|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~27_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(12));

-- Location: LCCOMB_X21_Y15_N24
\icpu|i_datapath|IF_ID_inst~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~3_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(20) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(20),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~3_combout\);

-- Location: FF_X21_Y15_N25
\icpu|i_datapath|rs2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~3_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs2\(0));

-- Location: FF_X21_Y13_N17
\icpu|i_datapath|ID_EX_imm_j[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rs2\(0),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(11));

-- Location: LCCOMB_X21_Y13_N16
\icpu|i_datapath|alusrc2[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[0]~4_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_memwrite~q\ & ((\icpu|i_datapath|ID_EX_imm_b\(11)))) # (!\icpu|i_datapath|ID_EX_memwrite~q\ & (\icpu|i_datapath|ID_EX_imm_j\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_memwrite~q\,
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(11),
	datad => \icpu|i_datapath|ID_EX_imm_b\(11),
	combout => \icpu|i_datapath|alusrc2[0]~4_combout\);

-- Location: LCCOMB_X22_Y12_N18
\icpu|i_datapath|i_alu|iadder32|bit0|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[0]~4_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(0) & !\icpu|i_datapath|ID_EX_alusrc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(0),
	datab => \icpu|i_datapath|alusrc2[0]~4_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\);

-- Location: LCCOMB_X15_Y12_N12
\icpu|i_datapath|i_alu|ShiftLeft0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(10))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(10),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(11),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X15_Y12_N2
\icpu|i_datapath|i_alu|ShiftLeft0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data\(12)))) # (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(13),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(12),
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X15_Y12_N28
\icpu|i_datapath|i_alu|ShiftLeft0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~38_combout\)) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~38_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X19_Y11_N14
\icpu|i_datapath|i_alu|ShiftLeft0~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~42_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~51_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~42_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X20_Y13_N22
\icpu|i_datapath|i_alu|ShiftLeft0~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & \icpu|i_datapath|i_alu|Mux26~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|Mux26~6_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X24_Y12_N30
\icpu|i_datapath|i_alu|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|alusrc1~21_combout\ $ (\icpu|i_datapath|alusrc2[21]~41_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|alusrc1~21_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[21]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|alusrc2[21]~41_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~6_combout\);

-- Location: LCCOMB_X24_Y12_N18
\icpu|i_datapath|i_alu|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc1~21_combout\ $ (((\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[21]~41_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|alusrc1~21_combout\ & \icpu|i_datapath|alusrc2[21]~41_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|alusrc2[21]~41_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~4_combout\);

-- Location: LCCOMB_X24_Y12_N28
\icpu|i_datapath|i_alu|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~4_combout\) # ((\icpu|i_datapath|alusrc2[21]~40_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(1) & \icpu|i_datapath|ID_EX_lui~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(1),
	datab => \icpu|i_datapath|i_alu|Mux10~4_combout\,
	datac => \icpu|i_datapath|alusrc2[21]~40_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux10~5_combout\);

-- Location: LCCOMB_X24_Y12_N8
\icpu|i_datapath|i_alu|iadder32|bit21|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~21_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[21]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~21_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit20|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[21]~41_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\);

-- Location: LCCOMB_X24_Y12_N24
\icpu|i_datapath|i_alu|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~7_combout\ = (\icpu|i_datapath|i_alu|Mux10~6_combout\ & ((\icpu|i_datapath|i_alu|Mux10~5_combout\) # ((\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ & \icpu|i_datapath|i_alu|Mux10~4_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux10~6_combout\ & (((\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ & \icpu|i_datapath|i_alu|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~5_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~7_combout\);

-- Location: LCCOMB_X20_Y13_N8
\icpu|i_datapath|i_alu|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~8_combout\ = (\icpu|i_datapath|i_alu|Mux10~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~107_combout\ & ((\icpu|i_datapath|i_alu|Mux10~10_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|Mux10~7_combout\) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~107_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~7_combout\,
	datad => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~8_combout\);

-- Location: LCCOMB_X23_Y14_N16
\icpu|i_datapath|i_alu|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux10~9_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux10~8_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~64_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~8_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~106_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~106_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~8_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~64_combout\,
	combout => \icpu|i_datapath|i_alu|Mux10~9_combout\);

-- Location: FF_X23_Y14_N17
\icpu|i_datapath|EX_MEM_aluout[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux10~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(21));

-- Location: LCCOMB_X23_Y18_N16
\iDecoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~2_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(23) & (\icpu|i_datapath|EX_MEM_aluout\(21) & (\icpu|i_datapath|EX_MEM_aluout\(22) & \icpu|i_datapath|EX_MEM_aluout\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(23),
	datab => \icpu|i_datapath|EX_MEM_aluout\(21),
	datac => \icpu|i_datapath|EX_MEM_aluout\(22),
	datad => \icpu|i_datapath|EX_MEM_aluout\(24),
	combout => \iDecoder|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y18_N18
\iDecoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~1_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(18) & (\icpu|i_datapath|EX_MEM_aluout\(17) & (\icpu|i_datapath|EX_MEM_aluout\(19) & \icpu|i_datapath|EX_MEM_aluout\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(18),
	datab => \icpu|i_datapath|EX_MEM_aluout\(17),
	datac => \icpu|i_datapath|EX_MEM_aluout\(19),
	datad => \icpu|i_datapath|EX_MEM_aluout\(20),
	combout => \iDecoder|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y18_N0
\iDecoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~0_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(16) & (!\icpu|i_datapath|EX_MEM_aluout\(14) & (!\icpu|i_datapath|EX_MEM_aluout\(15) & !\icpu|i_datapath|EX_MEM_aluout\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(16),
	datab => \icpu|i_datapath|EX_MEM_aluout\(14),
	datac => \icpu|i_datapath|EX_MEM_aluout\(15),
	datad => \icpu|i_datapath|EX_MEM_aluout\(12),
	combout => \iDecoder|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y18_N28
\iDecoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~3_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(25) & (\icpu|i_datapath|EX_MEM_aluout\(27) & (\icpu|i_datapath|EX_MEM_aluout\(28) & \icpu|i_datapath|EX_MEM_aluout\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(25),
	datab => \icpu|i_datapath|EX_MEM_aluout\(27),
	datac => \icpu|i_datapath|EX_MEM_aluout\(28),
	datad => \icpu|i_datapath|EX_MEM_aluout\(26),
	combout => \iDecoder|Equal1~3_combout\);

-- Location: LCCOMB_X24_Y18_N22
\iDecoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~4_combout\ = (\iDecoder|Equal1~2_combout\ & (\iDecoder|Equal1~1_combout\ & (\iDecoder|Equal1~0_combout\ & \iDecoder|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~2_combout\,
	datab => \iDecoder|Equal1~1_combout\,
	datac => \iDecoder|Equal1~0_combout\,
	datad => \iDecoder|Equal1~3_combout\,
	combout => \iDecoder|Equal1~4_combout\);

-- Location: LCCOMB_X23_Y21_N8
\iDecoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal1~5_combout\ = (\iDecoder|Equal1~4_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(30) & (\icpu|i_datapath|EX_MEM_aluout\(31) & \icpu|i_datapath|EX_MEM_aluout\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~4_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(30),
	datac => \icpu|i_datapath|EX_MEM_aluout\(31),
	datad => \icpu|i_datapath|EX_MEM_aluout\(29),
	combout => \iDecoder|Equal1~5_combout\);

-- Location: LCCOMB_X17_Y17_N18
\iGPIO|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|always3~0_combout\ = (\iDecoder|Equal1~5_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(13) & \icpu|i_datapath|EX_MEM_memwrite~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iDecoder|Equal1~5_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(13),
	datad => \icpu|i_datapath|EX_MEM_memwrite~q\,
	combout => \iGPIO|always3~0_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X10_Y21_N28
\iGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~36_combout\ = (\reset_ff~q\ & \SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \iGPIO|sw2|c_state~36_combout\);

-- Location: FF_X10_Y21_N29
\iGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X10_Y21_N18
\iGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~35_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & !\iGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S0~q\,
	combout => \iGPIO|sw2|c_state~35_combout\);

-- Location: FF_X10_Y21_N19
\iGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X10_Y21_N0
\iGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~34_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S1~q\,
	combout => \iGPIO|sw2|c_state~34_combout\);

-- Location: FF_X10_Y21_N1
\iGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X10_Y21_N6
\iGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~33_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S2~q\,
	combout => \iGPIO|sw2|c_state~33_combout\);

-- Location: FF_X10_Y21_N7
\iGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X10_Y21_N12
\iGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~32_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S3~q\,
	combout => \iGPIO|sw2|c_state~32_combout\);

-- Location: FF_X10_Y21_N13
\iGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X10_Y21_N2
\iGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~31_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S4~q\,
	combout => \iGPIO|sw2|c_state~31_combout\);

-- Location: FF_X10_Y21_N3
\iGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X10_Y21_N8
\iGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~30_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S5~q\,
	combout => \iGPIO|sw2|c_state~30_combout\);

-- Location: FF_X10_Y21_N9
\iGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X10_Y21_N30
\iGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~29_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[2]~input_o\,
	datac => \iGPIO|sw2|c_state.S6~q\,
	combout => \iGPIO|sw2|c_state~29_combout\);

-- Location: FF_X10_Y21_N31
\iGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X10_Y21_N4
\iGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~28_combout\ = (\iGPIO|sw2|c_state.S7~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S7~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~28_combout\);

-- Location: FF_X10_Y21_N5
\iGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X10_Y21_N26
\iGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~27_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[2]~input_o\,
	datac => \iGPIO|sw2|c_state.S8~q\,
	combout => \iGPIO|sw2|c_state~27_combout\);

-- Location: FF_X10_Y21_N27
\iGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X10_Y21_N24
\iGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~26_combout\ = (\iGPIO|sw2|c_state.S9~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S9~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~26_combout\);

-- Location: FF_X10_Y21_N25
\iGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X10_Y21_N22
\iGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~25_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S10~q\,
	combout => \iGPIO|sw2|c_state~25_combout\);

-- Location: FF_X10_Y21_N23
\iGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X10_Y21_N20
\iGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~24_combout\ = (\iGPIO|sw2|c_state.S11~q\ & (\SW[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw2|c_state.S11~q\,
	datab => \SW[2]~input_o\,
	datac => \reset_ff~q\,
	combout => \iGPIO|sw2|c_state~24_combout\);

-- Location: FF_X10_Y21_N21
\iGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X10_Y21_N10
\iGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~23_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S12~q\,
	combout => \iGPIO|sw2|c_state~23_combout\);

-- Location: FF_X10_Y21_N11
\iGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X10_Y21_N16
\iGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw2|c_state~22_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \iGPIO|sw2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \iGPIO|sw2|c_state.S13~q\,
	combout => \iGPIO|sw2|c_state~22_combout\);

-- Location: FF_X10_Y21_N17
\iGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X14_Y21_N24
\iGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~1_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw2|c_state.S14~q\) # (\iGPIO|SW_StatusR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iGPIO|sw2|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(2),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~1_combout\);

-- Location: FF_X14_Y21_N25
\iGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(2));

-- Location: LCCOMB_X14_Y21_N16
\read_data[2]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~40_combout\ = (\iTimer|Equal2~1_combout\ & (\iDecoder|Equal1~6_combout\ & (!\icpu|i_datapath|EX_MEM_memwrite~q\ & \iTimer|CounterR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal2~1_combout\,
	datab => \iDecoder|Equal1~6_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iTimer|CounterR\(2),
	combout => \read_data[2]~40_combout\);

-- Location: LCCOMB_X14_Y21_N26
\read_data[2]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~41_combout\ = (\read_data[1]~124_combout\ & (((\read_data[2]~40_combout\)) # (!\iDecoder|Equal3~0_combout\))) # (!\read_data[1]~124_combout\ & (\iDecoder|Equal3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~124_combout\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \iMem|altsyncram_component|auto_generated|q_b\(2),
	datad => \read_data[2]~40_combout\,
	combout => \read_data[2]~41_combout\);

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X8_Y23_N28
\iGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~36_combout\);

-- Location: FF_X8_Y23_N29
\iGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X8_Y23_N26
\iGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~35_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & !\iGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S0~q\,
	combout => \iGPIO|button2|c_state~35_combout\);

-- Location: FF_X8_Y23_N27
\iGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X8_Y23_N0
\iGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~34_combout\ = (\reset_ff~q\ & (\iGPIO|button2|c_state.S1~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|button2|c_state.S1~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~34_combout\);

-- Location: FF_X8_Y23_N1
\iGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X8_Y23_N14
\iGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~33_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S2~q\,
	combout => \iGPIO|button2|c_state~33_combout\);

-- Location: FF_X8_Y23_N15
\iGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X8_Y23_N12
\iGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~32_combout\ = (!\BUTTON[2]~input_o\ & (\iGPIO|button2|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \iGPIO|button2|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|button2|c_state~32_combout\);

-- Location: FF_X8_Y23_N13
\iGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X8_Y23_N2
\iGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~31_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S4~q\,
	combout => \iGPIO|button2|c_state~31_combout\);

-- Location: FF_X8_Y23_N3
\iGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X8_Y23_N24
\iGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~30_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S5~q\,
	combout => \iGPIO|button2|c_state~30_combout\);

-- Location: FF_X8_Y23_N25
\iGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X8_Y23_N22
\iGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~29_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S6~q\,
	combout => \iGPIO|button2|c_state~29_combout\);

-- Location: FF_X8_Y23_N23
\iGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X8_Y23_N4
\iGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~28_combout\ = (\reset_ff~q\ & (\iGPIO|button2|c_state.S7~q\ & !\BUTTON[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \iGPIO|button2|c_state.S7~q\,
	datad => \BUTTON[2]~input_o\,
	combout => \iGPIO|button2|c_state~28_combout\);

-- Location: FF_X8_Y23_N5
\iGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X8_Y23_N10
\iGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~27_combout\ = (!\BUTTON[2]~input_o\ & (\iGPIO|button2|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datab => \iGPIO|button2|c_state.S8~q\,
	datac => \reset_ff~q\,
	combout => \iGPIO|button2|c_state~27_combout\);

-- Location: FF_X8_Y23_N11
\iGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X8_Y23_N16
\iGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~26_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S9~q\,
	combout => \iGPIO|button2|c_state~26_combout\);

-- Location: FF_X8_Y23_N17
\iGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X8_Y23_N6
\iGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~25_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S10~q\,
	combout => \iGPIO|button2|c_state~25_combout\);

-- Location: FF_X8_Y23_N7
\iGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X8_Y23_N20
\iGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~24_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S11~q\,
	combout => \iGPIO|button2|c_state~24_combout\);

-- Location: FF_X8_Y23_N21
\iGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X8_Y23_N18
\iGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~23_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S12~q\,
	combout => \iGPIO|button2|c_state~23_combout\);

-- Location: FF_X8_Y23_N19
\iGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X8_Y23_N8
\iGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|button2|c_state~22_combout\ = (!\BUTTON[2]~input_o\ & (\reset_ff~q\ & \iGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \reset_ff~q\,
	datad => \iGPIO|button2|c_state.S13~q\,
	combout => \iGPIO|button2|c_state~22_combout\);

-- Location: FF_X8_Y23_N9
\iGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X14_Y21_N10
\iGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|BUTTON_StatusR~0_combout\ = (!\iGPIO|always0~2_combout\ & ((\iGPIO|button2|c_state.S14~q\) # (\iGPIO|BUTTON_StatusR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|button2|c_state.S14~q\,
	datac => \iGPIO|BUTTON_StatusR\(2),
	datad => \iGPIO|always0~2_combout\,
	combout => \iGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X14_Y21_N11
\iGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X14_Y21_N20
\read_data[2]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~42_combout\ = (\read_data[1]~115_combout\ & ((\read_data[2]~41_combout\ & ((\iGPIO|BUTTON_StatusR\(2)))) # (!\read_data[2]~41_combout\ & (\iGPIO|SW_StatusR\(2))))) # (!\read_data[1]~115_combout\ & (((\read_data[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~115_combout\,
	datab => \iGPIO|SW_StatusR\(2),
	datac => \read_data[2]~41_combout\,
	datad => \iGPIO|BUTTON_StatusR\(2),
	combout => \read_data[2]~42_combout\);

-- Location: LCCOMB_X15_Y21_N2
\read_data[2]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~43_combout\ = (\read_data[1]~114_combout\ & (((\iTimer|CompareR\(2))))) # (!\read_data[1]~114_combout\ & (!\iGPIO|always3~0_combout\ & ((\read_data[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|always3~0_combout\,
	datab => \iTimer|CompareR\(2),
	datac => \read_data[1]~114_combout\,
	datad => \read_data[2]~42_combout\,
	combout => \read_data[2]~43_combout\);

-- Location: LCCOMB_X27_Y17_N20
\icpu|i_datapath|ID_EX_rs2_data~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~59_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(2)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(2),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(2),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~59_combout\);

-- Location: LCCOMB_X26_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~60_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~59_combout\ & ((\icpu|i_datapath|i_regfile|x11\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~59_combout\ & (\icpu|i_datapath|i_regfile|x10\(2))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~59_combout\,
	datac => \icpu|i_datapath|i_regfile|x10\(2),
	datad => \icpu|i_datapath|i_regfile|x11\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~60_combout\);

-- Location: LCCOMB_X27_Y19_N26
\icpu|i_datapath|ID_EX_rs2_data~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~71_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x6\(2))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(2),
	datad => \icpu|i_datapath|i_regfile|x6\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~71_combout\);

-- Location: LCCOMB_X28_Y19_N2
\icpu|i_datapath|ID_EX_rs2_data~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~72_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~71_combout\ & (((\icpu|i_datapath|i_regfile|x7\(2)) # (!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~71_combout\ & (\icpu|i_datapath|i_regfile|x5\(2) & 
-- ((\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~71_combout\,
	datab => \icpu|i_datapath|i_regfile|x5\(2),
	datac => \icpu|i_datapath|i_regfile|x7\(2),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~72_combout\);

-- Location: LCCOMB_X28_Y20_N8
\icpu|i_datapath|ID_EX_rs2_data~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~73_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~72_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~72_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(2),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~73_combout\);

-- Location: LCCOMB_X29_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~74_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~73_combout\ & ((\icpu|i_datapath|i_regfile|x3\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~73_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(2),
	datac => \icpu|i_datapath|i_regfile|x3\(2),
	datad => \icpu|i_datapath|ID_EX_rs2_data~73_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~74_combout\);

-- Location: LCCOMB_X14_Y22_N14
\icpu|i_datapath|ID_EX_rs2_data~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~61_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(2))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x17\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(2),
	datad => \icpu|i_datapath|i_regfile|x25\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~61_combout\);

-- Location: LCCOMB_X15_Y22_N14
\icpu|i_datapath|ID_EX_rs2_data~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~62_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~61_combout\ & (((\icpu|i_datapath|i_regfile|x29\(2))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~61_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~61_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(2),
	datad => \icpu|i_datapath|i_regfile|x21\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~62_combout\);

-- Location: LCCOMB_X14_Y24_N14
\icpu|i_datapath|ID_EX_rs2_data~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~65_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x24\(2))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x16\(2),
	datad => \icpu|i_datapath|i_regfile|x24\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~65_combout\);

-- Location: LCCOMB_X17_Y20_N10
\icpu|i_datapath|ID_EX_rs2_data~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~66_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~65_combout\ & (\icpu|i_datapath|i_regfile|x28\(2))) # (!\icpu|i_datapath|ID_EX_rs2_data~65_combout\ & ((\icpu|i_datapath|i_regfile|x20\(2)))))) # 
-- (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|ID_EX_rs2_data~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|ID_EX_rs2_data~65_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(2),
	datad => \icpu|i_datapath|i_regfile|x20\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~66_combout\);

-- Location: LCCOMB_X16_Y24_N30
\icpu|i_datapath|ID_EX_rs2_data~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~63_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x22\(2))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x22\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(2),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~63_combout\);

-- Location: LCCOMB_X17_Y24_N20
\icpu|i_datapath|ID_EX_rs2_data~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~64_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~63_combout\ & (((\icpu|i_datapath|i_regfile|x30\(2))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~63_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- ((\icpu|i_datapath|i_regfile|x26\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~63_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x30\(2),
	datad => \icpu|i_datapath|i_regfile|x26\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~64_combout\);

-- Location: LCCOMB_X17_Y24_N30
\icpu|i_datapath|ID_EX_rs2_data~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~67_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~64_combout\))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|ID_EX_rs2_data~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~66_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~64_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~67_combout\);

-- Location: LCCOMB_X15_Y18_N18
\icpu|i_datapath|ID_EX_rs2_data~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~68_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(2)) # ((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x19\(2) & !\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x23\(2),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(2),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~68_combout\);

-- Location: LCCOMB_X16_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~69_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~68_combout\ & (\icpu|i_datapath|i_regfile|x31\(2))) # (!\icpu|i_datapath|ID_EX_rs2_data~68_combout\ & ((\icpu|i_datapath|i_regfile|x27\(2)))))) # 
-- (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~68_combout\,
	datac => \icpu|i_datapath|i_regfile|x31\(2),
	datad => \icpu|i_datapath|i_regfile|x27\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~69_combout\);

-- Location: LCCOMB_X15_Y19_N24
\icpu|i_datapath|ID_EX_rs2_data~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~70_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~67_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~69_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~67_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~62_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~62_combout\,
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~67_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~69_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~70_combout\);

-- Location: LCCOMB_X15_Y19_N26
\icpu|i_datapath|ID_EX_rs2_data~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~75_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~70_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~74_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~70_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~75_combout\);

-- Location: LCCOMB_X17_Y21_N16
\icpu|i_datapath|ID_EX_rs2_data~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~76_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x14\(2))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(2),
	datad => \icpu|i_datapath|i_regfile|x14\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~76_combout\);

-- Location: LCCOMB_X15_Y19_N16
\icpu|i_datapath|ID_EX_rs2_data~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~77_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~76_combout\ & (\icpu|i_datapath|i_regfile|x15\(2))) # (!\icpu|i_datapath|ID_EX_rs2_data~76_combout\ & ((\icpu|i_datapath|i_regfile|x13\(2)))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(2),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data~76_combout\,
	datad => \icpu|i_datapath|i_regfile|x13\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~77_combout\);

-- Location: LCCOMB_X15_Y19_N10
\icpu|i_datapath|ID_EX_rs2_data~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~78_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~75_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~77_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~75_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~60_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~60_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~75_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~77_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~78_combout\);

-- Location: LCCOMB_X15_Y19_N20
\icpu|i_datapath|ID_EX_rs2_data~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~79_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\) # (\icpu|i_datapath|ID_EX_rs2_data~78_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(2),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~78_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~79_combout\);

-- Location: LCCOMB_X15_Y19_N30
\icpu|i_datapath|ID_EX_rs2_data~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~80_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~79_combout\ & ((\icpu|i_datapath|Add3~3_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~79_combout\ & 
-- (\read_data[2]~43_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \read_data[2]~43_combout\,
	datac => \icpu|i_datapath|Add3~3_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~79_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~80_combout\);

-- Location: FF_X14_Y19_N9
\icpu|i_datapath|ID_EX_rs2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[2]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~80_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(2));

-- Location: LCCOMB_X23_Y12_N30
\icpu|i_datapath|i_alu|ShiftLeft0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[2]~0_combout\) # ((!\icpu|i_datapath|ID_EX_alusrc~q\ & \icpu|i_datapath|ID_EX_rs2_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_rs2_data\(2),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[2]~0_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X17_Y11_N24
\icpu|i_datapath|i_alu|iadder32|bit2|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ = \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ $ (\icpu|i_datapath|alusrc1~1_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (!\icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datab => \icpu|i_datapath|alusrc1~1_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit1|cout~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\);

-- Location: LCCOMB_X17_Y11_N22
\icpu|i_datapath|i_alu|iadder32|bit1|sum~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ = \icpu|i_datapath|alusrc2[1]~3_combout\ $ (\icpu|i_datapath|alusrc1~0_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (!\icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|alusrc1~0_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|cout~1_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\);

-- Location: LCCOMB_X17_Y11_N4
\icpu|i_datapath|i_alu|iadder32|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ = (\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\ & \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit3|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y12_N30
\icpu|i_datapath|i_alu|iadder32|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit14|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit15|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit16|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit13|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y13_N8
\icpu|i_datapath|i_alu|iadder32|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit19|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~5_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit18|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit17|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\);

-- Location: LCCOMB_X15_Y14_N10
\icpu|i_datapath|i_alu|iadder32|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit10|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit12|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit9|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit11|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y12_N4
\icpu|i_datapath|i_alu|iadder32|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~6_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit20|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit21|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~4_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\);

-- Location: LCCOMB_X24_Y12_N2
\icpu|i_datapath|i_alu|iadder32|bit23|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[23]~37_combout\ $ (\icpu|i_datapath|alusrc1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|i_alu|iadder32|bit22|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc2[23]~37_combout\,
	datad => \icpu|i_datapath|alusrc1~23_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\);

-- Location: LCCOMB_X24_Y12_N22
\icpu|i_datapath|i_alu|iadder32|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit22|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~7_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit24|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\);

-- Location: LCCOMB_X26_Y12_N30
\icpu|i_datapath|i_alu|iadder32|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit25|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit28|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit27|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit26|sum~combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y12_N14
\icpu|i_datapath|i_alu|iadder32|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\ & 
-- \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit29|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit30|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|Equal0~8_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~9_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\);

-- Location: LCCOMB_X16_Y14_N24
\icpu|i_datapath|i_alu|iadder32|bit6|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\ $ (\icpu|i_datapath|alusrc2[6]~14_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit5|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc2[6]~14_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc1~5_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\);

-- Location: LCCOMB_X16_Y14_N20
\icpu|i_datapath|i_alu|iadder32|bit8|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ = \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~7_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc2[8]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit7|cout~0_combout\,
	datab => \icpu|i_datapath|alusrc1~7_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(4),
	datad => \icpu|i_datapath|alusrc2[8]~18_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\);

-- Location: LCCOMB_X17_Y13_N6
\icpu|i_datapath|i_alu|iadder32|bit0|sum~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(0) $ (\icpu|i_datapath|alusrc2[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[0]~7_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\);

-- Location: LCCOMB_X16_Y14_N30
\icpu|i_datapath|i_alu|iadder32|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ = (!\icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|bit5|sum~combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y12_N24
\icpu|i_datapath|i_alu|iadder32|bit4|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ = \icpu|i_datapath|ID_EX_alucont\(4) $ (\icpu|i_datapath|alusrc1~3_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\ $ (!\icpu|i_datapath|alusrc2[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(4),
	datab => \icpu|i_datapath|alusrc1~3_combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit3|cout~0_combout\,
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\);

-- Location: LCCOMB_X19_Y12_N10
\icpu|i_datapath|i_alu|iadder32|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\ = \icpu|i_datapath|alusrc2[31]~58_combout\ $ (\icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\ $ (\icpu|i_datapath|alusrc1~30_combout\ $ (\icpu|i_datapath|ID_EX_alucont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[31]~58_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit30|cout~0_combout\,
	datac => \icpu|i_datapath|alusrc1~30_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(4),
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y12_N20
\icpu|i_datapath|i_alu|iadder32|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\ = (\icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\ & (!\icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\ & 
-- !\icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~1_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	datac => \icpu|i_datapath|i_alu|iadder32|bit7|sum~combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~2_combout\,
	combout => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y12_N16
\icpu|i_datapath|branch_taken~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|branch_taken~4_combout\ = \icpu|i_datapath|ID_EX_inst\(12) $ (((\icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\ & (\icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\ & \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|iadder32|Equal0~0_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|Equal0~10_combout\,
	datac => \icpu|i_datapath|ID_EX_inst\(12),
	datad => \icpu|i_datapath|i_alu|iadder32|Equal0~3_combout\,
	combout => \icpu|i_datapath|branch_taken~4_combout\);

-- Location: LCCOMB_X15_Y16_N14
\icpu|i_datapath|pc[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc[23]~2_combout\ = (!\icpu|i_datapath|ID_EX_jal~q\ & (!\icpu|i_datapath|branch_taken~6_combout\ & ((!\icpu|i_datapath|branch_taken~5_combout\) # (!\icpu|i_datapath|branch_taken~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_taken~4_combout\,
	datab => \icpu|i_datapath|ID_EX_jal~q\,
	datac => \icpu|i_datapath|branch_taken~6_combout\,
	datad => \icpu|i_datapath|branch_taken~5_combout\,
	combout => \icpu|i_datapath|pc[23]~2_combout\);

-- Location: LCCOMB_X15_Y15_N2
\icpu|i_datapath|pc~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~24_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\)) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|Add2~18_combout\))))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[11]~6_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|Add2~18_combout\,
	combout => \icpu|i_datapath|pc~24_combout\);

-- Location: LCCOMB_X15_Y15_N14
\icpu|i_datapath|pc~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~25_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~24_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~24_combout\ & (\icpu|i_datapath|branch_dest[11]~20_combout\)) # 
-- (!\icpu|i_datapath|pc~24_combout\ & ((\icpu|i_datapath|jal_dest[11]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|branch_dest[11]~20_combout\,
	datac => \icpu|i_datapath|jal_dest[11]~20_combout\,
	datad => \icpu|i_datapath|pc~24_combout\,
	combout => \icpu|i_datapath|pc~25_combout\);

-- Location: FF_X15_Y15_N15
\icpu|i_datapath|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~25_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(11));

-- Location: LCCOMB_X21_Y16_N0
\icpu|i_datapath|IF_ID_inst~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~26_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(30) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(30),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~26_combout\);

-- Location: FF_X21_Y16_N1
\icpu|i_datapath|IF_ID_inst[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~26_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(30));

-- Location: FF_X15_Y14_N25
\icpu|i_datapath|ID_EX_imm_j[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(30),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(10));

-- Location: LCCOMB_X15_Y16_N10
\icpu|i_datapath|pc~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~22_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|Add2~16_combout\ & ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|jal_dest[10]~18_combout\) # 
-- (\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add2~16_combout\,
	datab => \icpu|i_datapath|jal_dest[10]~18_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~22_combout\);

-- Location: LCCOMB_X15_Y16_N16
\icpu|i_datapath|pc~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~23_combout\ = (\icpu|i_datapath|pc~22_combout\ & (((\icpu|i_datapath|branch_dest[10]~18_combout\)) # (!\icpu|i_datapath|pc[23]~1_combout\))) # (!\icpu|i_datapath|pc~22_combout\ & (\icpu|i_datapath|pc[23]~1_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc~22_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[10]~18_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[10]~5_combout\,
	combout => \icpu|i_datapath|pc~23_combout\);

-- Location: FF_X15_Y16_N17
\icpu|i_datapath|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~23_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(10));

-- Location: LCCOMB_X16_Y15_N22
\icpu|i_datapath|IF_ID_inst~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~24_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(29) & (!\icpu|i_datapath|flush_flag~q\ & !\icpu|i_datapath|IF_flush~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iMem|altsyncram_component|auto_generated|q_a\(29),
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|IF_flush~q\,
	combout => \icpu|i_datapath|IF_ID_inst~24_combout\);

-- Location: FF_X16_Y15_N23
\icpu|i_datapath|IF_ID_inst[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~24_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(29));

-- Location: FF_X16_Y15_N15
\icpu|i_datapath|ID_EX_imm_j[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(29),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(9));

-- Location: LCCOMB_X22_Y14_N28
\icpu|i_datapath|pc~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~20_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\)) # (!\icpu|i_datapath|pc[23]~2_combout\))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|pc[23]~2_combout\ & 
-- (\icpu|i_datapath|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|Add2~14_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[9]~4_combout\,
	combout => \icpu|i_datapath|pc~20_combout\);

-- Location: LCCOMB_X22_Y14_N10
\icpu|i_datapath|pc~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~21_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~20_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~20_combout\ & (\icpu|i_datapath|branch_dest[9]~16_combout\)) # 
-- (!\icpu|i_datapath|pc~20_combout\ & ((\icpu|i_datapath|jal_dest[9]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[9]~16_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|jal_dest[9]~16_combout\,
	datad => \icpu|i_datapath|pc~20_combout\,
	combout => \icpu|i_datapath|pc~21_combout\);

-- Location: FF_X22_Y14_N11
\icpu|i_datapath|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~21_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(9));

-- Location: LCCOMB_X15_Y18_N16
\icpu|i_datapath|IF_ID_inst~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~0_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(23),
	combout => \icpu|i_datapath|IF_ID_inst~0_combout\);

-- Location: FF_X15_Y18_N17
\icpu|i_datapath|rs2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~0_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs2\(3));

-- Location: LCCOMB_X14_Y15_N12
\icpu|i_datapath|Equal9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal9~0_combout\ = (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(2) & !\icpu|i_datapath|rs2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|rs2\(2),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|Equal9~0_combout\);

-- Location: LCCOMB_X14_Y15_N24
\icpu|i_datapath|ID_EX_rs2_data[5]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\ & ((\icpu|i_datapath|rs2\(4)) # (!\icpu|i_datapath|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Equal9~0_combout\,
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~51_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\);

-- Location: LCCOMB_X17_Y21_N10
\icpu|i_datapath|ID_EX_rs2_data~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~120_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0)) # ((\icpu|i_datapath|i_regfile|x14\(4))))) # (!\icpu|i_datapath|rs2\(1) & (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(4),
	datad => \icpu|i_datapath|i_regfile|x14\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~120_combout\);

-- Location: LCCOMB_X14_Y20_N24
\icpu|i_datapath|ID_EX_rs2_data~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~121_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~120_combout\ & ((\icpu|i_datapath|i_regfile|x15\(4)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~120_combout\ & (((\icpu|i_datapath|rs2\(0) & 
-- \icpu|i_datapath|i_regfile|x13\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(4),
	datab => \icpu|i_datapath|ID_EX_rs2_data~120_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|i_regfile|x13\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~121_combout\);

-- Location: LCCOMB_X27_Y17_N4
\icpu|i_datapath|ID_EX_rs2_data~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~103_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x9\(4)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(4),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x9\(4),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~103_combout\);

-- Location: LCCOMB_X26_Y17_N20
\icpu|i_datapath|ID_EX_rs2_data~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~104_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~103_combout\ & (\icpu|i_datapath|i_regfile|x11\(4))) # (!\icpu|i_datapath|ID_EX_rs2_data~103_combout\ & ((\icpu|i_datapath|i_regfile|x10\(4)))))) 
-- # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(4),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data~103_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~104_combout\);

-- Location: LCCOMB_X27_Y19_N8
\icpu|i_datapath|ID_EX_rs2_data~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~115_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x6\(4))) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|i_regfile|x4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(4),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x4\(4),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~115_combout\);

-- Location: LCCOMB_X28_Y19_N22
\icpu|i_datapath|ID_EX_rs2_data~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~116_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~115_combout\ & ((\icpu|i_datapath|i_regfile|x7\(4)))) # (!\icpu|i_datapath|ID_EX_rs2_data~115_combout\ & (\icpu|i_datapath|i_regfile|x5\(4))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x5\(4),
	datac => \icpu|i_datapath|i_regfile|x7\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data~115_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~116_combout\);

-- Location: LCCOMB_X28_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~117_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~116_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|i_regfile|x1\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~116_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~117_combout\);

-- Location: LCCOMB_X29_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~118_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~117_combout\ & ((\icpu|i_datapath|i_regfile|x3\(4)))) # (!\icpu|i_datapath|ID_EX_rs2_data~117_combout\ & 
-- (\icpu|i_datapath|i_regfile|x2\(4))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datab => \icpu|i_datapath|i_regfile|x2\(4),
	datac => \icpu|i_datapath|i_regfile|x3\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data~117_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~118_combout\);

-- Location: LCCOMB_X16_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~107_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x22\(4)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x18\(4),
	datad => \icpu|i_datapath|i_regfile|x22\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~107_combout\);

-- Location: LCCOMB_X15_Y20_N26
\icpu|i_datapath|ID_EX_rs2_data~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~108_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~107_combout\ & (((\icpu|i_datapath|i_regfile|x30\(4)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~107_combout\ & (\icpu|i_datapath|i_regfile|x26\(4) & 
-- ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~107_combout\,
	datab => \icpu|i_datapath|i_regfile|x26\(4),
	datac => \icpu|i_datapath|i_regfile|x30\(4),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~108_combout\);

-- Location: LCCOMB_X20_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~109_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x24\(4)) # ((\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x16\(4) & !\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x24\(4),
	datac => \icpu|i_datapath|i_regfile|x16\(4),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~109_combout\);

-- Location: LCCOMB_X15_Y24_N14
\icpu|i_datapath|ID_EX_rs2_data~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~110_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|ID_EX_rs2_data~109_combout\ & (\icpu|i_datapath|i_regfile|x28\(4))) # (!\icpu|i_datapath|ID_EX_rs2_data~109_combout\ & ((\icpu|i_datapath|i_regfile|x20\(4)))))) 
-- # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|ID_EX_rs2_data~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|ID_EX_rs2_data~109_combout\,
	datac => \icpu|i_datapath|i_regfile|x28\(4),
	datad => \icpu|i_datapath|i_regfile|x20\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~110_combout\);

-- Location: LCCOMB_X15_Y20_N4
\icpu|i_datapath|ID_EX_rs2_data~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~111_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|ID_EX_rs2_data~108_combout\)) # (!\icpu|i_datapath|rs2\(1) & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~108_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~110_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~111_combout\);

-- Location: LCCOMB_X17_Y22_N2
\icpu|i_datapath|ID_EX_rs2_data~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~112_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x23\(4)))) # (!\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x19\(4),
	datad => \icpu|i_datapath|i_regfile|x23\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~112_combout\);

-- Location: LCCOMB_X16_Y22_N6
\icpu|i_datapath|ID_EX_rs2_data~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~113_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~112_combout\ & ((\icpu|i_datapath|i_regfile|x31\(4)))) # (!\icpu|i_datapath|ID_EX_rs2_data~112_combout\ & (\icpu|i_datapath|i_regfile|x27\(4))))) 
-- # (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x27\(4),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x31\(4),
	datad => \icpu|i_datapath|ID_EX_rs2_data~112_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~113_combout\);

-- Location: LCCOMB_X14_Y22_N22
\icpu|i_datapath|ID_EX_rs2_data~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~105_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(4))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x17\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x17\(4),
	datad => \icpu|i_datapath|i_regfile|x25\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~105_combout\);

-- Location: LCCOMB_X15_Y22_N30
\icpu|i_datapath|ID_EX_rs2_data~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~106_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~105_combout\ & (((\icpu|i_datapath|i_regfile|x29\(4))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~105_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~105_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(4),
	datad => \icpu|i_datapath|i_regfile|x21\(4),
	combout => \icpu|i_datapath|ID_EX_rs2_data~106_combout\);

-- Location: LCCOMB_X14_Y20_N0
\icpu|i_datapath|ID_EX_rs2_data~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~114_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~111_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~113_combout\) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~111_combout\ & (((\icpu|i_datapath|rs2\(0) 
-- & \icpu|i_datapath|ID_EX_rs2_data~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~111_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~113_combout\,
	datac => \icpu|i_datapath|rs2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~106_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~114_combout\);

-- Location: LCCOMB_X14_Y20_N18
\icpu|i_datapath|ID_EX_rs2_data~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~119_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~114_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~118_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~114_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~119_combout\);

-- Location: LCCOMB_X14_Y20_N2
\icpu|i_datapath|ID_EX_rs2_data~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~122_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~119_combout\ & (\icpu|i_datapath|ID_EX_rs2_data~121_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data~119_combout\ & 
-- ((\icpu|i_datapath|ID_EX_rs2_data~104_combout\))))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~121_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~104_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~119_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~122_combout\);

-- Location: LCCOMB_X14_Y20_N28
\icpu|i_datapath|ID_EX_rs2_data~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~123_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\) # (\icpu|i_datapath|ID_EX_rs2_data~122_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & 
-- (\icpu|i_datapath|EX_MEM_aluout\(4) & (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(4),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~122_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~123_combout\);

-- Location: LCCOMB_X14_Y20_N30
\icpu|i_datapath|ID_EX_rs2_data~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~124_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~123_combout\ & ((\icpu|i_datapath|Add3~9_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~123_combout\ & 
-- (\read_data[4]~117_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \read_data[4]~117_combout\,
	datac => \icpu|i_datapath|Add3~9_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~123_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~124_combout\);

-- Location: FF_X14_Y19_N21
\icpu|i_datapath|ID_EX_rs2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[4]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~124_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(4));

-- Location: LCCOMB_X14_Y15_N18
\icpu|i_datapath|alusrc2[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[4]~6_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[4]~5_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(4) & !\icpu|i_datapath|ID_EX_alusrc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(4),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[4]~5_combout\,
	datad => \icpu|i_datapath|ID_EX_alusrc~q\,
	combout => \icpu|i_datapath|alusrc2[4]~6_combout\);

-- Location: LCCOMB_X14_Y14_N6
\icpu|i_datapath|i_alu|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~9_combout\ = (!\icpu|i_datapath|alusrc2[4]~6_combout\ & (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~49_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~9_combout\);

-- Location: LCCOMB_X17_Y14_N20
\icpu|i_datapath|i_alu|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~4_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_imm_j\(8))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_rs2_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alusrc~q\,
	datac => \icpu|i_datapath|ID_EX_imm_j\(8),
	datad => \icpu|i_datapath|ID_EX_rs2_data\(8),
	combout => \icpu|i_datapath|i_alu|Mux23~4_combout\);

-- Location: LCCOMB_X19_Y14_N28
\icpu|i_datapath|i_alu|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~5_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|i_alu|Mux23~4_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|Mux23~4_combout\) # 
-- (\icpu|i_datapath|ID_EX_rs1_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux23~4_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(8),
	combout => \icpu|i_datapath|i_alu|Mux23~5_combout\);

-- Location: LCCOMB_X16_Y14_N8
\icpu|i_datapath|i_alu|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~8_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc2[8]~18_combout\ $ (((\icpu|i_datapath|ID_EX_rs1_data\(8) & !\icpu|i_datapath|ID_EX_lui~q\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|ID_EX_rs1_data\(8) & !\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|alusrc2[8]~18_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(8),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux23~8_combout\);

-- Location: LCCOMB_X14_Y14_N0
\icpu|i_datapath|i_alu|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~6_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux23~8_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~8_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|iadder32|bit8|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~6_combout\);

-- Location: LCCOMB_X14_Y14_N2
\icpu|i_datapath|i_alu|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux23~7_combout\ = (\icpu|i_datapath|i_alu|Mux23~5_combout\ & ((\icpu|i_datapath|i_alu|Mux23~6_combout\) # ((!\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|i_alu|Mux23~5_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux23~6_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0) $ (!\icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~5_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux23~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux23~7_combout\);

-- Location: LCCOMB_X14_Y14_N8
\icpu|i_datapath|ID_EX_rs1_data[8]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux23~9_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux23~9_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux23~7_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\);

-- Location: LCCOMB_X15_Y16_N24
\icpu|i_datapath|pc~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~18_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|Add2~12_combout\ & ((!\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|jal_dest[8]~14_combout\) # 
-- (\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add2~12_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|jal_dest[8]~14_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~18_combout\);

-- Location: LCCOMB_X15_Y16_N22
\icpu|i_datapath|pc~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~19_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~18_combout\ & ((\icpu|i_datapath|branch_dest[8]~14_combout\))) # (!\icpu|i_datapath|pc~18_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[8]~3_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[8]~14_combout\,
	datad => \icpu|i_datapath|pc~18_combout\,
	combout => \icpu|i_datapath|pc~19_combout\);

-- Location: FF_X15_Y16_N23
\icpu|i_datapath|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~19_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(8));

-- Location: LCCOMB_X17_Y14_N14
\icpu|i_datapath|IF_ID_inst~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~22_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(27),
	combout => \icpu|i_datapath|IF_ID_inst~22_combout\);

-- Location: FF_X17_Y14_N15
\icpu|i_datapath|IF_ID_inst[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~22_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(27));

-- Location: FF_X23_Y12_N25
\icpu|i_datapath|ID_EX_imm_j[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(27),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(7));

-- Location: LCCOMB_X22_Y13_N14
\icpu|i_datapath|pc~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~16_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~10_combout\ & 
-- (\icpu|i_datapath|pc[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~1_combout\,
	datab => \icpu|i_datapath|Add2~10_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data[7]~2_combout\,
	combout => \icpu|i_datapath|pc~16_combout\);

-- Location: LCCOMB_X22_Y13_N28
\icpu|i_datapath|pc~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~17_combout\ = (\icpu|i_datapath|pc~16_combout\ & ((\icpu|i_datapath|branch_dest[7]~12_combout\) # ((\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc~16_combout\ & (((\icpu|i_datapath|jal_dest[7]~12_combout\ & 
-- !\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|branch_dest[7]~12_combout\,
	datab => \icpu|i_datapath|jal_dest[7]~12_combout\,
	datac => \icpu|i_datapath|pc~16_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~17_combout\);

-- Location: FF_X22_Y13_N29
\icpu|i_datapath|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~17_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(7));

-- Location: LCCOMB_X12_Y15_N28
\icpu|i_datapath|IF_ID_inst~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~13_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_datapath|IF_ID_inst~13_combout\);

-- Location: FF_X12_Y15_N29
\icpu|i_datapath|IF_ID_inst[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~13_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(3));

-- Location: LCCOMB_X12_Y15_N24
\icpu|i_controller|i_maindec|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~4_combout\ = (\icpu|i_datapath|IF_ID_inst\(2) & (!\icpu|i_datapath|IF_ID_inst\(3) & (\icpu|i_datapath|IF_ID_inst\(0) & \icpu|i_datapath|IF_ID_inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(2),
	datab => \icpu|i_datapath|IF_ID_inst\(3),
	datac => \icpu|i_datapath|IF_ID_inst\(0),
	datad => \icpu|i_datapath|IF_ID_inst\(1),
	combout => \icpu|i_controller|i_maindec|Decoder0~4_combout\);

-- Location: LCCOMB_X12_Y15_N2
\icpu|i_controller|i_maindec|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~5_combout\ = (!\icpu|i_datapath|IF_ID_inst\(6) & (\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|i_datapath|IF_ID_inst\(4) & \icpu|i_controller|i_maindec|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(6),
	datab => \icpu|i_datapath|IF_ID_inst\(5),
	datac => \icpu|i_datapath|IF_ID_inst\(4),
	datad => \icpu|i_controller|i_maindec|Decoder0~4_combout\,
	combout => \icpu|i_controller|i_maindec|Decoder0~5_combout\);

-- Location: FF_X22_Y12_N19
\icpu|i_datapath|ID_EX_lui\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_controller|i_maindec|Decoder0~5_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_lui~q\);

-- Location: LCCOMB_X19_Y14_N10
\icpu|i_datapath|i_alu|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux16~8_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|alusrc2[4]~6_combout\ & !\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|alusrc2[4]~6_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux16~8_combout\);

-- Location: LCCOMB_X19_Y14_N4
\icpu|i_datapath|i_alu|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~6_combout\ = (\icpu|i_datapath|i_alu|Mux16~8_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~27_combout\ & \icpu|i_datapath|alusrc2[3]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~27_combout\,
	datad => \icpu|i_datapath|alusrc2[3]~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~6_combout\);

-- Location: LCCOMB_X17_Y14_N2
\icpu|i_datapath|i_alu|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~2_combout\ = (\icpu|i_datapath|ID_EX_alusrc~q\ & ((\icpu|i_datapath|ID_EX_imm_j\(6)))) # (!\icpu|i_datapath|ID_EX_alusrc~q\ & (\icpu|i_datapath|ID_EX_rs2_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_rs2_data\(6),
	datac => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|ID_EX_imm_j\(6),
	combout => \icpu|i_datapath|i_alu|Mux25~2_combout\);

-- Location: LCCOMB_X19_Y14_N12
\icpu|i_datapath|i_alu|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|i_alu|Mux25~2_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|Mux25~2_combout\) # 
-- (\icpu|i_datapath|ID_EX_rs1_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux25~2_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data\(6),
	combout => \icpu|i_datapath|i_alu|Mux25~3_combout\);

-- Location: LCCOMB_X19_Y14_N20
\icpu|i_datapath|i_alu|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~7_combout\ = (\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|alusrc2[6]~14_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1)))) # (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|ID_EX_rs1_data\(6) $ 
-- (((\icpu|i_datapath|alusrc2[6]~14_combout\ & \icpu|i_datapath|ID_EX_alucont\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datab => \icpu|i_datapath|alusrc2[6]~14_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data\(6),
	combout => \icpu|i_datapath|i_alu|Mux25~7_combout\);

-- Location: LCCOMB_X19_Y14_N14
\icpu|i_datapath|i_alu|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux25~7_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit6|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux25~4_combout\);

-- Location: LCCOMB_X19_Y14_N0
\icpu|i_datapath|i_alu|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux25~5_combout\ = (\icpu|i_datapath|i_alu|Mux25~3_combout\ & ((\icpu|i_datapath|i_alu|Mux25~4_combout\) # ((\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|ID_EX_alucont\(0))))) # (!\icpu|i_datapath|i_alu|Mux25~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux25~4_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) $ (!\icpu|i_datapath|ID_EX_alucont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux25~3_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|i_alu|Mux25~4_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(0),
	combout => \icpu|i_datapath|i_alu|Mux25~5_combout\);

-- Location: LCCOMB_X19_Y14_N18
\icpu|i_datapath|ID_EX_rs1_data[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux25~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux25~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datac => \icpu|i_datapath|i_alu|Mux25~6_combout\,
	datad => \icpu|i_datapath|i_alu|Mux25~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\);

-- Location: LCCOMB_X15_Y16_N6
\icpu|i_datapath|pc~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~14_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|Add2~8_combout\ & !\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[6]~10_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[6]~10_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|Add2~8_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~14_combout\);

-- Location: LCCOMB_X15_Y16_N28
\icpu|i_datapath|pc~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~15_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~14_combout\ & ((\icpu|i_datapath|branch_dest[6]~10_combout\))) # (!\icpu|i_datapath|pc~14_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[6]~1_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[6]~10_combout\,
	datad => \icpu|i_datapath|pc~14_combout\,
	combout => \icpu|i_datapath|pc~15_combout\);

-- Location: FF_X15_Y16_N29
\icpu|i_datapath|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~15_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(6));

-- Location: LCCOMB_X17_Y14_N0
\icpu|i_datapath|IF_ID_inst~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~20_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(25),
	combout => \icpu|i_datapath|IF_ID_inst~20_combout\);

-- Location: FF_X17_Y14_N1
\icpu|i_datapath|IF_ID_inst[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~20_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(25));

-- Location: FF_X17_Y14_N7
\icpu|i_datapath|ID_EX_imm_j[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|IF_ID_inst\(25),
	sload => VCC,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_imm_j\(5));

-- Location: LCCOMB_X17_Y15_N20
\icpu|i_datapath|pc~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~12_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\) # (!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|Add2~6_combout\ & 
-- ((\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|Add2~6_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[5]~0_combout\,
	datac => \icpu|i_datapath|pc[23]~1_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~12_combout\);

-- Location: LCCOMB_X17_Y15_N10
\icpu|i_datapath|pc~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~13_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc~12_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc~12_combout\ & ((\icpu|i_datapath|branch_dest[5]~8_combout\))) # 
-- (!\icpu|i_datapath|pc~12_combout\ & (\icpu|i_datapath|jal_dest[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[5]~8_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|branch_dest[5]~8_combout\,
	datad => \icpu|i_datapath|pc~12_combout\,
	combout => \icpu|i_datapath|pc~13_combout\);

-- Location: FF_X17_Y15_N11
\icpu|i_datapath|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~13_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(5));

-- Location: LCCOMB_X14_Y18_N28
\icpu|i_datapath|IF_ID_inst~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~18_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(14),
	combout => \icpu|i_datapath|IF_ID_inst~18_combout\);

-- Location: FF_X14_Y18_N29
\icpu|i_datapath|IF_ID_inst[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~18_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(14));

-- Location: LCCOMB_X11_Y17_N28
\icpu|i_controller|i_aludec|Selector4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector4~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(4) & (\icpu|i_datapath|IF_ID_inst\(14) & (!\icpu|i_datapath|IF_ID_inst\(6) & \icpu|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(4),
	datab => \icpu|i_datapath|IF_ID_inst\(14),
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|Equal0~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector4~0_combout\);

-- Location: LCCOMB_X11_Y17_N16
\icpu|i_controller|i_aludec|Selector5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(5) & (((\icpu|i_datapath|IF_ID_inst\(12) & \icpu|i_controller|i_aludec|Selector4~3_combout\)))) # (!\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|i_datapath|IF_ID_inst\(13) $ 
-- ((!\icpu|i_datapath|IF_ID_inst\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|i_datapath|IF_ID_inst\(13),
	datac => \icpu|i_datapath|IF_ID_inst\(12),
	datad => \icpu|i_controller|i_aludec|Selector4~3_combout\,
	combout => \icpu|i_controller|i_aludec|Selector5~0_combout\);

-- Location: LCCOMB_X11_Y17_N20
\icpu|i_controller|i_aludec|Selector5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|Selector5~1_combout\ = (\icpu|i_controller|i_aludec|Selector4~0_combout\ & \icpu|i_controller|i_aludec|Selector5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_controller|i_aludec|Selector4~0_combout\,
	datad => \icpu|i_controller|i_aludec|Selector5~0_combout\,
	combout => \icpu|i_controller|i_aludec|Selector5~1_combout\);

-- Location: FF_X11_Y17_N21
\icpu|i_datapath|ID_EX_alucont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_aludec|Selector5~1_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_alucont\(0));

-- Location: LCCOMB_X17_Y12_N18
\icpu|i_datapath|i_alu|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(4)) # (\icpu|i_datapath|alusrc2[4]~11_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|ID_EX_rs1_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(4),
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[4]~11_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~2_combout\);

-- Location: LCCOMB_X17_Y12_N6
\icpu|i_datapath|i_alu|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~6_combout\ = \icpu|i_datapath|alusrc2[4]~6_combout\ $ (((\icpu|i_datapath|ID_EX_rs1_data\(4) & (\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(4),
	datab => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~6_combout\);

-- Location: LCCOMB_X17_Y12_N2
\icpu|i_datapath|i_alu|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|Mux27~6_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|iadder32|bit4|sum~combout\,
	datad => \icpu|i_datapath|i_alu|Mux27~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~3_combout\);

-- Location: LCCOMB_X17_Y12_N4
\icpu|i_datapath|i_alu|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux27~3_combout\ & ((\icpu|i_datapath|i_alu|Mux27~2_combout\) # (\icpu|i_datapath|ID_EX_alucont\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|Mux27~2_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(1) & ((!\icpu|i_datapath|i_alu|Mux27~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|Mux27~2_combout\,
	datac => \icpu|i_datapath|i_alu|Mux27~3_combout\,
	datad => \icpu|i_datapath|ID_EX_alucont\(1),
	combout => \icpu|i_datapath|i_alu|Mux27~4_combout\);

-- Location: LCCOMB_X20_Y13_N26
\icpu|i_datapath|i_alu|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux27~5_combout\ = (\icpu|i_datapath|i_alu|Mux31~7_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|i_alu|Mux31~7_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~20_combout\,
	combout => \icpu|i_datapath|i_alu|Mux27~5_combout\);

-- Location: LCCOMB_X14_Y19_N14
\icpu|i_datapath|ID_EX_rs2_data[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux27~5_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux27~4_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux27~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\);

-- Location: LCCOMB_X15_Y16_N12
\icpu|i_datapath|pc~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~10_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & (((!\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|Add2~4_combout\))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|jal_dest[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[4]~6_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|pc[23]~2_combout\,
	datad => \icpu|i_datapath|Add2~4_combout\,
	combout => \icpu|i_datapath|pc~10_combout\);

-- Location: LCCOMB_X15_Y16_N18
\icpu|i_datapath|pc~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~11_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~10_combout\ & ((\icpu|i_datapath|branch_dest[4]~6_combout\))) # (!\icpu|i_datapath|pc~10_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[4]~4_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[4]~6_combout\,
	datad => \icpu|i_datapath|pc~10_combout\,
	combout => \icpu|i_datapath|pc~11_combout\);

-- Location: FF_X15_Y16_N19
\icpu|i_datapath|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~11_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(4));

-- Location: LCCOMB_X12_Y15_N10
\icpu|i_datapath|IF_ID_inst~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~12_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|flush_flag~q\,
	datab => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(2),
	combout => \icpu|i_datapath|IF_ID_inst~12_combout\);

-- Location: FF_X12_Y15_N11
\icpu|i_datapath|IF_ID_inst[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~12_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(2));

-- Location: LCCOMB_X12_Y15_N30
\icpu|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|Equal0~0_combout\ = (!\icpu|i_datapath|IF_ID_inst\(2) & (!\icpu|i_datapath|IF_ID_inst\(3) & (\icpu|i_datapath|IF_ID_inst\(0) & \icpu|i_datapath|IF_ID_inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(2),
	datab => \icpu|i_datapath|IF_ID_inst\(3),
	datac => \icpu|i_datapath|IF_ID_inst\(0),
	datad => \icpu|i_datapath|IF_ID_inst\(1),
	combout => \icpu|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y17_N0
\icpu|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|Equal0~1_combout\ = (!\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|Equal0~0_combout\ & (!\icpu|i_datapath|IF_ID_inst\(6) & !\icpu|i_datapath|IF_ID_inst\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|Equal0~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|i_datapath|IF_ID_inst\(4),
	combout => \icpu|Equal0~1_combout\);

-- Location: FF_X11_Y17_N1
\icpu|i_datapath|ID_EX_memread\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|Equal0~1_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_memread~q\);

-- Location: LCCOMB_X12_Y17_N16
\icpu|i_datapath|ID_EX_rd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rd~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(7) & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_ID_inst\(7),
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|ID_EX_rd~0_combout\);

-- Location: FF_X12_Y17_N17
\icpu|i_datapath|ID_EX_rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rd\(0));

-- Location: LCCOMB_X14_Y17_N6
\icpu|i_datapath|fw_rs2_exe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs2_exe~0_combout\ = (\icpu|i_datapath|ID_EX_rd\(0) & (\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|rs2\(1) $ (!\icpu|i_datapath|ID_EX_rd\(1))))) # (!\icpu|i_datapath|ID_EX_rd\(0) & (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|rs2\(1) $ (!\icpu|i_datapath|ID_EX_rd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rd\(0),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rd\(1),
	combout => \icpu|i_datapath|fw_rs2_exe~0_combout\);

-- Location: LCCOMB_X15_Y17_N4
\icpu|i_datapath|fw_rs2_exe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs2_exe~1_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rd\(3) & (\icpu|i_datapath|rs2\(2) $ (!\icpu|i_datapath|ID_EX_rd\(2))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|ID_EX_rd\(3) & 
-- (\icpu|i_datapath|rs2\(2) $ (!\icpu|i_datapath|ID_EX_rd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|ID_EX_rd\(3),
	datad => \icpu|i_datapath|ID_EX_rd\(2),
	combout => \icpu|i_datapath|fw_rs2_exe~1_combout\);

-- Location: LCCOMB_X12_Y17_N2
\icpu|i_datapath|fw_rs2_exe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs2_exe~2_combout\ = (\icpu|i_datapath|fw_rs2_exe~0_combout\ & (\icpu|i_datapath|fw_rs2_exe~1_combout\ & (\icpu|i_datapath|rs2\(4) $ (!\icpu|i_datapath|ID_EX_rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs2_exe~0_combout\,
	datab => \icpu|i_datapath|rs2\(4),
	datac => \icpu|i_datapath|ID_EX_rd\(4),
	datad => \icpu|i_datapath|fw_rs2_exe~1_combout\,
	combout => \icpu|i_datapath|fw_rs2_exe~2_combout\);

-- Location: LCCOMB_X12_Y17_N28
\icpu|i_datapath|stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|stall~0_combout\ = (\icpu|i_datapath|ID_EX_memread~q\ & ((\icpu|i_datapath|fw_rs2_exe~2_combout\) # (\icpu|i_datapath|fw_rs1_exe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	datac => \icpu|i_datapath|ID_EX_memread~q\,
	datad => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	combout => \icpu|i_datapath|stall~0_combout\);

-- Location: FF_X20_Y17_N7
\icpu|i_datapath|IF_ID_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~2_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(3));

-- Location: LCCOMB_X20_Y17_N30
\icpu|i_datapath|ID_EX_pc[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[3]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|IF_ID_pc\(3),
	combout => \icpu|i_datapath|ID_EX_pc[3]~feeder_combout\);

-- Location: FF_X20_Y17_N31
\icpu|i_datapath|ID_EX_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[3]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(3));

-- Location: LCCOMB_X17_Y17_N22
\icpu|i_datapath|pc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~8_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|pc[23]~1_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\)) # (!\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|Add2~2_combout\))))) # 
-- (!\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[3]~3_combout\,
	datac => \icpu|i_datapath|Add2~2_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~8_combout\);

-- Location: LCCOMB_X17_Y17_N20
\icpu|i_datapath|pc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~9_combout\ = (\icpu|i_datapath|pc~8_combout\ & (((\icpu|i_datapath|branch_dest[3]~4_combout\) # (\icpu|i_datapath|pc[23]~2_combout\)))) # (!\icpu|i_datapath|pc~8_combout\ & (\icpu|i_datapath|jal_dest[3]~4_combout\ & 
-- ((!\icpu|i_datapath|pc[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[3]~4_combout\,
	datab => \icpu|i_datapath|branch_dest[3]~4_combout\,
	datac => \icpu|i_datapath|pc~8_combout\,
	datad => \icpu|i_datapath|pc[23]~2_combout\,
	combout => \icpu|i_datapath|pc~9_combout\);

-- Location: FF_X17_Y17_N21
\icpu|i_datapath|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~9_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(3));

-- Location: LCCOMB_X21_Y15_N18
\icpu|i_datapath|IF_ID_inst~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~6_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (\iMem|altsyncram_component|auto_generated|q_a\(15) & !\icpu|i_datapath|flush_flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(15),
	datad => \icpu|i_datapath|flush_flag~q\,
	combout => \icpu|i_datapath|IF_ID_inst~6_combout\);

-- Location: FF_X21_Y15_N19
\icpu|i_datapath|rs1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~6_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs1\(0));

-- Location: LCCOMB_X15_Y17_N14
\icpu|i_datapath|Equal7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|Equal7~0_combout\ = (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(3) & (!\icpu|i_datapath|rs1\(2) & !\icpu|i_datapath|rs1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|rs1\(2),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|Equal7~0_combout\);

-- Location: LCCOMB_X15_Y17_N16
\icpu|i_datapath|ID_EX_rs1_data[3]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ = ((\icpu|i_datapath|Equal7~0_combout\ & !\icpu|i_datapath|rs1\(4))) # (!\icpu|i_datapath|Equal5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|Equal7~0_combout\,
	datac => \icpu|i_datapath|Equal5~2_combout\,
	datad => \icpu|i_datapath|rs1\(4),
	combout => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X6_Y24_N12
\iGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~36_combout\ = (\reset_ff~q\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \iGPIO|sw0|c_state~36_combout\);

-- Location: FF_X6_Y24_N13
\iGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X6_Y24_N18
\iGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~35_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & !\iGPIO|sw0|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S0~q\,
	combout => \iGPIO|sw0|c_state~35_combout\);

-- Location: FF_X6_Y24_N19
\iGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X6_Y24_N24
\iGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~34_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S1~q\,
	combout => \iGPIO|sw0|c_state~34_combout\);

-- Location: FF_X6_Y24_N25
\iGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X6_Y24_N6
\iGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~33_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S2~q\,
	combout => \iGPIO|sw0|c_state~33_combout\);

-- Location: FF_X6_Y24_N7
\iGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X6_Y24_N4
\iGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S3~q\,
	combout => \iGPIO|sw0|c_state~32_combout\);

-- Location: FF_X6_Y24_N5
\iGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X6_Y24_N10
\iGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~31_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~31_combout\);

-- Location: FF_X6_Y24_N11
\iGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X6_Y24_N0
\iGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~30_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S5~q\,
	combout => \iGPIO|sw0|c_state~30_combout\);

-- Location: FF_X6_Y24_N1
\iGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X6_Y24_N14
\iGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~29_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S6~q\,
	combout => \iGPIO|sw0|c_state~29_combout\);

-- Location: FF_X6_Y24_N15
\iGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X6_Y24_N20
\iGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~28_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \iGPIO|sw0|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~28_combout\);

-- Location: FF_X6_Y24_N21
\iGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X6_Y24_N2
\iGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~27_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S8~q\,
	combout => \iGPIO|sw0|c_state~27_combout\);

-- Location: FF_X6_Y24_N3
\iGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X6_Y24_N16
\iGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~26_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S9~q\,
	combout => \iGPIO|sw0|c_state~26_combout\);

-- Location: FF_X6_Y24_N17
\iGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X6_Y24_N22
\iGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~25_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S10~q\,
	combout => \iGPIO|sw0|c_state~25_combout\);

-- Location: FF_X6_Y24_N23
\iGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X6_Y24_N28
\iGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~24_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \iGPIO|sw0|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~24_combout\);

-- Location: FF_X6_Y24_N29
\iGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X6_Y24_N26
\iGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~23_combout\ = (\SW[0]~input_o\ & (\reset_ff~q\ & \iGPIO|sw0|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \reset_ff~q\,
	datad => \iGPIO|sw0|c_state.S12~q\,
	combout => \iGPIO|sw0|c_state~23_combout\);

-- Location: FF_X6_Y24_N27
\iGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X6_Y24_N8
\iGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|sw0|c_state~22_combout\ = (\SW[0]~input_o\ & (\iGPIO|sw0|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \iGPIO|sw0|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \iGPIO|sw0|c_state~22_combout\);

-- Location: FF_X6_Y24_N9
\iGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N16
\iGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|SW_StatusR~0_combout\ = (!\iGPIO|DataOut[0]~0_combout\ & ((\iGPIO|sw0|c_state.S14~q\) # (\iGPIO|SW_StatusR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iGPIO|sw0|c_state.S14~q\,
	datac => \iGPIO|SW_StatusR\(0),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \iGPIO|SW_StatusR~0_combout\);

-- Location: FF_X11_Y21_N17
\iGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X12_Y21_N4
\read_data[0]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~36_combout\ = (\iDecoder|Equal3~0_combout\ & (\iMem|altsyncram_component|auto_generated|q_b\(0))) # (!\iDecoder|Equal3~0_combout\ & (((\iGPIO|SW_StatusR\(0) & \iGPIO|DataOut[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_b\(0),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \iGPIO|SW_StatusR\(0),
	datad => \iGPIO|DataOut[0]~0_combout\,
	combout => \read_data[0]~36_combout\);

-- Location: LCCOMB_X15_Y21_N18
\read_data[0]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~37_combout\ = (\iTimer|Equal2~1_combout\ & (((\iTimer|CounterR\(0))))) # (!\iTimer|Equal2~1_combout\ & (\iTimer|Equal3~0_combout\ & ((\iTimer|StatusR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|Equal3~0_combout\,
	datab => \iTimer|CounterR\(0),
	datac => \iTimer|Equal2~1_combout\,
	datad => \iTimer|StatusR\(0),
	combout => \read_data[0]~37_combout\);

-- Location: LCCOMB_X15_Y21_N12
\read_data[0]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~38_combout\ = (\iGPIO|Equal0~2_combout\ & (\iTimer|CompareR\(0))) # (!\iGPIO|Equal0~2_combout\ & ((\read_data[0]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iTimer|CompareR\(0),
	datab => \iGPIO|Equal0~2_combout\,
	datad => \read_data[0]~37_combout\,
	combout => \read_data[0]~38_combout\);

-- Location: LCCOMB_X15_Y21_N30
\read_data[0]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~39_combout\ = (\iDecoder|Equal1~6_combout\ & (((!\icpu|i_datapath|EX_MEM_memwrite~q\ & \read_data[0]~38_combout\)))) # (!\iDecoder|Equal1~6_combout\ & (\read_data[0]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal1~6_combout\,
	datab => \read_data[0]~36_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \read_data[0]~38_combout\,
	combout => \read_data[0]~39_combout\);

-- Location: LCCOMB_X15_Y13_N6
\icpu|i_datapath|ID_EX_rs1_data~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~66_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & 
-- ((\read_data[0]~39_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~38_combout\,
	datad => \read_data[0]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~66_combout\);

-- Location: LCCOMB_X15_Y13_N2
\icpu|i_datapath|pc~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~32_combout\ = (\icpu|i_datapath|ID_EX_jalr~q\ & ((\icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\))) # (!\icpu|i_datapath|ID_EX_jalr~q\ & (\icpu|i_datapath|pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_jalr~q\,
	datab => \icpu|i_datapath|pc\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\,
	combout => \icpu|i_datapath|pc~32_combout\);

-- Location: LCCOMB_X15_Y13_N0
\icpu|i_datapath|pc~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~33_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (\icpu|i_datapath|pc~32_combout\)) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|ID_EX_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|pc[23]~2_combout\,
	datab => \icpu|i_datapath|pc~32_combout\,
	datad => \icpu|i_datapath|ID_EX_pc\(0),
	combout => \icpu|i_datapath|pc~33_combout\);

-- Location: FF_X15_Y13_N1
\icpu|i_datapath|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~33_combout\,
	clrn => \reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(0));

-- Location: LCCOMB_X15_Y13_N30
\icpu|i_datapath|IF_ID_pc~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_pc~12_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \icpu|i_datapath|pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \icpu|i_datapath|flush_flag~q\,
	datad => \icpu|i_datapath|pc\(0),
	combout => \icpu|i_datapath|IF_ID_pc~12_combout\);

-- Location: FF_X15_Y13_N31
\icpu|i_datapath|IF_ID_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_pc~12_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_pc\(0));

-- Location: LCCOMB_X15_Y13_N12
\icpu|i_datapath|ID_EX_pc[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_pc[0]~feeder_combout\ = \icpu|i_datapath|IF_ID_pc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \icpu|i_datapath|IF_ID_pc\(0),
	combout => \icpu|i_datapath|ID_EX_pc[0]~feeder_combout\);

-- Location: FF_X15_Y13_N13
\icpu|i_datapath|ID_EX_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_pc[0]~feeder_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_pc\(0));

-- Location: LCCOMB_X15_Y13_N18
\icpu|i_datapath|EX_MEM_pc[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_pc[0]~feeder_combout\ = \icpu|i_datapath|ID_EX_pc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_pc\(0),
	combout => \icpu|i_datapath|EX_MEM_pc[0]~feeder_combout\);

-- Location: FF_X15_Y13_N19
\icpu|i_datapath|EX_MEM_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_pc[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_pc\(0));

-- Location: LCCOMB_X15_Y13_N26
\icpu|i_datapath|MEM_WB_pc[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|MEM_WB_pc[0]~feeder_combout\ = \icpu|i_datapath|EX_MEM_pc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|EX_MEM_pc\(0),
	combout => \icpu|i_datapath|MEM_WB_pc[0]~feeder_combout\);

-- Location: FF_X15_Y13_N27
\icpu|i_datapath|MEM_WB_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|MEM_WB_pc[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_pc\(0));

-- Location: FF_X15_Y21_N31
\icpu|i_datapath|MEM_WB_MemRdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_MemRdata\(0));

-- Location: FF_X15_Y21_N17
\icpu|i_datapath|MEM_WB_aluout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|EX_MEM_aluout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|MEM_WB_aluout\(0));

-- Location: LCCOMB_X15_Y21_N16
\icpu|i_datapath|rd_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~0_combout\ = (!\icpu|i_datapath|MEM_WB_jal~q\ & ((\icpu|i_datapath|MEM_WB_memtoreg~q\ & (\icpu|i_datapath|MEM_WB_MemRdata\(0))) # (!\icpu|i_datapath|MEM_WB_memtoreg~q\ & ((\icpu|i_datapath|MEM_WB_aluout\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_MemRdata\(0),
	datab => \icpu|i_datapath|MEM_WB_memtoreg~q\,
	datac => \icpu|i_datapath|MEM_WB_aluout\(0),
	datad => \icpu|i_datapath|MEM_WB_jal~q\,
	combout => \icpu|i_datapath|rd_data[0]~0_combout\);

-- Location: LCCOMB_X15_Y21_N8
\icpu|i_datapath|rd_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|rd_data[0]~1_combout\ = (\icpu|i_datapath|rd_data[0]~0_combout\) # ((\icpu|i_datapath|MEM_WB_jal~q\ & \icpu|i_datapath|MEM_WB_pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|MEM_WB_jal~q\,
	datac => \icpu|i_datapath|MEM_WB_pc\(0),
	datad => \icpu|i_datapath|rd_data[0]~0_combout\,
	combout => \icpu|i_datapath|rd_data[0]~1_combout\);

-- Location: FF_X14_Y22_N17
\icpu|i_datapath|i_regfile|x25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x25\(0));

-- Location: FF_X14_Y22_N27
\icpu|i_datapath|i_regfile|x17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x17\(0));

-- Location: LCCOMB_X14_Y22_N26
\icpu|i_datapath|ID_EX_rs1_data~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~48_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|i_regfile|x25\(0)) # ((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|i_regfile|x17\(0) & !\icpu|i_datapath|rs1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x25\(0),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x17\(0),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~48_combout\);

-- Location: FF_X15_Y22_N19
\icpu|i_datapath|i_regfile|x29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x29\(0));

-- Location: FF_X15_Y22_N17
\icpu|i_datapath|i_regfile|x21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x21\(0));

-- Location: LCCOMB_X15_Y22_N18
\icpu|i_datapath|ID_EX_rs1_data~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~49_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~48_combout\ & (((\icpu|i_datapath|i_regfile|x29\(0))) # (!\icpu|i_datapath|rs1\(2)))) # (!\icpu|i_datapath|ID_EX_rs1_data~48_combout\ & (\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x21\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~48_combout\,
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|i_regfile|x29\(0),
	datad => \icpu|i_datapath|i_regfile|x21\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~49_combout\);

-- Location: FF_X14_Y24_N3
\icpu|i_datapath|i_regfile|x16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x16\(0));

-- Location: FF_X15_Y24_N17
\icpu|i_datapath|i_regfile|x20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x20\(0));

-- Location: LCCOMB_X14_Y24_N2
\icpu|i_datapath|ID_EX_rs1_data~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~50_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|rs1\(3)) # ((\icpu|i_datapath|i_regfile|x20\(0))))) # (!\icpu|i_datapath|rs1\(2) & (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|i_regfile|x16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x16\(0),
	datad => \icpu|i_datapath|i_regfile|x20\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~50_combout\);

-- Location: FF_X20_Y20_N25
\icpu|i_datapath|i_regfile|x28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x28\(0));

-- Location: FF_X14_Y24_N17
\icpu|i_datapath|i_regfile|x24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x24\(0));

-- Location: LCCOMB_X20_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~51_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~50_combout\ & (((\icpu|i_datapath|i_regfile|x28\(0))) # (!\icpu|i_datapath|rs1\(3)))) # (!\icpu|i_datapath|ID_EX_rs1_data~50_combout\ & (\icpu|i_datapath|rs1\(3) & 
-- ((\icpu|i_datapath|i_regfile|x24\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~50_combout\,
	datab => \icpu|i_datapath|rs1\(3),
	datac => \icpu|i_datapath|i_regfile|x28\(0),
	datad => \icpu|i_datapath|i_regfile|x24\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~51_combout\);

-- Location: LCCOMB_X16_Y20_N12
\icpu|i_datapath|ID_EX_rs1_data~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~52_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~49_combout\) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((!\icpu|i_datapath|rs1\(1) & 
-- \icpu|i_datapath|ID_EX_rs1_data~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~49_combout\,
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~51_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~52_combout\);

-- Location: FF_X15_Y23_N17
\icpu|i_datapath|i_regfile|x23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x23\(0));

-- Location: FF_X15_Y23_N19
\icpu|i_datapath|i_regfile|x19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x19\(0));

-- Location: LCCOMB_X15_Y23_N18
\icpu|i_datapath|ID_EX_rs1_data~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~53_combout\ = (\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|rs1\(2))))) # (!\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|i_regfile|x23\(0))) # (!\icpu|i_datapath|rs1\(2) & 
-- ((\icpu|i_datapath|i_regfile|x19\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x23\(0),
	datac => \icpu|i_datapath|i_regfile|x19\(0),
	datad => \icpu|i_datapath|rs1\(2),
	combout => \icpu|i_datapath|ID_EX_rs1_data~53_combout\);

-- Location: FF_X16_Y22_N9
\icpu|i_datapath|i_regfile|x27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x27\(0));

-- Location: FF_X16_Y22_N11
\icpu|i_datapath|i_regfile|x31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x31\(0));

-- Location: LCCOMB_X16_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~54_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~53_combout\ & ((\icpu|i_datapath|i_regfile|x31\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~53_combout\ & (\icpu|i_datapath|i_regfile|x27\(0))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (\icpu|i_datapath|ID_EX_rs1_data~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|ID_EX_rs1_data~53_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(0),
	datad => \icpu|i_datapath|i_regfile|x31\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~54_combout\);

-- Location: FF_X17_Y24_N27
\icpu|i_datapath|i_regfile|x30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x30\(0));

-- Location: FF_X17_Y24_N25
\icpu|i_datapath|i_regfile|x26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x26\(0));

-- Location: FF_X16_Y24_N25
\icpu|i_datapath|i_regfile|x22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x22\(0));

-- Location: FF_X16_Y24_N11
\icpu|i_datapath|i_regfile|x18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x18\(0));

-- Location: LCCOMB_X16_Y24_N10
\icpu|i_datapath|ID_EX_rs1_data~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~46_combout\ = (\icpu|i_datapath|rs1\(2) & ((\icpu|i_datapath|i_regfile|x22\(0)) # ((\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|rs1\(2) & (((\icpu|i_datapath|i_regfile|x18\(0) & !\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(2),
	datab => \icpu|i_datapath|i_regfile|x22\(0),
	datac => \icpu|i_datapath|i_regfile|x18\(0),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|ID_EX_rs1_data~46_combout\);

-- Location: LCCOMB_X17_Y24_N24
\icpu|i_datapath|ID_EX_rs1_data~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~47_combout\ = (\icpu|i_datapath|rs1\(3) & ((\icpu|i_datapath|ID_EX_rs1_data~46_combout\ & (\icpu|i_datapath|i_regfile|x30\(0))) # (!\icpu|i_datapath|ID_EX_rs1_data~46_combout\ & ((\icpu|i_datapath|i_regfile|x26\(0)))))) # 
-- (!\icpu|i_datapath|rs1\(3) & (((\icpu|i_datapath|ID_EX_rs1_data~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(3),
	datab => \icpu|i_datapath|i_regfile|x30\(0),
	datac => \icpu|i_datapath|i_regfile|x26\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~46_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~47_combout\);

-- Location: LCCOMB_X16_Y20_N30
\icpu|i_datapath|ID_EX_rs1_data~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~55_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~52_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~54_combout\) # ((!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|ID_EX_rs1_data~52_combout\ & (((\icpu|i_datapath|rs1\(1) & 
-- \icpu|i_datapath|ID_EX_rs1_data~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~52_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~54_combout\,
	datac => \icpu|i_datapath|rs1\(1),
	datad => \icpu|i_datapath|ID_EX_rs1_data~47_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~55_combout\);

-- Location: FF_X16_Y18_N1
\icpu|i_datapath|i_regfile|x13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x13\(0));

-- Location: FF_X16_Y18_N3
\icpu|i_datapath|i_regfile|x12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x12\(0));

-- Location: LCCOMB_X16_Y18_N2
\icpu|i_datapath|ID_EX_rs1_data~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~63_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|i_regfile|x13\(0)) # ((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|i_regfile|x12\(0) & !\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x13\(0),
	datac => \icpu|i_datapath|i_regfile|x12\(0),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~63_combout\);

-- Location: FF_X16_Y20_N19
\icpu|i_datapath|i_regfile|x14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x14\(0));

-- Location: FF_X15_Y21_N9
\icpu|i_datapath|i_regfile|x15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|rd_data[0]~1_combout\,
	ena => \icpu|i_datapath|i_regfile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x15\(0));

-- Location: LCCOMB_X16_Y20_N18
\icpu|i_datapath|ID_EX_rs1_data~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~64_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~63_combout\ & (((\icpu|i_datapath|i_regfile|x15\(0))) # (!\icpu|i_datapath|rs1\(1)))) # (!\icpu|i_datapath|ID_EX_rs1_data~63_combout\ & (\icpu|i_datapath|rs1\(1) & 
-- (\icpu|i_datapath|i_regfile|x14\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~63_combout\,
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(0),
	datad => \icpu|i_datapath|i_regfile|x15\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~64_combout\);

-- Location: FF_X27_Y17_N1
\icpu|i_datapath|i_regfile|x9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x9\(0));

-- Location: FF_X16_Y20_N9
\icpu|i_datapath|i_regfile|x11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x11\(0));

-- Location: FF_X26_Y23_N25
\icpu|i_datapath|i_regfile|x10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x10\(0));

-- Location: FF_X27_Y17_N11
\icpu|i_datapath|i_regfile|x8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x8\(0));

-- Location: LCCOMB_X27_Y17_N10
\icpu|i_datapath|ID_EX_rs1_data~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~56_combout\ = (\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x10\(0))) # (!\icpu|i_datapath|rs1\(1) & 
-- ((\icpu|i_datapath|i_regfile|x8\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|i_regfile|x10\(0),
	datac => \icpu|i_datapath|i_regfile|x8\(0),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|ID_EX_rs1_data~56_combout\);

-- Location: LCCOMB_X16_Y20_N8
\icpu|i_datapath|ID_EX_rs1_data~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~57_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|ID_EX_rs1_data~56_combout\ & ((\icpu|i_datapath|i_regfile|x11\(0)))) # (!\icpu|i_datapath|ID_EX_rs1_data~56_combout\ & (\icpu|i_datapath|i_regfile|x9\(0))))) # 
-- (!\icpu|i_datapath|rs1\(0) & (((\icpu|i_datapath|ID_EX_rs1_data~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x9\(0),
	datab => \icpu|i_datapath|rs1\(0),
	datac => \icpu|i_datapath|i_regfile|x11\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~56_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~57_combout\);

-- Location: FF_X24_Y22_N19
\icpu|i_datapath|i_regfile|x7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x7\(0));

-- Location: FF_X26_Y22_N9
\icpu|i_datapath|i_regfile|x6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x6\(0));

-- Location: FF_X26_Y22_N3
\icpu|i_datapath|i_regfile|x4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x4\(0));

-- Location: FF_X24_Y22_N17
\icpu|i_datapath|i_regfile|x5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x5\(0));

-- Location: LCCOMB_X26_Y22_N2
\icpu|i_datapath|ID_EX_rs1_data~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~58_combout\ = (\icpu|i_datapath|rs1\(0) & ((\icpu|i_datapath|rs1\(1)) # ((\icpu|i_datapath|i_regfile|x5\(0))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|rs1\(1) & (\icpu|i_datapath|i_regfile|x4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x4\(0),
	datad => \icpu|i_datapath|i_regfile|x5\(0),
	combout => \icpu|i_datapath|ID_EX_rs1_data~58_combout\);

-- Location: LCCOMB_X26_Y22_N8
\icpu|i_datapath|ID_EX_rs1_data~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~59_combout\ = (\icpu|i_datapath|rs1\(1) & ((\icpu|i_datapath|ID_EX_rs1_data~58_combout\ & (\icpu|i_datapath|i_regfile|x7\(0))) # (!\icpu|i_datapath|ID_EX_rs1_data~58_combout\ & ((\icpu|i_datapath|i_regfile|x6\(0)))))) # 
-- (!\icpu|i_datapath|rs1\(1) & (((\icpu|i_datapath|ID_EX_rs1_data~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x7\(0),
	datab => \icpu|i_datapath|rs1\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data~58_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~59_combout\);

-- Location: FF_X28_Y24_N1
\icpu|i_datapath|i_regfile|x2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x2\(0));

-- Location: FF_X27_Y21_N9
\icpu|i_datapath|i_regfile|x1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x1\(0));

-- Location: LCCOMB_X27_Y21_N8
\icpu|i_datapath|ID_EX_rs1_data~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~60_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & ((\icpu|i_datapath|i_regfile|x2\(0)) # ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\ & 
-- (((\icpu|i_datapath|i_regfile|x1\(0) & !\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x2\(0),
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~26_combout\,
	datac => \icpu|i_datapath|i_regfile|x1\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~60_combout\);

-- Location: FF_X27_Y21_N19
\icpu|i_datapath|i_regfile|x3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|rd_data[0]~1_combout\,
	sload => VCC,
	ena => \icpu|i_datapath|i_regfile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|i_regfile|x3\(0));

-- Location: LCCOMB_X27_Y21_N18
\icpu|i_datapath|ID_EX_rs1_data~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~61_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~60_combout\ & (((\icpu|i_datapath|i_regfile|x3\(0)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data~60_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~59_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~59_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~60_combout\,
	datac => \icpu|i_datapath|i_regfile|x3\(0),
	datad => \icpu|i_datapath|ID_EX_rs1_data[3]~25_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~61_combout\);

-- Location: LCCOMB_X16_Y20_N24
\icpu|i_datapath|ID_EX_rs1_data~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~62_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~57_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~22_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data~57_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~61_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~62_combout\);

-- Location: LCCOMB_X16_Y20_N26
\icpu|i_datapath|ID_EX_rs1_data~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~65_combout\ = (\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~62_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~64_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~62_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~55_combout\)))) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\ & (((\icpu|i_datapath|ID_EX_rs1_data~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~55_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data~64_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~19_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~62_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~65_combout\);

-- Location: LCCOMB_X15_Y13_N8
\icpu|i_datapath|ID_EX_rs1_data~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~67_combout\ = (\icpu|i_datapath|ID_EX_rs1_data~66_combout\ & (((\icpu|i_datapath|rd_data[0]~1_combout\)) # (!\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\))) # (!\icpu|i_datapath|ID_EX_rs1_data~66_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs1_data~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~66_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data[3]~33_combout\,
	datac => \icpu|i_datapath|rd_data[0]~1_combout\,
	datad => \icpu|i_datapath|ID_EX_rs1_data~65_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~67_combout\);

-- Location: LCCOMB_X15_Y13_N20
\icpu|i_datapath|ID_EX_rs1_data~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs1_data~68_combout\ = (!\icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\ & ((\icpu|i_datapath|fw_rs1_exe~3_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\))) # (!\icpu|i_datapath|fw_rs1_exe~3_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs1_data~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data~67_combout\,
	datab => \icpu|i_datapath|fw_rs1_exe~3_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data[3]~44_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\,
	combout => \icpu|i_datapath|ID_EX_rs1_data~68_combout\);

-- Location: FF_X15_Y13_N21
\icpu|i_datapath|ID_EX_rs1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs1_data~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs1_data\(0));

-- Location: LCCOMB_X17_Y13_N22
\icpu|i_datapath|i_alu|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~5_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0) & ((!\icpu|i_datapath|alusrc2[0]~7_combout\)))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & 
-- (((\icpu|i_datapath|i_alu|ShiftLeft0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~11_combout\,
	datad => \icpu|i_datapath|alusrc2[0]~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~5_combout\);

-- Location: LCCOMB_X17_Y13_N26
\icpu|i_datapath|i_alu|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~6_combout\ = (\icpu|i_datapath|i_alu|Mux29~5_combout\ & (!\icpu|i_datapath|i_alu|ShiftLeft0~12_combout\ & \icpu|i_datapath|i_alu|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~5_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~12_combout\,
	datac => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~6_combout\);

-- Location: LCCOMB_X21_Y11_N18
\icpu|i_datapath|i_alu|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~7_combout\ = \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ $ (((\icpu|i_datapath|ID_EX_rs1_data\(2) & (!\icpu|i_datapath|ID_EX_lui~q\ & \icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs1_data\(2),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~7_combout\);

-- Location: LCCOMB_X17_Y11_N10
\icpu|i_datapath|i_alu|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux29~7_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|i_alu|Mux29~7_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(0),
	datad => \icpu|i_datapath|i_alu|iadder32|bit2|sum~combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~3_combout\);

-- Location: LCCOMB_X17_Y13_N10
\icpu|i_datapath|i_alu|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|ID_EX_rs1_data\(2)) # (\icpu|i_datapath|alusrc2[2]~1_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (\icpu|i_datapath|ID_EX_rs1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data\(2),
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|alusrc2[2]~1_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~2_combout\);

-- Location: LCCOMB_X17_Y13_N4
\icpu|i_datapath|i_alu|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux29~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux29~3_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1)) # (\icpu|i_datapath|i_alu|Mux29~2_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|Mux29~2_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|i_alu|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|Mux29~3_combout\,
	datad => \icpu|i_datapath|i_alu|Mux29~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux29~4_combout\);

-- Location: LCCOMB_X17_Y13_N16
\icpu|i_datapath|ID_EX_rs2_data[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux29~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux29~6_combout\,
	datab => \icpu|i_datapath|i_alu|Mux29~4_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\);

-- Location: LCCOMB_X15_Y16_N0
\icpu|i_datapath|pc~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~3_combout\ = (\icpu|i_datapath|pc[23]~2_combout\ & (((\icpu|i_datapath|Add2~0_combout\ & !\icpu|i_datapath|pc[23]~1_combout\)))) # (!\icpu|i_datapath|pc[23]~2_combout\ & ((\icpu|i_datapath|jal_dest[2]~2_combout\) # 
-- ((\icpu|i_datapath|pc[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|jal_dest[2]~2_combout\,
	datab => \icpu|i_datapath|pc[23]~2_combout\,
	datac => \icpu|i_datapath|Add2~0_combout\,
	datad => \icpu|i_datapath|pc[23]~1_combout\,
	combout => \icpu|i_datapath|pc~3_combout\);

-- Location: LCCOMB_X15_Y16_N8
\icpu|i_datapath|pc~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|pc~4_combout\ = (\icpu|i_datapath|pc[23]~1_combout\ & ((\icpu|i_datapath|pc~3_combout\ & ((\icpu|i_datapath|branch_dest[2]~2_combout\))) # (!\icpu|i_datapath|pc~3_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\)))) # 
-- (!\icpu|i_datapath|pc[23]~1_combout\ & (((\icpu|i_datapath|pc~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[2]~2_combout\,
	datab => \icpu|i_datapath|pc[23]~1_combout\,
	datac => \icpu|i_datapath|branch_dest[2]~2_combout\,
	datad => \icpu|i_datapath|pc~3_combout\,
	combout => \icpu|i_datapath|pc~4_combout\);

-- Location: FF_X15_Y16_N9
\icpu|i_datapath|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|pc~4_combout\,
	clrn => \reset_ff~q\,
	ena => \icpu|i_datapath|pc[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|pc\(2));

-- Location: LCCOMB_X12_Y16_N14
\icpu|i_datapath|IF_ID_inst~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~16_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(4),
	combout => \icpu|i_datapath|IF_ID_inst~16_combout\);

-- Location: FF_X12_Y16_N15
\icpu|i_datapath|IF_ID_inst[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~16_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(4));

-- Location: LCCOMB_X11_Y17_N24
\icpu|i_controller|i_aludec|alucontrol[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|alucontrol[2]~0_combout\ = (\icpu|i_datapath|IF_ID_inst\(4) & (\icpu|i_datapath|IF_ID_inst\(12) & !\icpu|i_datapath|IF_ID_inst\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(4),
	datac => \icpu|i_datapath|IF_ID_inst\(12),
	datad => \icpu|i_datapath|IF_ID_inst\(14),
	combout => \icpu|i_controller|i_aludec|alucontrol[2]~0_combout\);

-- Location: LCCOMB_X11_Y17_N22
\icpu|i_controller|i_aludec|alucontrol[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_aludec|alucontrol[2]~1_combout\ = (!\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|i_controller|i_aludec|alucontrol[2]~0_combout\ & (!\icpu|i_datapath|IF_ID_inst\(6) & \icpu|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|i_controller|i_aludec|alucontrol[2]~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|Equal0~0_combout\,
	combout => \icpu|i_controller|i_aludec|alucontrol[2]~1_combout\);

-- Location: FF_X11_Y17_N23
\icpu|i_datapath|ID_EX_alucont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_aludec|alucontrol[2]~1_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_alucont\(2));

-- Location: LCCOMB_X17_Y11_N30
\icpu|i_datapath|i_alu|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~6_combout\ = \icpu|i_datapath|alusrc2[1]~3_combout\ $ (((\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|ID_EX_rs1_data\(1) & !\icpu|i_datapath|ID_EX_lui~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_rs1_data\(1),
	datac => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux30~6_combout\);

-- Location: LCCOMB_X17_Y11_N16
\icpu|i_datapath|i_alu|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~3_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux30~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux30~6_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|i_alu|iadder32|bit1|sum~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~3_combout\);

-- Location: LCCOMB_X17_Y11_N12
\icpu|i_datapath|i_alu|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~12_combout\) # (\icpu|i_datapath|ID_EX_rs1_data\(1))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|ID_EX_rs1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|alusrc2[1]~12_combout\,
	datac => \icpu|i_datapath|ID_EX_rs1_data\(1),
	datad => \icpu|i_datapath|ID_EX_lui~q\,
	combout => \icpu|i_datapath|i_alu|Mux30~2_combout\);

-- Location: LCCOMB_X17_Y11_N18
\icpu|i_datapath|i_alu|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~4_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|i_alu|Mux30~3_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(1)) # (\icpu|i_datapath|i_alu|Mux30~2_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & 
-- ((\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|Mux30~2_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & (!\icpu|i_datapath|i_alu|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|i_alu|Mux30~3_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|i_alu|Mux30~2_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~4_combout\);

-- Location: LCCOMB_X19_Y11_N16
\icpu|i_datapath|i_alu|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux30~5_combout\ = (\icpu|i_datapath|i_alu|ShiftLeft0~119_combout\ & (\icpu|i_datapath|i_alu|Mux16~8_combout\ & (!\icpu|i_datapath|alusrc2[1]~12_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~119_combout\,
	datab => \icpu|i_datapath|i_alu|Mux16~8_combout\,
	datac => \icpu|i_datapath|alusrc2[1]~12_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~13_combout\,
	combout => \icpu|i_datapath|i_alu|Mux30~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\icpu|i_datapath|ID_EX_rs2_data[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux30~5_combout\))) # (!\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(2),
	datac => \icpu|i_datapath|i_alu|Mux30~4_combout\,
	datad => \icpu|i_datapath|i_alu|Mux30~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\);

-- Location: LCCOMB_X14_Y19_N18
\icpu|i_datapath|ID_EX_rs2_data[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[1]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[1]~1_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[1]~feeder_combout\);

-- Location: LCCOMB_X16_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~81_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x22\(1))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(1),
	datad => \icpu|i_datapath|i_regfile|x18\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~81_combout\);

-- Location: LCCOMB_X17_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~82_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~81_combout\ & (((\icpu|i_datapath|i_regfile|x30\(1))) # (!\icpu|i_datapath|rs2\(3)))) # (!\icpu|i_datapath|ID_EX_rs2_data~81_combout\ & (\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x26\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~81_combout\,
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x26\(1),
	datad => \icpu|i_datapath|i_regfile|x30\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~82_combout\);

-- Location: LCCOMB_X20_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~85_combout\ = (\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|i_regfile|x24\(1)) # (\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|i_regfile|x16\(1) & ((!\icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x16\(1),
	datac => \icpu|i_datapath|i_regfile|x24\(1),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~85_combout\);

-- Location: LCCOMB_X17_Y20_N20
\icpu|i_datapath|ID_EX_rs2_data~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~86_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~85_combout\ & ((\icpu|i_datapath|i_regfile|x28\(1)) # ((!\icpu|i_datapath|rs2\(2))))) # (!\icpu|i_datapath|ID_EX_rs2_data~85_combout\ & (((\icpu|i_datapath|i_regfile|x20\(1) & 
-- \icpu|i_datapath|rs2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~85_combout\,
	datab => \icpu|i_datapath|i_regfile|x28\(1),
	datac => \icpu|i_datapath|i_regfile|x20\(1),
	datad => \icpu|i_datapath|rs2\(2),
	combout => \icpu|i_datapath|ID_EX_rs2_data~86_combout\);

-- Location: LCCOMB_X14_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~83_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2)) # ((\icpu|i_datapath|i_regfile|x25\(1))))) # (!\icpu|i_datapath|rs2\(3) & (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|i_regfile|x17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(1),
	datad => \icpu|i_datapath|i_regfile|x17\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~83_combout\);

-- Location: LCCOMB_X15_Y22_N0
\icpu|i_datapath|ID_EX_rs2_data~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~84_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~83_combout\ & (((\icpu|i_datapath|i_regfile|x29\(1))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~83_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~83_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(1),
	datad => \icpu|i_datapath|i_regfile|x29\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~84_combout\);

-- Location: LCCOMB_X17_Y24_N28
\icpu|i_datapath|ID_EX_rs2_data~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~87_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1)) # (\icpu|i_datapath|ID_EX_rs2_data~84_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~86_combout\ & 
-- (!\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~86_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~84_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~87_combout\);

-- Location: LCCOMB_X15_Y23_N6
\icpu|i_datapath|ID_EX_rs2_data~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~88_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(1)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(1) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(1),
	datac => \icpu|i_datapath|i_regfile|x23\(1),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~88_combout\);

-- Location: LCCOMB_X16_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~89_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~88_combout\ & ((\icpu|i_datapath|i_regfile|x31\(1)))) # (!\icpu|i_datapath|ID_EX_rs2_data~88_combout\ & (\icpu|i_datapath|i_regfile|x27\(1))))) # 
-- (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~88_combout\,
	datac => \icpu|i_datapath|i_regfile|x27\(1),
	datad => \icpu|i_datapath|i_regfile|x31\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~89_combout\);

-- Location: LCCOMB_X17_Y24_N22
\icpu|i_datapath|ID_EX_rs2_data~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~90_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~87_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~89_combout\) # (!\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|ID_EX_rs2_data~87_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~82_combout\ & (\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~82_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~87_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~89_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~90_combout\);

-- Location: LCCOMB_X24_Y22_N24
\icpu|i_datapath|ID_EX_rs2_data~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~98_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1)) # (\icpu|i_datapath|i_regfile|x13\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x12\(1) & (!\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x12\(1),
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|i_regfile|x13\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~98_combout\);

-- Location: LCCOMB_X27_Y18_N0
\icpu|i_datapath|ID_EX_rs2_data~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~99_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~98_combout\ & (\icpu|i_datapath|i_regfile|x15\(1))) # (!\icpu|i_datapath|ID_EX_rs2_data~98_combout\ & ((\icpu|i_datapath|i_regfile|x14\(1)))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x15\(1),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x14\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~98_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~99_combout\);

-- Location: LCCOMB_X26_Y17_N8
\icpu|i_datapath|ID_EX_rs2_data~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~91_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x10\(1)))) # (!\icpu|i_datapath|rs2\(1) & 
-- (\icpu|i_datapath|i_regfile|x8\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x10\(1),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~91_combout\);

-- Location: LCCOMB_X27_Y17_N16
\icpu|i_datapath|ID_EX_rs2_data~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~92_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|ID_EX_rs2_data~91_combout\ & (\icpu|i_datapath|i_regfile|x11\(1))) # (!\icpu|i_datapath|ID_EX_rs2_data~91_combout\ & ((\icpu|i_datapath|i_regfile|x9\(1)))))) # 
-- (!\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|ID_EX_rs2_data~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x11\(1),
	datab => \icpu|i_datapath|rs2\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~91_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~92_combout\);

-- Location: LCCOMB_X24_Y22_N12
\icpu|i_datapath|ID_EX_rs2_data~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~93_combout\ = (\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|rs2\(1)) # ((\icpu|i_datapath|i_regfile|x5\(1))))) # (!\icpu|i_datapath|rs2\(0) & (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|i_regfile|x4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x5\(1),
	datad => \icpu|i_datapath|i_regfile|x4\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~93_combout\);

-- Location: LCCOMB_X28_Y23_N8
\icpu|i_datapath|ID_EX_rs2_data~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~94_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~93_combout\ & (\icpu|i_datapath|i_regfile|x7\(1))) # (!\icpu|i_datapath|ID_EX_rs2_data~93_combout\ & ((\icpu|i_datapath|i_regfile|x6\(1)))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x7\(1),
	datac => \icpu|i_datapath|i_regfile|x6\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~93_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~94_combout\);

-- Location: LCCOMB_X28_Y24_N26
\icpu|i_datapath|ID_EX_rs2_data~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~95_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (((\icpu|i_datapath|i_regfile|x2\(1)) # (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- (\icpu|i_datapath|i_regfile|x1\(1) & ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x1\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	datac => \icpu|i_datapath|i_regfile|x2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~95_combout\);

-- Location: LCCOMB_X28_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~96_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~95_combout\ & ((\icpu|i_datapath|i_regfile|x3\(1)) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~95_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data~94_combout\ & \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x3\(1),
	datab => \icpu|i_datapath|ID_EX_rs2_data~94_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~95_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~96_combout\);

-- Location: LCCOMB_X28_Y24_N6
\icpu|i_datapath|ID_EX_rs2_data~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~97_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~92_combout\)) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~92_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~96_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~97_combout\);

-- Location: LCCOMB_X28_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~100_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~97_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~99_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~97_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~90_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~90_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~99_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~97_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~100_combout\);

-- Location: LCCOMB_X16_Y17_N18
\icpu|i_datapath|ID_EX_rs2_data~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~101_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\read_data[1]~47_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & \icpu|i_datapath|EX_MEM_aluout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \read_data[1]~47_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~101_combout\);

-- Location: LCCOMB_X16_Y17_N12
\icpu|i_datapath|ID_EX_rs2_data~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~102_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~101_combout\ & (((\icpu|i_datapath|rd_data[1]~3_combout\) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~101_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~100_combout\ & (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~100_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~101_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|rd_data[1]~3_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~102_combout\);

-- Location: FF_X14_Y19_N19
\icpu|i_datapath|ID_EX_rs2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[1]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~102_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(1));

-- Location: LCCOMB_X22_Y12_N16
\icpu|i_datapath|alusrc2[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[1]~3_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|alusrc2[1]~2_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data\(1) & !\icpu|i_datapath|ID_EX_alusrc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data\(1),
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_alusrc~q\,
	datad => \icpu|i_datapath|alusrc2[1]~2_combout\,
	combout => \icpu|i_datapath|alusrc2[1]~3_combout\);

-- Location: LCCOMB_X15_Y12_N24
\icpu|i_datapath|i_alu|ShiftLeft0~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\ = (\icpu|i_datapath|alusrc2[1]~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~50_combout\))) # (!\icpu|i_datapath|alusrc2[1]~3_combout\ & (\icpu|i_datapath|i_alu|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[1]~3_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~58_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~50_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X20_Y12_N14
\icpu|i_datapath|i_alu|ShiftLeft0~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~39_combout\))) # (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~86_combout\,
	datab => \icpu|i_datapath|i_alu|ShiftLeft0~39_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X24_Y13_N28
\icpu|i_datapath|i_alu|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|alusrc1~23_combout\ $ (((\icpu|i_datapath|ID_EX_alucont\(0) & \icpu|i_datapath|alusrc2[23]~37_combout\))))) # (!\icpu|i_datapath|ID_EX_alucont\(1) & 
-- (((\icpu|i_datapath|alusrc2[23]~37_combout\ & \icpu|i_datapath|alusrc1~23_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|alusrc2[23]~37_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc1~23_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\icpu|i_datapath|i_alu|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~1_combout\ = (\icpu|i_datapath|alusrc2[23]~36_combout\) # ((\icpu|i_datapath|i_alu|Mux8~0_combout\) # ((\icpu|i_datapath|ID_EX_imm_j\(3) & \icpu|i_datapath|ID_EX_lui~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_imm_j\(3),
	datab => \icpu|i_datapath|alusrc2[23]~36_combout\,
	datac => \icpu|i_datapath|ID_EX_lui~q\,
	datad => \icpu|i_datapath|i_alu|Mux8~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~1_combout\);

-- Location: LCCOMB_X24_Y13_N8
\icpu|i_datapath|i_alu|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|alusrc2[23]~37_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) $ (\icpu|i_datapath|alusrc1~23_combout\))) # (!\icpu|i_datapath|alusrc2[23]~37_combout\ & 
-- (\icpu|i_datapath|ID_EX_alucont\(1) & \icpu|i_datapath|alusrc1~23_combout\)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (((\icpu|i_datapath|ID_EX_alucont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(0),
	datab => \icpu|i_datapath|alusrc2[23]~37_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc1~23_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~2_combout\);

-- Location: LCCOMB_X24_Y13_N26
\icpu|i_datapath|i_alu|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~3_combout\ = (\icpu|i_datapath|i_alu|Mux8~1_combout\ & ((\icpu|i_datapath|i_alu|Mux8~2_combout\) # ((\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ & \icpu|i_datapath|i_alu|Mux8~0_combout\)))) # 
-- (!\icpu|i_datapath|i_alu|Mux8~1_combout\ & (\icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\ & ((\icpu|i_datapath|i_alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux8~1_combout\,
	datab => \icpu|i_datapath|i_alu|iadder32|bit23|sum~combout\,
	datac => \icpu|i_datapath|i_alu|Mux8~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~3_combout\);

-- Location: LCCOMB_X24_Y13_N10
\icpu|i_datapath|i_alu|ShiftLeft0~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\ = (!\icpu|i_datapath|ID_EX_lui~q\ & (\icpu|i_datapath|alusrc2[3]~10_combout\ & \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~30_combout\,
	combout => \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X24_Y13_N4
\icpu|i_datapath|i_alu|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~4_combout\ = (\icpu|i_datapath|i_alu|Mux10~10_combout\ & ((\icpu|i_datapath|i_alu|Mux10~3_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~110_combout\))) # (!\icpu|i_datapath|i_alu|Mux10~3_combout\ & 
-- (\icpu|i_datapath|i_alu|Mux8~3_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~10_combout\ & (((!\icpu|i_datapath|i_alu|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux10~10_combout\,
	datab => \icpu|i_datapath|i_alu|Mux8~3_combout\,
	datac => \icpu|i_datapath|i_alu|Mux10~3_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~110_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~4_combout\);

-- Location: LCCOMB_X23_Y15_N26
\icpu|i_datapath|i_alu|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux8~5_combout\ = (\icpu|i_datapath|i_alu|Mux10~2_combout\ & ((\icpu|i_datapath|i_alu|Mux8~4_combout\ & ((\icpu|i_datapath|i_alu|ShiftLeft0~83_combout\))) # (!\icpu|i_datapath|i_alu|Mux8~4_combout\ & 
-- (\icpu|i_datapath|i_alu|ShiftLeft0~109_combout\)))) # (!\icpu|i_datapath|i_alu|Mux10~2_combout\ & (((\icpu|i_datapath|i_alu|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|ShiftLeft0~109_combout\,
	datab => \icpu|i_datapath|i_alu|Mux10~2_combout\,
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~83_combout\,
	datad => \icpu|i_datapath|i_alu|Mux8~4_combout\,
	combout => \icpu|i_datapath|i_alu|Mux8~5_combout\);

-- Location: FF_X23_Y15_N27
\icpu|i_datapath|EX_MEM_aluout[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|i_alu|Mux8~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_aluout\(23));

-- Location: LCCOMB_X23_Y18_N14
\iDecoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~2_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(23) & (!\icpu|i_datapath|EX_MEM_aluout\(21) & (!\icpu|i_datapath|EX_MEM_aluout\(22) & !\icpu|i_datapath|EX_MEM_aluout\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(23),
	datab => \icpu|i_datapath|EX_MEM_aluout\(21),
	datac => \icpu|i_datapath|EX_MEM_aluout\(22),
	datad => \icpu|i_datapath|EX_MEM_aluout\(24),
	combout => \iDecoder|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y18_N20
\iDecoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~3_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(25) & (!\icpu|i_datapath|EX_MEM_aluout\(27) & (!\icpu|i_datapath|EX_MEM_aluout\(28) & !\icpu|i_datapath|EX_MEM_aluout\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(25),
	datab => \icpu|i_datapath|EX_MEM_aluout\(27),
	datac => \icpu|i_datapath|EX_MEM_aluout\(28),
	datad => \icpu|i_datapath|EX_MEM_aluout\(26),
	combout => \iDecoder|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y18_N26
\iDecoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~1_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(18) & (!\icpu|i_datapath|EX_MEM_aluout\(17) & (!\icpu|i_datapath|EX_MEM_aluout\(19) & !\icpu|i_datapath|EX_MEM_aluout\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(18),
	datab => \icpu|i_datapath|EX_MEM_aluout\(17),
	datac => \icpu|i_datapath|EX_MEM_aluout\(19),
	datad => \icpu|i_datapath|EX_MEM_aluout\(20),
	combout => \iDecoder|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y18_N16
\iDecoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~0_combout\ = (!\icpu|i_datapath|EX_MEM_aluout\(16) & (!\icpu|i_datapath|EX_MEM_aluout\(15) & (!\icpu|i_datapath|EX_MEM_aluout\(14) & !\icpu|i_datapath|EX_MEM_aluout\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(16),
	datab => \icpu|i_datapath|EX_MEM_aluout\(15),
	datac => \icpu|i_datapath|EX_MEM_aluout\(14),
	datad => \icpu|i_datapath|EX_MEM_aluout\(13),
	combout => \iDecoder|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\iDecoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~4_combout\ = (\iDecoder|Equal0~2_combout\ & (\iDecoder|Equal0~3_combout\ & (\iDecoder|Equal0~1_combout\ & \iDecoder|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal0~2_combout\,
	datab => \iDecoder|Equal0~3_combout\,
	datac => \iDecoder|Equal0~1_combout\,
	datad => \iDecoder|Equal0~0_combout\,
	combout => \iDecoder|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y21_N6
\iDecoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iDecoder|Equal0~5_combout\ = (\iDecoder|Equal0~4_combout\ & (!\icpu|i_datapath|EX_MEM_aluout\(30) & (!\icpu|i_datapath|EX_MEM_aluout\(31) & !\icpu|i_datapath|EX_MEM_aluout\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iDecoder|Equal0~4_combout\,
	datab => \icpu|i_datapath|EX_MEM_aluout\(30),
	datac => \icpu|i_datapath|EX_MEM_aluout\(31),
	datad => \icpu|i_datapath|EX_MEM_aluout\(29),
	combout => \iDecoder|Equal0~5_combout\);

-- Location: LCCOMB_X12_Y16_N10
\icpu|i_datapath|IF_ID_inst~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~14_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(5),
	combout => \icpu|i_datapath|IF_ID_inst~14_combout\);

-- Location: FF_X12_Y16_N11
\icpu|i_datapath|IF_ID_inst[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~14_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(5));

-- Location: LCCOMB_X11_Y17_N8
\icpu|i_controller|i_maindec|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|Decoder0~3_combout\ = (\icpu|i_datapath|IF_ID_inst\(5) & (\icpu|Equal0~0_combout\ & (!\icpu|i_datapath|IF_ID_inst\(6) & !\icpu|i_datapath|IF_ID_inst\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(5),
	datab => \icpu|Equal0~0_combout\,
	datac => \icpu|i_datapath|IF_ID_inst\(6),
	datad => \icpu|i_datapath|IF_ID_inst\(4),
	combout => \icpu|i_controller|i_maindec|Decoder0~3_combout\);

-- Location: FF_X11_Y17_N9
\icpu|i_datapath|ID_EX_memwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_controller|i_maindec|Decoder0~3_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_memwrite~q\);

-- Location: FF_X12_Y21_N9
\icpu|i_datapath|EX_MEM_memwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_datapath|ID_EX_memwrite~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_memwrite~q\);

-- Location: LCCOMB_X12_Y15_N12
\icpu|i_datapath|IF_flush~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_flush~0_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(0) & (!\icpu|i_datapath|flush_flag~q\ & ((\iMem|altsyncram_component|auto_generated|q_a\(2)) # (!\iMem|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(0),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(2),
	datac => \icpu|i_datapath|flush_flag~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(3),
	combout => \icpu|i_datapath|IF_flush~0_combout\);

-- Location: LCCOMB_X12_Y16_N26
\icpu|i_datapath|IF_flush~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_flush~1_combout\ = (\iMem|altsyncram_component|auto_generated|q_a\(5) & (!\iMem|altsyncram_component|auto_generated|q_a\(4) & (\iMem|altsyncram_component|auto_generated|q_a\(1) & \iMem|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iMem|altsyncram_component|auto_generated|q_a\(5),
	datab => \iMem|altsyncram_component|auto_generated|q_a\(4),
	datac => \iMem|altsyncram_component|auto_generated|q_a\(1),
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_datapath|IF_flush~1_combout\);

-- Location: LCCOMB_X12_Y16_N8
\icpu|i_datapath|IF_flush~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_flush~2_combout\ = (\icpu|i_datapath|IF_flush~0_combout\ & \icpu|i_datapath|IF_flush~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~0_combout\,
	datac => \icpu|i_datapath|IF_flush~1_combout\,
	combout => \icpu|i_datapath|IF_flush~2_combout\);

-- Location: FF_X12_Y16_N9
\icpu|i_datapath|IF_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_flush~2_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_flush~q\);

-- Location: LCCOMB_X14_Y18_N18
\icpu|i_datapath|IF_ID_inst~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~9_combout\ = (!\icpu|i_datapath|IF_flush~q\ & (!\icpu|i_datapath|flush_flag~q\ & \iMem|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_flush~q\,
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \iMem|altsyncram_component|auto_generated|q_a\(19),
	combout => \icpu|i_datapath|IF_ID_inst~9_combout\);

-- Location: FF_X14_Y18_N19
\icpu|i_datapath|rs1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~9_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|rs1\(4));

-- Location: LCCOMB_X15_Y17_N8
\icpu|i_datapath|fw_rs1_exe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs1_exe~1_combout\ = (\icpu|i_datapath|ID_EX_rd\(2) & (\icpu|i_datapath|rs1\(2) & (\icpu|i_datapath|ID_EX_rd\(3) $ (!\icpu|i_datapath|rs1\(3))))) # (!\icpu|i_datapath|ID_EX_rd\(2) & (!\icpu|i_datapath|rs1\(2) & 
-- (\icpu|i_datapath|ID_EX_rd\(3) $ (!\icpu|i_datapath|rs1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rd\(2),
	datab => \icpu|i_datapath|rs1\(2),
	datac => \icpu|i_datapath|ID_EX_rd\(3),
	datad => \icpu|i_datapath|rs1\(3),
	combout => \icpu|i_datapath|fw_rs1_exe~1_combout\);

-- Location: LCCOMB_X14_Y17_N2
\icpu|i_datapath|fw_rs1_exe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs1_exe~0_combout\ = (\icpu|i_datapath|rs1\(0) & (\icpu|i_datapath|ID_EX_rd\(0) & (\icpu|i_datapath|ID_EX_rd\(1) $ (!\icpu|i_datapath|rs1\(1))))) # (!\icpu|i_datapath|rs1\(0) & (!\icpu|i_datapath|ID_EX_rd\(0) & 
-- (\icpu|i_datapath|ID_EX_rd\(1) $ (!\icpu|i_datapath|rs1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(0),
	datab => \icpu|i_datapath|ID_EX_rd\(1),
	datac => \icpu|i_datapath|ID_EX_rd\(0),
	datad => \icpu|i_datapath|rs1\(1),
	combout => \icpu|i_datapath|fw_rs1_exe~0_combout\);

-- Location: LCCOMB_X15_Y17_N10
\icpu|i_datapath|fw_rs1_exe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|fw_rs1_exe~2_combout\ = (\icpu|i_datapath|fw_rs1_exe~1_combout\ & (\icpu|i_datapath|fw_rs1_exe~0_combout\ & (\icpu|i_datapath|rs1\(4) $ (!\icpu|i_datapath|ID_EX_rd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs1\(4),
	datab => \icpu|i_datapath|ID_EX_rd\(4),
	datac => \icpu|i_datapath|fw_rs1_exe~1_combout\,
	datad => \icpu|i_datapath|fw_rs1_exe~0_combout\,
	combout => \icpu|i_datapath|fw_rs1_exe~2_combout\);

-- Location: LCCOMB_X12_Y17_N8
\icpu|i_datapath|flush_flag~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|flush_flag~0_combout\ = (\icpu|i_datapath|IF_flush~q\ & (((!\icpu|i_datapath|fw_rs1_exe~2_combout\ & !\icpu|i_datapath|fw_rs2_exe~2_combout\)) # (!\icpu|i_datapath|ID_EX_memread~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|fw_rs1_exe~2_combout\,
	datab => \icpu|i_datapath|ID_EX_memread~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \icpu|i_datapath|fw_rs2_exe~2_combout\,
	combout => \icpu|i_datapath|flush_flag~0_combout\);

-- Location: FF_X12_Y17_N9
\icpu|i_datapath|flush_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|flush_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|flush_flag~q\);

-- Location: LCCOMB_X12_Y16_N4
\icpu|i_datapath|IF_ID_inst~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|IF_ID_inst~15_combout\ = (!\icpu|i_datapath|flush_flag~q\ & (!\icpu|i_datapath|IF_flush~q\ & \iMem|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|flush_flag~q\,
	datac => \icpu|i_datapath|IF_flush~q\,
	datad => \iMem|altsyncram_component|auto_generated|q_a\(6),
	combout => \icpu|i_datapath|IF_ID_inst~15_combout\);

-- Location: FF_X12_Y16_N5
\icpu|i_datapath|IF_ID_inst[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|IF_ID_inst~15_combout\,
	ena => \icpu|i_datapath|ALT_INV_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|IF_ID_inst\(6));

-- Location: LCCOMB_X12_Y15_N26
\icpu|i_controller|i_maindec|WideOr1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~2_combout\ = (\icpu|i_datapath|IF_ID_inst\(6) & (((\icpu|i_datapath|IF_ID_inst\(4)) # (!\icpu|i_datapath|IF_ID_inst\(2))) # (!\icpu|i_datapath|IF_ID_inst\(5)))) # (!\icpu|i_datapath|IF_ID_inst\(6) & 
-- (\icpu|i_datapath|IF_ID_inst\(2) $ (((\icpu|i_datapath|IF_ID_inst\(5) & \icpu|i_datapath|IF_ID_inst\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|IF_ID_inst\(6),
	datab => \icpu|i_datapath|IF_ID_inst\(5),
	datac => \icpu|i_datapath|IF_ID_inst\(4),
	datad => \icpu|i_datapath|IF_ID_inst\(2),
	combout => \icpu|i_controller|i_maindec|WideOr1~2_combout\);

-- Location: LCCOMB_X12_Y15_N20
\icpu|i_controller|i_maindec|WideOr1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_controller|i_maindec|WideOr1~3_combout\ = (\icpu|i_controller|i_maindec|WideOr1~0_combout\ & ((\icpu|i_controller|i_maindec|WideOr1~1_combout\) # ((!\icpu|i_controller|i_maindec|WideOr1~2_combout\ & !\icpu|i_datapath|IF_ID_inst\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_controller|i_maindec|WideOr1~2_combout\,
	datab => \icpu|i_datapath|IF_ID_inst\(3),
	datac => \icpu|i_controller|i_maindec|WideOr1~1_combout\,
	datad => \icpu|i_controller|i_maindec|WideOr1~0_combout\,
	combout => \icpu|i_controller|i_maindec|WideOr1~3_combout\);

-- Location: FF_X22_Y12_N17
\icpu|i_datapath|ID_EX_alusrc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \icpu|i_controller|i_maindec|WideOr1~3_combout\,
	sclr => \icpu|i_datapath|stall~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_alusrc~q\);

-- Location: LCCOMB_X21_Y12_N0
\icpu|i_datapath|alusrc2[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|alusrc2[3]~10_combout\ = (\icpu|i_datapath|ID_EX_lui~q\) # ((!\icpu|i_datapath|alusrc2[3]~8_combout\ & ((\icpu|i_datapath|ID_EX_alusrc~q\) # (!\icpu|i_datapath|ID_EX_rs2_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alusrc~q\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|ID_EX_rs2_data\(3),
	datad => \icpu|i_datapath|alusrc2[3]~8_combout\,
	combout => \icpu|i_datapath|alusrc2[3]~10_combout\);

-- Location: LCCOMB_X16_Y13_N26
\icpu|i_datapath|i_alu|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~7_combout\ = (\icpu|i_datapath|alusrc2[3]~10_combout\ & (!\icpu|i_datapath|ID_EX_alucont\(0) & (!\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|alusrc2[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|alusrc2[3]~10_combout\,
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_alucont\(1),
	datad => \icpu|i_datapath|alusrc2[4]~6_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~7_combout\);

-- Location: LCCOMB_X15_Y13_N22
\icpu|i_datapath|i_alu|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~6_combout\ = (\icpu|i_datapath|i_alu|Mux31~7_combout\ & (\icpu|i_datapath|ID_EX_rs1_data\(0) & (!\icpu|i_datapath|i_alu|ShiftLeft0~10_combout\ & !\icpu|i_datapath|i_alu|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~7_combout\,
	datab => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datac => \icpu|i_datapath|i_alu|ShiftLeft0~10_combout\,
	datad => \icpu|i_datapath|i_alu|ShiftLeft0~19_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~6_combout\);

-- Location: LCCOMB_X17_Y13_N28
\icpu|i_datapath|i_alu|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~4_combout\ = (\icpu|i_datapath|alusrc2[0]~7_combout\ & ((\icpu|i_datapath|ID_EX_alucont\(0) & ((\icpu|i_datapath|ID_EX_rs1_data\(0)))) # (!\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|ID_EX_alucont\(1))))) # 
-- (!\icpu|i_datapath|alusrc2[0]~7_combout\ & (\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|ID_EX_rs1_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datad => \icpu|i_datapath|alusrc2[0]~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~4_combout\);

-- Location: LCCOMB_X17_Y13_N8
\icpu|i_datapath|i_alu|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~2_combout\ = (\icpu|i_datapath|ID_EX_alucont\(1) & (\icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(1) & ((\icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datac => \icpu|i_datapath|i_alu|iadder32|bit0|cout~0_combout\,
	datad => \icpu|i_datapath|i_alu|iadder32|bit0|sum~0_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~2_combout\);

-- Location: LCCOMB_X17_Y13_N2
\icpu|i_datapath|i_alu|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~3_combout\ = (\icpu|i_datapath|alusrc2[0]~7_combout\ & (\icpu|i_datapath|ID_EX_alucont\(0) & (\icpu|i_datapath|ID_EX_alucont\(1) $ (!\icpu|i_datapath|ID_EX_rs1_data\(0))))) # (!\icpu|i_datapath|alusrc2[0]~7_combout\ & 
-- (\icpu|i_datapath|ID_EX_alucont\(0) $ (((\icpu|i_datapath|ID_EX_alucont\(1) & !\icpu|i_datapath|ID_EX_rs1_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_alucont\(1),
	datab => \icpu|i_datapath|ID_EX_alucont\(0),
	datac => \icpu|i_datapath|ID_EX_rs1_data\(0),
	datad => \icpu|i_datapath|alusrc2[0]~7_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~3_combout\);

-- Location: LCCOMB_X17_Y13_N14
\icpu|i_datapath|i_alu|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|i_alu|Mux31~5_combout\ = (\icpu|i_datapath|i_alu|Mux31~4_combout\ & (\icpu|i_datapath|ID_EX_lui~q\ $ (((!\icpu|i_datapath|i_alu|Mux31~3_combout\) # (!\icpu|i_datapath|i_alu|Mux31~2_combout\))))) # (!\icpu|i_datapath|i_alu|Mux31~4_combout\ 
-- & (((\icpu|i_datapath|i_alu|Mux31~2_combout\ & !\icpu|i_datapath|i_alu|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~4_combout\,
	datab => \icpu|i_datapath|ID_EX_lui~q\,
	datac => \icpu|i_datapath|i_alu|Mux31~2_combout\,
	datad => \icpu|i_datapath|i_alu|Mux31~3_combout\,
	combout => \icpu|i_datapath|i_alu|Mux31~5_combout\);

-- Location: LCCOMB_X15_Y13_N10
\icpu|i_datapath|ID_EX_rs2_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\ = (\icpu|i_datapath|ID_EX_alucont\(2) & (\icpu|i_datapath|i_alu|Mux31~6_combout\)) # (!\icpu|i_datapath|ID_EX_alucont\(2) & ((\icpu|i_datapath|i_alu|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_alu|Mux31~6_combout\,
	datac => \icpu|i_datapath|ID_EX_alucont\(2),
	datad => \icpu|i_datapath|i_alu|Mux31~5_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\);

-- Location: LCCOMB_X15_Y13_N16
\icpu|i_datapath|ID_EX_rs2_data[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data[0]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data[0]~0_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data[0]~feeder_combout\);

-- Location: LCCOMB_X26_Y23_N24
\icpu|i_datapath|ID_EX_rs2_data~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~34_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|i_regfile|x10\(0)) # (\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & (\icpu|i_datapath|i_regfile|x8\(0) & ((!\icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x8\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x10\(0),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~34_combout\);

-- Location: LCCOMB_X27_Y17_N0
\icpu|i_datapath|ID_EX_rs2_data~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~35_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~34_combout\ & ((\icpu|i_datapath|i_regfile|x11\(0)) # ((!\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|ID_EX_rs2_data~34_combout\ & (((\icpu|i_datapath|i_regfile|x9\(0) & 
-- \icpu|i_datapath|rs2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~34_combout\,
	datab => \icpu|i_datapath|i_regfile|x11\(0),
	datac => \icpu|i_datapath|i_regfile|x9\(0),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~35_combout\);

-- Location: LCCOMB_X24_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~37_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|i_regfile|x5\(0)) # (\icpu|i_datapath|rs2\(1))))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|i_regfile|x4\(0) & ((!\icpu|i_datapath|rs2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|i_regfile|x4\(0),
	datac => \icpu|i_datapath|i_regfile|x5\(0),
	datad => \icpu|i_datapath|rs2\(1),
	combout => \icpu|i_datapath|ID_EX_rs2_data~37_combout\);

-- Location: LCCOMB_X24_Y22_N18
\icpu|i_datapath|ID_EX_rs2_data~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~38_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~37_combout\ & ((\icpu|i_datapath|i_regfile|x7\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~37_combout\ & (\icpu|i_datapath|i_regfile|x6\(0))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x6\(0),
	datab => \icpu|i_datapath|rs2\(1),
	datac => \icpu|i_datapath|i_regfile|x7\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~37_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~38_combout\);

-- Location: LCCOMB_X28_Y24_N0
\icpu|i_datapath|ID_EX_rs2_data~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~41_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & 
-- ((\icpu|i_datapath|i_regfile|x2\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\ & (\icpu|i_datapath|i_regfile|x1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datab => \icpu|i_datapath|i_regfile|x1\(0),
	datac => \icpu|i_datapath|i_regfile|x2\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data[5]~40_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~41_combout\);

-- Location: LCCOMB_X27_Y21_N28
\icpu|i_datapath|ID_EX_rs2_data~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~42_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~41_combout\ & ((\icpu|i_datapath|i_regfile|x3\(0)))) # (!\icpu|i_datapath|ID_EX_rs2_data~41_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~38_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~38_combout\,
	datab => \icpu|i_datapath|i_regfile|x3\(0),
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~39_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~41_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~42_combout\);

-- Location: LCCOMB_X27_Y21_N14
\icpu|i_datapath|ID_EX_rs2_data~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~43_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data~35_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\ & 
-- (!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~36_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data~35_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~42_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~43_combout\);

-- Location: LCCOMB_X16_Y18_N0
\icpu|i_datapath|ID_EX_rs2_data~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~44_combout\ = (\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|rs2\(0))))) # (!\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|rs2\(0) & ((\icpu|i_datapath|i_regfile|x13\(0)))) # (!\icpu|i_datapath|rs2\(0) & 
-- (\icpu|i_datapath|i_regfile|x12\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x12\(0),
	datac => \icpu|i_datapath|i_regfile|x13\(0),
	datad => \icpu|i_datapath|rs2\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~44_combout\);

-- Location: LCCOMB_X16_Y18_N4
\icpu|i_datapath|ID_EX_rs2_data~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~45_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~44_combout\ & (\icpu|i_datapath|i_regfile|x15\(0))) # (!\icpu|i_datapath|ID_EX_rs2_data~44_combout\ & ((\icpu|i_datapath|i_regfile|x14\(0)))))) # 
-- (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(1),
	datab => \icpu|i_datapath|i_regfile|x15\(0),
	datac => \icpu|i_datapath|i_regfile|x14\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~44_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~45_combout\);

-- Location: LCCOMB_X16_Y24_N24
\icpu|i_datapath|ID_EX_rs2_data~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~23_combout\ = (\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|rs2\(2))) # (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x22\(0))) # (!\icpu|i_datapath|rs2\(2) & 
-- ((\icpu|i_datapath|i_regfile|x18\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x22\(0),
	datad => \icpu|i_datapath|i_regfile|x18\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~23_combout\);

-- Location: LCCOMB_X17_Y24_N26
\icpu|i_datapath|ID_EX_rs2_data~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~24_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~23_combout\ & (\icpu|i_datapath|i_regfile|x30\(0))) # (!\icpu|i_datapath|ID_EX_rs2_data~23_combout\ & ((\icpu|i_datapath|i_regfile|x26\(0)))))) # 
-- (!\icpu|i_datapath|rs2\(3) & (\icpu|i_datapath|ID_EX_rs2_data~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|ID_EX_rs2_data~23_combout\,
	datac => \icpu|i_datapath|i_regfile|x30\(0),
	datad => \icpu|i_datapath|i_regfile|x26\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~24_combout\);

-- Location: LCCOMB_X15_Y23_N16
\icpu|i_datapath|ID_EX_rs2_data~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~30_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|i_regfile|x23\(0)) # (\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & (\icpu|i_datapath|i_regfile|x19\(0) & ((!\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|i_regfile|x19\(0),
	datac => \icpu|i_datapath|i_regfile|x23\(0),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~30_combout\);

-- Location: LCCOMB_X16_Y22_N10
\icpu|i_datapath|ID_EX_rs2_data~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~31_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~30_combout\ & (((\icpu|i_datapath|i_regfile|x31\(0)) # (!\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|ID_EX_rs2_data~30_combout\ & (\icpu|i_datapath|i_regfile|x27\(0) & 
-- ((\icpu|i_datapath|rs2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~30_combout\,
	datab => \icpu|i_datapath|i_regfile|x27\(0),
	datac => \icpu|i_datapath|i_regfile|x31\(0),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~31_combout\);

-- Location: LCCOMB_X15_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~27_combout\ = (\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3)) # ((\icpu|i_datapath|i_regfile|x20\(0))))) # (!\icpu|i_datapath|rs2\(2) & (!\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(2),
	datab => \icpu|i_datapath|rs2\(3),
	datac => \icpu|i_datapath|i_regfile|x20\(0),
	datad => \icpu|i_datapath|i_regfile|x16\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~27_combout\);

-- Location: LCCOMB_X14_Y24_N16
\icpu|i_datapath|ID_EX_rs2_data~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~28_combout\ = (\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|ID_EX_rs2_data~27_combout\ & (\icpu|i_datapath|i_regfile|x28\(0))) # (!\icpu|i_datapath|ID_EX_rs2_data~27_combout\ & ((\icpu|i_datapath|i_regfile|x24\(0)))))) # 
-- (!\icpu|i_datapath|rs2\(3) & (((\icpu|i_datapath|ID_EX_rs2_data~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(3),
	datab => \icpu|i_datapath|i_regfile|x28\(0),
	datac => \icpu|i_datapath|i_regfile|x24\(0),
	datad => \icpu|i_datapath|ID_EX_rs2_data~27_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~28_combout\);

-- Location: LCCOMB_X14_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~25_combout\ = (\icpu|i_datapath|rs2\(2) & (((\icpu|i_datapath|rs2\(3))))) # (!\icpu|i_datapath|rs2\(2) & ((\icpu|i_datapath|rs2\(3) & ((\icpu|i_datapath|i_regfile|x25\(0)))) # (!\icpu|i_datapath|rs2\(3) & 
-- (\icpu|i_datapath|i_regfile|x17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|i_regfile|x17\(0),
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x25\(0),
	datad => \icpu|i_datapath|rs2\(3),
	combout => \icpu|i_datapath|ID_EX_rs2_data~25_combout\);

-- Location: LCCOMB_X15_Y22_N16
\icpu|i_datapath|ID_EX_rs2_data~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~26_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~25_combout\ & (((\icpu|i_datapath|i_regfile|x29\(0))) # (!\icpu|i_datapath|rs2\(2)))) # (!\icpu|i_datapath|ID_EX_rs2_data~25_combout\ & (\icpu|i_datapath|rs2\(2) & 
-- (\icpu|i_datapath|i_regfile|x21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~25_combout\,
	datab => \icpu|i_datapath|rs2\(2),
	datac => \icpu|i_datapath|i_regfile|x21\(0),
	datad => \icpu|i_datapath|i_regfile|x29\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~26_combout\);

-- Location: LCCOMB_X17_Y24_N12
\icpu|i_datapath|ID_EX_rs2_data~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~29_combout\ = (\icpu|i_datapath|rs2\(0) & (((\icpu|i_datapath|rs2\(1)) # (\icpu|i_datapath|ID_EX_rs2_data~26_combout\)))) # (!\icpu|i_datapath|rs2\(0) & (\icpu|i_datapath|ID_EX_rs2_data~28_combout\ & 
-- (!\icpu|i_datapath|rs2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|rs2\(0),
	datab => \icpu|i_datapath|ID_EX_rs2_data~28_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~26_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~29_combout\);

-- Location: LCCOMB_X17_Y24_N6
\icpu|i_datapath|ID_EX_rs2_data~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~32_combout\ = (\icpu|i_datapath|rs2\(1) & ((\icpu|i_datapath|ID_EX_rs2_data~29_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~31_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~29_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~24_combout\)))) # (!\icpu|i_datapath|rs2\(1) & (((\icpu|i_datapath|ID_EX_rs2_data~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~24_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~31_combout\,
	datac => \icpu|i_datapath|rs2\(1),
	datad => \icpu|i_datapath|ID_EX_rs2_data~29_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~32_combout\);

-- Location: LCCOMB_X17_Y24_N8
\icpu|i_datapath|ID_EX_rs2_data~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~46_combout\ = (\icpu|i_datapath|ID_EX_rs2_data~43_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~45_combout\) # ((!\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data~43_combout\ & 
-- (((\icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\ & \icpu|i_datapath|ID_EX_rs2_data~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~43_combout\,
	datab => \icpu|i_datapath|ID_EX_rs2_data~45_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~33_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~32_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~46_combout\);

-- Location: LCCOMB_X15_Y13_N24
\icpu|i_datapath|ID_EX_rs2_data~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~53_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & ((\read_data[0]~39_combout\) # ((\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\ & 
-- (((!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & \icpu|i_datapath|EX_MEM_aluout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data[5]~52_combout\,
	datab => \read_data[0]~39_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|EX_MEM_aluout\(0),
	combout => \icpu|i_datapath|ID_EX_rs2_data~53_combout\);

-- Location: LCCOMB_X15_Y13_N4
\icpu|i_datapath|ID_EX_rs2_data~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|ID_EX_rs2_data~54_combout\ = (\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & ((\icpu|i_datapath|ID_EX_rs2_data~53_combout\ & ((\icpu|i_datapath|rd_data[0]~1_combout\))) # (!\icpu|i_datapath|ID_EX_rs2_data~53_combout\ & 
-- (\icpu|i_datapath|ID_EX_rs2_data~46_combout\)))) # (!\icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\ & (((\icpu|i_datapath|ID_EX_rs2_data~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|ID_EX_rs2_data~46_combout\,
	datab => \icpu|i_datapath|rd_data[0]~1_combout\,
	datac => \icpu|i_datapath|ID_EX_rs2_data[5]~47_combout\,
	datad => \icpu|i_datapath|ID_EX_rs2_data~53_combout\,
	combout => \icpu|i_datapath|ID_EX_rs2_data~54_combout\);

-- Location: FF_X15_Y13_N17
\icpu|i_datapath|ID_EX_rs2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|ID_EX_rs2_data[0]~feeder_combout\,
	asdata => \icpu|i_datapath|ID_EX_rs2_data~54_combout\,
	sclr => \icpu|i_datapath|ID_EX_rs2_data[5]~58_combout\,
	sload => \icpu|i_datapath|ALT_INV_fw_rs2_exe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|ID_EX_rs2_data\(0));

-- Location: LCCOMB_X14_Y19_N0
\icpu|i_datapath|EX_MEM_rs2_data[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \icpu|i_datapath|EX_MEM_rs2_data[0]~feeder_combout\ = \icpu|i_datapath|ID_EX_rs2_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \icpu|i_datapath|ID_EX_rs2_data\(0),
	combout => \icpu|i_datapath|EX_MEM_rs2_data[0]~feeder_combout\);

-- Location: FF_X14_Y19_N1
\icpu|i_datapath|EX_MEM_rs2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \icpu|i_datapath|EX_MEM_rs2_data[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \icpu|i_datapath|EX_MEM_rs2_data\(0));

-- Location: LCCOMB_X14_Y19_N2
\iGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R~0_combout\ = (\icpu|i_datapath|EX_MEM_rs2_data\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \icpu|i_datapath|EX_MEM_rs2_data\(0),
	datac => \reset_ff~q\,
	combout => \iGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X24_Y25_N0
\iGPIO|HEX3_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX3_R[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N4
\iGPIO|HEX3_R[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[4]~2_combout\ = (\icpu|i_datapath|EX_MEM_aluout\(4) & (!\iDecoder|Equal3~0_combout\ & (\icpu|i_datapath|EX_MEM_memwrite~q\ & \iGPIO|HEX3_R[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(4),
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datad => \iGPIO|HEX3_R[4]~1_combout\,
	combout => \iGPIO|HEX3_R[4]~2_combout\);

-- Location: LCCOMB_X24_Y25_N18
\iGPIO|HEX3_R[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[4]~3_combout\ = ((!\icpu|i_datapath|EX_MEM_aluout\(2) & (\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(3),
	datac => \iGPIO|HEX3_R[4]~2_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX3_R[4]~3_combout\);

-- Location: FF_X24_Y25_N1
\iGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[0]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(0));

-- Location: FF_X24_Y25_N3
\iGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(1));

-- Location: LCCOMB_X21_Y25_N24
\iGPIO|HEX3_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[2]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX3_R[2]~feeder_combout\);

-- Location: FF_X21_Y25_N25
\iGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[2]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(2));

-- Location: LCCOMB_X24_Y25_N4
\iGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[3]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X24_Y25_N5
\iGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[3]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(3));

-- Location: LCCOMB_X24_Y25_N30
\iGPIO|HEX3_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[4]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX3_R[4]~feeder_combout\);

-- Location: FF_X24_Y25_N31
\iGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[4]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(4));

-- Location: LCCOMB_X24_Y25_N16
\iGPIO|HEX3_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[5]~feeder_combout\ = \iGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~8_combout\,
	combout => \iGPIO|HEX3_R[5]~feeder_combout\);

-- Location: FF_X24_Y25_N17
\iGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[5]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(5));

-- Location: LCCOMB_X24_Y25_N26
\iGPIO|HEX3_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX3_R[6]~feeder_combout\ = \iGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~9_combout\,
	combout => \iGPIO|HEX3_R[6]~feeder_combout\);

-- Location: FF_X24_Y25_N27
\iGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX3_R[6]~feeder_combout\,
	ena => \iGPIO|HEX3_R[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX3_R\(6));

-- Location: LCCOMB_X24_Y25_N20
\iGPIO|HEX2_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX2_R[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y25_N28
\iGPIO|HEX2_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[1]~0_combout\ = ((\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(3),
	datac => \iGPIO|HEX3_R[4]~2_combout\,
	datad => \reset_ff~q\,
	combout => \iGPIO|HEX2_R[1]~0_combout\);

-- Location: FF_X24_Y25_N21
\iGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[0]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(0));

-- Location: FF_X24_Y25_N7
\iGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(1));

-- Location: LCCOMB_X24_Y25_N8
\iGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[2]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X24_Y25_N9
\iGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[2]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(2));

-- Location: LCCOMB_X24_Y25_N10
\iGPIO|HEX2_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[3]~feeder_combout\ = \iGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~6_combout\,
	combout => \iGPIO|HEX2_R[3]~feeder_combout\);

-- Location: FF_X24_Y25_N11
\iGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[3]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(3));

-- Location: LCCOMB_X24_Y25_N12
\iGPIO|HEX2_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[4]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX2_R[4]~feeder_combout\);

-- Location: FF_X24_Y25_N13
\iGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[4]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(4));

-- Location: LCCOMB_X24_Y25_N14
\iGPIO|HEX2_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[5]~feeder_combout\ = \iGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~8_combout\,
	combout => \iGPIO|HEX2_R[5]~feeder_combout\);

-- Location: FF_X24_Y25_N15
\iGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[5]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(5));

-- Location: LCCOMB_X24_Y25_N24
\iGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX2_R[6]~feeder_combout\ = \iGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~9_combout\,
	combout => \iGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X24_Y25_N25
\iGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX2_R[6]~feeder_combout\,
	ena => \iGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX2_R\(6));

-- Location: LCCOMB_X23_Y27_N0
\iGPIO|HEX1_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX1_R[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N20
\iGPIO|HEX1_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[1]~0_combout\ = ((!\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~2_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \reset_ff~q\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(3),
	datad => \iGPIO|HEX3_R[4]~2_combout\,
	combout => \iGPIO|HEX1_R[1]~0_combout\);

-- Location: FF_X23_Y27_N1
\iGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[0]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(0));

-- Location: LCCOMB_X23_Y27_N2
\iGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[1]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X23_Y27_N3
\iGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[1]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(1));

-- Location: LCCOMB_X23_Y27_N4
\iGPIO|HEX1_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[2]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX1_R[2]~feeder_combout\);

-- Location: FF_X23_Y27_N5
\iGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[2]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(2));

-- Location: FF_X23_Y27_N23
\iGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(3));

-- Location: LCCOMB_X23_Y27_N16
\iGPIO|HEX1_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[4]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX1_R[4]~feeder_combout\);

-- Location: FF_X23_Y27_N17
\iGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[4]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(4));

-- Location: LCCOMB_X23_Y27_N10
\iGPIO|HEX1_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[5]~feeder_combout\ = \iGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~8_combout\,
	combout => \iGPIO|HEX1_R[5]~feeder_combout\);

-- Location: FF_X23_Y27_N11
\iGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[5]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(5));

-- Location: LCCOMB_X23_Y27_N28
\iGPIO|HEX1_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX1_R[6]~feeder_combout\ = \iGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~9_combout\,
	combout => \iGPIO|HEX1_R[6]~feeder_combout\);

-- Location: FF_X23_Y27_N29
\iGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX1_R[6]~feeder_combout\,
	ena => \iGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX1_R\(6));

-- Location: LCCOMB_X23_Y27_N30
\iGPIO|HEX0_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[0]~feeder_combout\ = \iGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~0_combout\,
	combout => \iGPIO|HEX0_R[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y19_N6
\iGPIO|HEX0_R[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[6]~0_combout\ = (\icpu|i_datapath|EX_MEM_memwrite~q\ & (!\iDecoder|Equal3~0_combout\ & (\icpu|i_datapath|EX_MEM_aluout\(3) & \iGPIO|HEX3_R[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_memwrite~q\,
	datab => \iDecoder|Equal3~0_combout\,
	datac => \icpu|i_datapath|EX_MEM_aluout\(3),
	datad => \iGPIO|HEX3_R[4]~1_combout\,
	combout => \iGPIO|HEX0_R[6]~0_combout\);

-- Location: LCCOMB_X14_Y19_N16
\iGPIO|HEX0_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[6]~1_combout\ = ((\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(4) & \iGPIO|HEX0_R[6]~0_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(4),
	datac => \reset_ff~q\,
	datad => \iGPIO|HEX0_R[6]~0_combout\,
	combout => \iGPIO|HEX0_R[6]~1_combout\);

-- Location: FF_X23_Y27_N31
\iGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[0]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(0));

-- Location: LCCOMB_X23_Y27_N24
\iGPIO|HEX0_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[1]~feeder_combout\ = \iGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~4_combout\,
	combout => \iGPIO|HEX0_R[1]~feeder_combout\);

-- Location: FF_X23_Y27_N25
\iGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[1]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(1));

-- Location: LCCOMB_X23_Y27_N18
\iGPIO|HEX0_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[2]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|HEX0_R[2]~feeder_combout\);

-- Location: FF_X23_Y27_N19
\iGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[2]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(2));

-- Location: FF_X23_Y27_N13
\iGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(3));

-- Location: LCCOMB_X23_Y27_N6
\iGPIO|HEX0_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[4]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|HEX0_R[4]~feeder_combout\);

-- Location: FF_X23_Y27_N7
\iGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[4]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(4));

-- Location: LCCOMB_X23_Y27_N8
\iGPIO|HEX0_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[5]~feeder_combout\ = \iGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~8_combout\,
	combout => \iGPIO|HEX0_R[5]~feeder_combout\);

-- Location: FF_X23_Y27_N9
\iGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[5]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(5));

-- Location: LCCOMB_X23_Y27_N26
\iGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|HEX0_R[6]~feeder_combout\ = \iGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~9_combout\,
	combout => \iGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X23_Y27_N27
\iGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|HEX0_R[6]~feeder_combout\,
	ena => \iGPIO|HEX0_R[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|HEX0_R\(6));

-- Location: LCCOMB_X14_Y19_N26
\iGPIO|LEDG_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[1]~0_combout\ = ((!\icpu|i_datapath|EX_MEM_aluout\(2) & (!\icpu|i_datapath|EX_MEM_aluout\(4) & \iGPIO|HEX0_R[6]~0_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \icpu|i_datapath|EX_MEM_aluout\(2),
	datab => \icpu|i_datapath|EX_MEM_aluout\(4),
	datac => \reset_ff~q\,
	datad => \iGPIO|HEX0_R[6]~0_combout\,
	combout => \iGPIO|LEDG_R[1]~0_combout\);

-- Location: FF_X11_Y22_N9
\iGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(0));

-- Location: FF_X11_Y22_N3
\iGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(1));

-- Location: LCCOMB_X11_Y22_N12
\iGPIO|LEDG_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[2]~feeder_combout\ = \iGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~5_combout\,
	combout => \iGPIO|LEDG_R[2]~feeder_combout\);

-- Location: FF_X11_Y22_N13
\iGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[2]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(2));

-- Location: FF_X11_Y22_N31
\iGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(3));

-- Location: LCCOMB_X11_Y22_N16
\iGPIO|LEDG_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[4]~feeder_combout\ = \iGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~7_combout\,
	combout => \iGPIO|LEDG_R[4]~feeder_combout\);

-- Location: FF_X11_Y22_N17
\iGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[4]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(4));

-- Location: LCCOMB_X11_Y22_N26
\iGPIO|LEDG_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[5]~feeder_combout\ = \iGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|HEX3_R~8_combout\,
	combout => \iGPIO|LEDG_R[5]~feeder_combout\);

-- Location: FF_X11_Y22_N27
\iGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[5]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(5));

-- Location: FF_X11_Y22_N5
\iGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \iGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(6));

-- Location: LCCOMB_X11_Y22_N22
\iGPIO|LEDG_R[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[7]~feeder_combout\ = \iGPIO|LEDG_R~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~1_combout\,
	combout => \iGPIO|LEDG_R[7]~feeder_combout\);

-- Location: FF_X11_Y22_N23
\iGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[7]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(7));

-- Location: LCCOMB_X11_Y22_N0
\iGPIO|LEDG_R[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[8]~feeder_combout\ = \iGPIO|LEDG_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~2_combout\,
	combout => \iGPIO|LEDG_R[8]~feeder_combout\);

-- Location: FF_X11_Y22_N1
\iGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[8]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(8));

-- Location: LCCOMB_X11_Y22_N18
\iGPIO|LEDG_R[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \iGPIO|LEDG_R[9]~feeder_combout\ = \iGPIO|LEDG_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \iGPIO|LEDG_R~3_combout\,
	combout => \iGPIO|LEDG_R[9]~feeder_combout\);

-- Location: FF_X11_Y22_N19
\iGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \iGPIO|LEDG_R[9]~feeder_combout\,
	ena => \iGPIO|LEDG_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \iGPIO|LEDG_R\(9));
END structure;


