--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml pwm.twx pwm.ncd -o pwm.twr pwm.pcf -ucf pwm.ucf

Design file:              pwm.ncd
Physical constraint file: pwm.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
d1          |   78.740(R)|      SLOW  |   -3.292(R)|      FAST  |clk_BUFGP         |   0.000|
d2          |   78.904(R)|      SLOW  |   -3.531(R)|      FAST  |clk_BUFGP         |   0.000|
d3          |   81.140(R)|      SLOW  |   -3.434(R)|      FAST  |clk_BUFGP         |   0.000|
d4          |   80.393(R)|      SLOW  |   -3.277(R)|      FAST  |clk_BUFGP         |   0.000|
f1          |  156.300(R)|      SLOW  |   -2.693(R)|      FAST  |clk_BUFGP         |   0.000|
f2          |  157.731(R)|      SLOW  |   -3.410(R)|      FAST  |clk_BUFGP         |   0.000|
f3          |  157.271(R)|      SLOW  |   -2.981(R)|      FAST  |clk_BUFGP         |   0.000|
f4          |  158.373(R)|      SLOW  |   -2.851(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    3.923(R)|      SLOW  |   -1.193(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digs<0>     |        27.286(R)|      SLOW  |         7.225(R)|      FAST  |clk_BUFGP         |   0.000|
digs<1>     |        27.012(R)|      SLOW  |         6.819(R)|      FAST  |clk_BUFGP         |   0.000|
digs<2>     |        26.832(R)|      SLOW  |         6.812(R)|      FAST  |clk_BUFGP         |   0.000|
digs<3>     |        26.966(R)|      SLOW  |         6.824(R)|      FAST  |clk_BUFGP         |   0.000|
digs<4>     |        26.304(R)|      SLOW  |         6.774(R)|      FAST  |clk_BUFGP         |   0.000|
digs<5>     |        26.556(R)|      SLOW  |         6.449(R)|      FAST  |clk_BUFGP         |   0.000|
digs<6>     |        26.276(R)|      SLOW  |         6.690(R)|      FAST  |clk_BUFGP         |   0.000|
digs<7>     |        26.519(R)|      SLOW  |         6.448(R)|      FAST  |clk_BUFGP         |   0.000|
pwm_out     |        11.909(R)|      SLOW  |         5.380(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.405|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |digs<0>        |   16.053|
reset          |digs<1>        |   15.936|
reset          |digs<2>        |   15.599|
reset          |digs<3>        |   15.890|
reset          |digs<4>        |   15.004|
reset          |digs<5>        |   15.468|
reset          |digs<6>        |   14.976|
reset          |digs<7>        |   15.431|
---------------+---------------+---------+


Analysis completed Fri Jun 01 20:37:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



