$date
	Mon Jan 12 08:30:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # rst $end
$var wire 5 $ sum [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10110 $
z#
b1100 "
b1010 !
$end
#10000
b100 "
b100 $
b0 !
#20000
b0 "
b1000 $
b1000 !
#30000
b1100 "
b11010 $
b1110 !
#40000
b1 "
b1010 $
b1001 !
#50000
b1000 $
b111 !
#60000
b1101 "
b10101 $
b1000 !
#70000
b1000 "
b1011 $
b11 !
#80000
b1011 "
b10011 $
b1000 !
#90000
b11 "
b1010 $
b111 !
#100001
