<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>v_hdmirx1: xv_hdmirx1_frl.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmirx1
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xv__hdmirx1__frl_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">xv_hdmirx1_frl.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This is the main file for Xilinx HDMI RX core for FRL. </p>
<p>Please see xv_hdmirx1_frl.h for more details of the driver.</p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who    Date     Changes
</p>
<hr/>
<p>
1.00  EB     25/06/18 Initial release.
</pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38c0efa82d512c42b07775e36f919bb2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xv__hdmirx1__frl_8c.html#a38c0efa82d512c42b07775e36f919bb2">XV_HdmiRx1_FrlDdcReadField</a> (<a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *InstancePtr, XV_HdmiRx1_FrlScdcFieldType Field)</td></tr>
<tr class="memdesc:a38c0efa82d512c42b07775e36f919bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the specified FRL SCDC Field.  <a href="#a38c0efa82d512c42b07775e36f919bb2">More...</a><br/></td></tr>
<tr class="separator:a38c0efa82d512c42b07775e36f919bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17e4f96ebbe6785b411233165de859a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xv__hdmirx1__frl_8c.html#ab17e4f96ebbe6785b411233165de859a">XV_HdmiRx1_FrlDdcWriteField</a> (<a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *InstancePtr, XV_HdmiRx1_FrlScdcFieldType Field, u8 Value)</td></tr>
<tr class="memdesc:ab17e4f96ebbe6785b411233165de859a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the specified FRL SCDC Field.  <a href="#ab17e4f96ebbe6785b411233165de859a">More...</a><br/></td></tr>
<tr class="separator:ab17e4f96ebbe6785b411233165de859a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370879e397f49453c5d3c9e54bf72c71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xv__hdmirx1__frl_8c.html#a370879e397f49453c5d3c9e54bf72c71">XV_HdmiRx1_FrlScdcInit</a> (<a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *InstancePtr)</td></tr>
<tr class="memdesc:a370879e397f49453c5d3c9e54bf72c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes FRL-specific SCDC fields that are required for FRL operation.  <a href="#a370879e397f49453c5d3c9e54bf72c71">More...</a><br/></td></tr>
<tr class="separator:a370879e397f49453c5d3c9e54bf72c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a0c3427cfd06bf7a21f361cf05a3bfd91"><td class="memItemLeft" align="right" valign="top">const u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xv__hdmirx1__frl_8c.html#a0c3427cfd06bf7a21f361cf05a3bfd91">FrlTimeoutLts3</a> [4]</td></tr>
<tr class="memdesc:a0c3427cfd06bf7a21f361cf05a3bfd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains the timeout period of LTS3 for different FFE Levels in Milliseconds.  <a href="#a0c3427cfd06bf7a21f361cf05a3bfd91">More...</a><br/></td></tr>
<tr class="separator:a0c3427cfd06bf7a21f361cf05a3bfd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190e62ae29dcf06fde37b0d023b934df"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_x_v___hdmi_rx1___frl_scdc_field.html">XV_HdmiRx1_FrlScdcField</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xv__hdmirx1__frl_8c.html#a190e62ae29dcf06fde37b0d023b934df">FrlScdcField</a> [XV_HDMIRX1_SCDCFIELD_SIZE]</td></tr>
<tr class="memdesc:a190e62ae29dcf06fde37b0d023b934df"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains the attributes for SCDC fields Each entry consists of: 1) Register Offset 2) Bits Mask 3) Bits Shift.  <a href="#a190e62ae29dcf06fde37b0d023b934df">More...</a><br/></td></tr>
<tr class="separator:a190e62ae29dcf06fde37b0d023b934df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a38c0efa82d512c42b07775e36f919bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XV_HdmiRx1_FrlDdcReadField </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">XV_HdmiRx1_FrlScdcFieldType&#160;</td>
          <td class="paramname"><em>Field</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads the specified FRL SCDC Field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_v___hdmi_rx1.html" title="The XHdmiRx1 driver instance data. ">XV_HdmiRx1</a> core instance.</td></tr>
    <tr><td class="paramname">Field</td><td>specifies the fields from SCDC channels to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS</li>
<li>XST_FAILURE</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_v___hdmi_rx1___config.html#ab0d9f429af93cfc3bf3a97e5fc63692c">XV_HdmiRx1_Config::BaseAddress</a>, <a class="el" href="struct_x_v___hdmi_rx1.html#aa1008eb31826031b552c087c5f8d87d8">XV_HdmiRx1::Config</a>, <a class="el" href="struct_x_v___hdmi_rx1___frl_scdc_field.html#a7ca76af091ecb7c7a9e46cf8c292ed94">XV_HdmiRx1_FrlScdcField::Offset</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#ac5b57521457e46c5e347db1bd1d8ac28">XV_HDMIRX1_FRL_SCDC_ADDR_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#a070a1c8c80d4f949700398f70e4c1184">XV_HDMIRX1_FRL_SCDC_DAT_SHIFT</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#aa5500d41f17295752a46f34a3f6ca2f3">XV_HDMIRX1_FRL_SCDC_OFFSET</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#a96095a3a06333a80279343e58bd9a512">XV_HDMIRX1_FRL_SCDC_RD_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#aa89cb22259109c7e37ef35afa705782a">XV_HDMIRX1_FRL_SCDC_RDY_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#a851cb0524c797d3ce8380b1c27b9a17f">XV_HdmiRx1_ReadReg</a>, and <a class="el" href="xv__hdmirx1__hw_8h.html#a949523423dffb540041a98a38e283cf8">XV_HdmiRx1_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xv__hdmirx1__frl_8c.html#ab17e4f96ebbe6785b411233165de859a">XV_HdmiRx1_FrlDdcWriteField()</a>, and <a class="el" href="xv__hdmirx1_8h.html#a8fde9d6293c66dde0cb3d18dfbf2375a">XV_HdmiRx1_UpdateEdFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="ab17e4f96ebbe6785b411233165de859a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XV_HdmiRx1_FrlDdcWriteField </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">XV_HdmiRx1_FrlScdcFieldType&#160;</td>
          <td class="paramname"><em>Field</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function writes the specified FRL SCDC Field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_v___hdmi_rx1.html" title="The XHdmiRx1 driver instance data. ">XV_HdmiRx1</a> core instance.</td></tr>
    <tr><td class="paramname">Field</td><td>specifies the fields from SCDC channels to be written</td></tr>
    <tr><td class="paramname">Value</td><td>specifies the values to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS</li>
<li>XST_FAILURE</li>
<li>XST_DEVICE_BUSY</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_v___hdmi_rx1___config.html#ab0d9f429af93cfc3bf3a97e5fc63692c">XV_HdmiRx1_Config::BaseAddress</a>, <a class="el" href="struct_x_v___hdmi_rx1.html#aa1008eb31826031b552c087c5f8d87d8">XV_HdmiRx1::Config</a>, <a class="el" href="struct_x_v___hdmi_rx1___frl_scdc_field.html#aecbfb387e752c5723ec6ac15d73dd268">XV_HdmiRx1_FrlScdcField::Mask</a>, <a class="el" href="struct_x_v___hdmi_rx1___frl_scdc_field.html#acb6b6b9a6a07477a53365e9f879ac168">XV_HdmiRx1_FrlScdcField::Shift</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#ac5b57521457e46c5e347db1bd1d8ac28">XV_HDMIRX1_FRL_SCDC_ADDR_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#afc293c2e58cd8a42b857d83e4cb388b5">XV_HDMIRX1_FRL_SCDC_DAT_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#a070a1c8c80d4f949700398f70e4c1184">XV_HDMIRX1_FRL_SCDC_DAT_SHIFT</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#aa5500d41f17295752a46f34a3f6ca2f3">XV_HDMIRX1_FRL_SCDC_OFFSET</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#aa89cb22259109c7e37ef35afa705782a">XV_HDMIRX1_FRL_SCDC_RDY_MASK</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#affb659995dc3b980da1ecf2bea25f794">XV_HDMIRX1_FRL_SCDC_WR_MASK</a>, <a class="el" href="xv__hdmirx1_8h.html#a38c0efa82d512c42b07775e36f919bb2">XV_HdmiRx1_FrlDdcReadField()</a>, <a class="el" href="xv__hdmirx1__hw_8h.html#a851cb0524c797d3ce8380b1c27b9a17f">XV_HdmiRx1_ReadReg</a>, and <a class="el" href="xv__hdmirx1__hw_8h.html#a949523423dffb540041a98a38e283cf8">XV_HdmiRx1_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xv__hdmirx1_8h.html#ae8f2b92316ba8599c678aa9168d2eb24">XV_HdmiRx1_CfgInitialize()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#a370879e397f49453c5d3c9e54bf72c71">XV_HdmiRx1_FrlScdcInit()</a>, and <a class="el" href="xv__hdmirx1_8h.html#a8fde9d6293c66dde0cb3d18dfbf2375a">XV_HdmiRx1_UpdateEdFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="a370879e397f49453c5d3c9e54bf72c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XV_HdmiRx1_FrlScdcInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_v___hdmi_rx1.html">XV_HdmiRx1</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function initializes FRL-specific SCDC fields that are required for FRL operation. </p>
<p>This should be called separately from the basic SCDC clear operation when FRL is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_v___hdmi_rx1.html" title="The XHdmiRx1 driver instance data. ">XV_HdmiRx1</a> core instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function should only be called when FRL is enabled. </dd></dl>

<p>References <a class="el" href="xv__hdmirx1_8h.html#ab17e4f96ebbe6785b411233165de859a">XV_HdmiRx1_FrlDdcWriteField()</a>.</p>

<p>Referenced by <a class="el" href="xv__hdmirx1_8h.html#ae8f2b92316ba8599c678aa9168d2eb24">XV_HdmiRx1_CfgInitialize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a190e62ae29dcf06fde37b0d023b934df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_x_v___hdmi_rx1___frl_scdc_field.html">XV_HdmiRx1_FrlScdcField</a> FrlScdcField[XV_HDMIRX1_SCDCFIELD_SIZE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains the attributes for SCDC fields Each entry consists of: 1) Register Offset 2) Bits Mask 3) Bits Shift. </p>

</div>
</div>
<a class="anchor" id="a0c3427cfd06bf7a21f361cf05a3bfd91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u16 FrlTimeoutLts3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">        180,    </div>
<div class="line">         90,    </div>
<div class="line">         60,    </div>
<div class="line">         45     </div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains the timeout period of LTS3 for different FFE Levels in Milliseconds. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
