module wideexpr_00980(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed({2{~&(6'b000111)}});
  assign y1 = ({3{$signed({2{6'sb001110}})}})>>(-((ctrl[5]?6'sb101110:s1)));
  assign y2 = (-(+(&(s7))))^(1'sb0);
  assign y3 = s7;
  assign y4 = $unsigned((((1'sb0)<<<((2'sb00)!=(($signed(u3))>>>((ctrl[4]?{3{4'sb0101}}:{5'sb00011,s0})))))>>((s3)<=((($signed(1'sb0))<<<(u3))&(s2))))>(1'b0));
  assign y5 = ($unsigned(((((ctrl[2]?(s7)<<(u7):6'sb111011))|(-($unsigned(3'b001))))<<<($signed(($signed(s3))^($signed(u2)))))-(($signed(6'b110000))>>>($signed(4'sb0101)))))>=(^((((ctrl[0]?-((ctrl[3]?6'sb001000:s4)):$signed(s4)))>=(s3))^(&(({2{u5}})<<<((ctrl[4]?$unsigned(u2):~(6'sb000100)))))));
  assign y6 = 1'sb1;
  assign y7 = {2{{3{(ctrl[2]?(((ctrl[2]?2'sb10:s5))&($signed(1'b1)))>>>(5'sb10000):-(({1{3'sb010}})>($unsigned(4'b1000))))}}}};
endmodule
