INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cu
WARNING: [VRFC 10-3507] macro 'VIVADO_MAC' redefined [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_cu.v:70]
INFO: [VRFC 10-2458] undeclared symbol test_mode, assumed default net type wire [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/dtpu/files/tb/tb_cu.v:85]
