{
  "module_name": "vsc7514_regs.c",
  "hash_id": "423e7ec0e7c853411fc59de316748a118305482c3fd539b6ac18ad58d656193b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mscc/vsc7514_regs.c",
  "human_readable_source": "\n \n#include <soc/mscc/ocelot_vcap.h>\n#include <soc/mscc/vsc7514_regs.h>\n#include \"ocelot.h\"\n\nconst struct reg_field vsc7514_regfields[REGFIELD_MAX] = {\n\t[ANA_ADVLEARN_VLAN_CHK] = REG_FIELD(ANA_ADVLEARN, 11, 11),\n\t[ANA_ADVLEARN_LEARN_MIRROR] = REG_FIELD(ANA_ADVLEARN, 0, 10),\n\t[ANA_ANEVENTS_MSTI_DROP] = REG_FIELD(ANA_ANEVENTS, 27, 27),\n\t[ANA_ANEVENTS_ACLKILL] = REG_FIELD(ANA_ANEVENTS, 26, 26),\n\t[ANA_ANEVENTS_ACLUSED] = REG_FIELD(ANA_ANEVENTS, 25, 25),\n\t[ANA_ANEVENTS_AUTOAGE] = REG_FIELD(ANA_ANEVENTS, 24, 24),\n\t[ANA_ANEVENTS_VS2TTL1] = REG_FIELD(ANA_ANEVENTS, 23, 23),\n\t[ANA_ANEVENTS_STORM_DROP] = REG_FIELD(ANA_ANEVENTS, 22, 22),\n\t[ANA_ANEVENTS_LEARN_DROP] = REG_FIELD(ANA_ANEVENTS, 21, 21),\n\t[ANA_ANEVENTS_AGED_ENTRY] = REG_FIELD(ANA_ANEVENTS, 20, 20),\n\t[ANA_ANEVENTS_CPU_LEARN_FAILED] = REG_FIELD(ANA_ANEVENTS, 19, 19),\n\t[ANA_ANEVENTS_AUTO_LEARN_FAILED] = REG_FIELD(ANA_ANEVENTS, 18, 18),\n\t[ANA_ANEVENTS_LEARN_REMOVE] = REG_FIELD(ANA_ANEVENTS, 17, 17),\n\t[ANA_ANEVENTS_AUTO_LEARNED] = REG_FIELD(ANA_ANEVENTS, 16, 16),\n\t[ANA_ANEVENTS_AUTO_MOVED] = REG_FIELD(ANA_ANEVENTS, 15, 15),\n\t[ANA_ANEVENTS_DROPPED] = REG_FIELD(ANA_ANEVENTS, 14, 14),\n\t[ANA_ANEVENTS_CLASSIFIED_DROP] = REG_FIELD(ANA_ANEVENTS, 13, 13),\n\t[ANA_ANEVENTS_CLASSIFIED_COPY] = REG_FIELD(ANA_ANEVENTS, 12, 12),\n\t[ANA_ANEVENTS_VLAN_DISCARD] = REG_FIELD(ANA_ANEVENTS, 11, 11),\n\t[ANA_ANEVENTS_FWD_DISCARD] = REG_FIELD(ANA_ANEVENTS, 10, 10),\n\t[ANA_ANEVENTS_MULTICAST_FLOOD] = REG_FIELD(ANA_ANEVENTS, 9, 9),\n\t[ANA_ANEVENTS_UNICAST_FLOOD] = REG_FIELD(ANA_ANEVENTS, 8, 8),\n\t[ANA_ANEVENTS_DEST_KNOWN] = REG_FIELD(ANA_ANEVENTS, 7, 7),\n\t[ANA_ANEVENTS_BUCKET3_MATCH] = REG_FIELD(ANA_ANEVENTS, 6, 6),\n\t[ANA_ANEVENTS_BUCKET2_MATCH] = REG_FIELD(ANA_ANEVENTS, 5, 5),\n\t[ANA_ANEVENTS_BUCKET1_MATCH] = REG_FIELD(ANA_ANEVENTS, 4, 4),\n\t[ANA_ANEVENTS_BUCKET0_MATCH] = REG_FIELD(ANA_ANEVENTS, 3, 3),\n\t[ANA_ANEVENTS_CPU_OPERATION] = REG_FIELD(ANA_ANEVENTS, 2, 2),\n\t[ANA_ANEVENTS_DMAC_LOOKUP] = REG_FIELD(ANA_ANEVENTS, 1, 1),\n\t[ANA_ANEVENTS_SMAC_LOOKUP] = REG_FIELD(ANA_ANEVENTS, 0, 0),\n\t[ANA_TABLES_MACACCESS_B_DOM] = REG_FIELD(ANA_TABLES_MACACCESS, 18, 18),\n\t[ANA_TABLES_MACTINDX_BUCKET] = REG_FIELD(ANA_TABLES_MACTINDX, 10, 11),\n\t[ANA_TABLES_MACTINDX_M_INDEX] = REG_FIELD(ANA_TABLES_MACTINDX, 0, 9),\n\t[QSYS_TIMED_FRAME_ENTRY_TFRM_VLD] = REG_FIELD(QSYS_TIMED_FRAME_ENTRY, 20, 20),\n\t[QSYS_TIMED_FRAME_ENTRY_TFRM_FP] = REG_FIELD(QSYS_TIMED_FRAME_ENTRY, 8, 19),\n\t[QSYS_TIMED_FRAME_ENTRY_TFRM_PORTNO] = REG_FIELD(QSYS_TIMED_FRAME_ENTRY, 4, 7),\n\t[QSYS_TIMED_FRAME_ENTRY_TFRM_TM_SEL] = REG_FIELD(QSYS_TIMED_FRAME_ENTRY, 1, 3),\n\t[QSYS_TIMED_FRAME_ENTRY_TFRM_TM_T] = REG_FIELD(QSYS_TIMED_FRAME_ENTRY, 0, 0),\n\t[SYS_RESET_CFG_CORE_ENA] = REG_FIELD(SYS_RESET_CFG, 2, 2),\n\t[SYS_RESET_CFG_MEM_ENA] = REG_FIELD(SYS_RESET_CFG, 1, 1),\n\t[SYS_RESET_CFG_MEM_INIT] = REG_FIELD(SYS_RESET_CFG, 0, 0),\n\t \n\t[QSYS_SWITCH_PORT_MODE_PORT_ENA] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 14, 14, 12, 4),\n\t[QSYS_SWITCH_PORT_MODE_SCH_NEXT_CFG] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 11, 13, 12, 4),\n\t[QSYS_SWITCH_PORT_MODE_YEL_RSRVD] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 10, 10, 12, 4),\n\t[QSYS_SWITCH_PORT_MODE_INGRESS_DROP_MODE] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 9, 9, 12, 4),\n\t[QSYS_SWITCH_PORT_MODE_TX_PFC_ENA] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 1, 8, 12, 4),\n\t[QSYS_SWITCH_PORT_MODE_TX_PFC_MODE] = REG_FIELD_ID(QSYS_SWITCH_PORT_MODE, 0, 0, 12, 4),\n\t[SYS_PORT_MODE_DATA_WO_TS] = REG_FIELD_ID(SYS_PORT_MODE, 5, 6, 12, 4),\n\t[SYS_PORT_MODE_INCL_INJ_HDR] = REG_FIELD_ID(SYS_PORT_MODE, 3, 4, 12, 4),\n\t[SYS_PORT_MODE_INCL_XTR_HDR] = REG_FIELD_ID(SYS_PORT_MODE, 1, 2, 12, 4),\n\t[SYS_PORT_MODE_INCL_HDR_ERR] = REG_FIELD_ID(SYS_PORT_MODE, 0, 0, 12, 4),\n\t[SYS_PAUSE_CFG_PAUSE_START] = REG_FIELD_ID(SYS_PAUSE_CFG, 10, 18, 12, 4),\n\t[SYS_PAUSE_CFG_PAUSE_STOP] = REG_FIELD_ID(SYS_PAUSE_CFG, 1, 9, 12, 4),\n\t[SYS_PAUSE_CFG_PAUSE_ENA] = REG_FIELD_ID(SYS_PAUSE_CFG, 0, 1, 12, 4),\n};\nEXPORT_SYMBOL(vsc7514_regfields);\n\nstatic const u32 vsc7514_ana_regmap[] = {\n\tREG(ANA_ADVLEARN,\t\t\t\t0x009000),\n\tREG(ANA_VLANMASK,\t\t\t\t0x009004),\n\tREG(ANA_PORT_B_DOMAIN,\t\t\t\t0x009008),\n\tREG(ANA_ANAGEFIL,\t\t\t\t0x00900c),\n\tREG(ANA_ANEVENTS,\t\t\t\t0x009010),\n\tREG(ANA_STORMLIMIT_BURST,\t\t\t0x009014),\n\tREG(ANA_STORMLIMIT_CFG,\t\t\t\t0x009018),\n\tREG(ANA_ISOLATED_PORTS,\t\t\t\t0x009028),\n\tREG(ANA_COMMUNITY_PORTS,\t\t\t0x00902c),\n\tREG(ANA_AUTOAGE,\t\t\t\t0x009030),\n\tREG(ANA_MACTOPTIONS,\t\t\t\t0x009034),\n\tREG(ANA_LEARNDISC,\t\t\t\t0x009038),\n\tREG(ANA_AGENCTRL,\t\t\t\t0x00903c),\n\tREG(ANA_MIRRORPORTS,\t\t\t\t0x009040),\n\tREG(ANA_EMIRRORPORTS,\t\t\t\t0x009044),\n\tREG(ANA_FLOODING,\t\t\t\t0x009048),\n\tREG(ANA_FLOODING_IPMC,\t\t\t\t0x00904c),\n\tREG(ANA_SFLOW_CFG,\t\t\t\t0x009050),\n\tREG(ANA_PORT_MODE,\t\t\t\t0x009080),\n\tREG(ANA_PGID_PGID,\t\t\t\t0x008c00),\n\tREG(ANA_TABLES_ANMOVED,\t\t\t\t0x008b30),\n\tREG(ANA_TABLES_MACHDATA,\t\t\t0x008b34),\n\tREG(ANA_TABLES_MACLDATA,\t\t\t0x008b38),\n\tREG(ANA_TABLES_MACACCESS,\t\t\t0x008b3c),\n\tREG(ANA_TABLES_MACTINDX,\t\t\t0x008b40),\n\tREG(ANA_TABLES_VLANACCESS,\t\t\t0x008b44),\n\tREG(ANA_TABLES_VLANTIDX,\t\t\t0x008b48),\n\tREG(ANA_TABLES_ISDXACCESS,\t\t\t0x008b4c),\n\tREG(ANA_TABLES_ISDXTIDX,\t\t\t0x008b50),\n\tREG(ANA_TABLES_ENTRYLIM,\t\t\t0x008b00),\n\tREG(ANA_TABLES_PTP_ID_HIGH,\t\t\t0x008b54),\n\tREG(ANA_TABLES_PTP_ID_LOW,\t\t\t0x008b58),\n\tREG(ANA_MSTI_STATE,\t\t\t\t0x008e00),\n\tREG(ANA_PORT_VLAN_CFG,\t\t\t\t0x007000),\n\tREG(ANA_PORT_DROP_CFG,\t\t\t\t0x007004),\n\tREG(ANA_PORT_QOS_CFG,\t\t\t\t0x007008),\n\tREG(ANA_PORT_VCAP_CFG,\t\t\t\t0x00700c),\n\tREG(ANA_PORT_VCAP_S1_KEY_CFG,\t\t\t0x007010),\n\tREG(ANA_PORT_VCAP_S2_CFG,\t\t\t0x00701c),\n\tREG(ANA_PORT_PCP_DEI_MAP,\t\t\t0x007020),\n\tREG(ANA_PORT_CPU_FWD_CFG,\t\t\t0x007060),\n\tREG(ANA_PORT_CPU_FWD_BPDU_CFG,\t\t\t0x007064),\n\tREG(ANA_PORT_CPU_FWD_GARP_CFG,\t\t\t0x007068),\n\tREG(ANA_PORT_CPU_FWD_CCM_CFG,\t\t\t0x00706c),\n\tREG(ANA_PORT_PORT_CFG,\t\t\t\t0x007070),\n\tREG(ANA_PORT_POL_CFG,\t\t\t\t0x007074),\n\tREG(ANA_PORT_PTP_CFG,\t\t\t\t0x007078),\n\tREG(ANA_PORT_PTP_DLY1_CFG,\t\t\t0x00707c),\n\tREG(ANA_OAM_UPM_LM_CNT,\t\t\t\t0x007c00),\n\tREG(ANA_PORT_PTP_DLY2_CFG,\t\t\t0x007080),\n\tREG(ANA_PFC_PFC_CFG,\t\t\t\t0x008800),\n\tREG(ANA_PFC_PFC_TIMER,\t\t\t\t0x008804),\n\tREG(ANA_IPT_OAM_MEP_CFG,\t\t\t0x008000),\n\tREG(ANA_IPT_IPT,\t\t\t\t0x008004),\n\tREG(ANA_PPT_PPT,\t\t\t\t0x008ac0),\n\tREG(ANA_FID_MAP_FID_MAP,\t\t\t0x000000),\n\tREG(ANA_AGGR_CFG,\t\t\t\t0x0090b4),\n\tREG(ANA_CPUQ_CFG,\t\t\t\t0x0090b8),\n\tREG(ANA_CPUQ_CFG2,\t\t\t\t0x0090bc),\n\tREG(ANA_CPUQ_8021_CFG,\t\t\t\t0x0090c0),\n\tREG(ANA_DSCP_CFG,\t\t\t\t0x009100),\n\tREG(ANA_DSCP_REWR_CFG,\t\t\t\t0x009200),\n\tREG(ANA_VCAP_RNG_TYPE_CFG,\t\t\t0x009240),\n\tREG(ANA_VCAP_RNG_VAL_CFG,\t\t\t0x009260),\n\tREG(ANA_VRAP_CFG,\t\t\t\t0x009280),\n\tREG(ANA_VRAP_HDR_DATA,\t\t\t\t0x009284),\n\tREG(ANA_VRAP_HDR_MASK,\t\t\t\t0x009288),\n\tREG(ANA_DISCARD_CFG,\t\t\t\t0x00928c),\n\tREG(ANA_FID_CFG,\t\t\t\t0x009290),\n\tREG(ANA_POL_PIR_CFG,\t\t\t\t0x004000),\n\tREG(ANA_POL_CIR_CFG,\t\t\t\t0x004004),\n\tREG(ANA_POL_MODE_CFG,\t\t\t\t0x004008),\n\tREG(ANA_POL_PIR_STATE,\t\t\t\t0x00400c),\n\tREG(ANA_POL_CIR_STATE,\t\t\t\t0x004010),\n\tREG(ANA_POL_STATE,\t\t\t\t0x004014),\n\tREG(ANA_POL_FLOWC,\t\t\t\t0x008b80),\n\tREG(ANA_POL_HYST,\t\t\t\t0x008bec),\n\tREG(ANA_POL_MISC_CFG,\t\t\t\t0x008bf0),\n};\n\nstatic const u32 vsc7514_qs_regmap[] = {\n\tREG(QS_XTR_GRP_CFG,\t\t\t\t0x000000),\n\tREG(QS_XTR_RD,\t\t\t\t\t0x000008),\n\tREG(QS_XTR_FRM_PRUNING,\t\t\t\t0x000010),\n\tREG(QS_XTR_FLUSH,\t\t\t\t0x000018),\n\tREG(QS_XTR_DATA_PRESENT,\t\t\t0x00001c),\n\tREG(QS_XTR_CFG,\t\t\t\t\t0x000020),\n\tREG(QS_INJ_GRP_CFG,\t\t\t\t0x000024),\n\tREG(QS_INJ_WR,\t\t\t\t\t0x00002c),\n\tREG(QS_INJ_CTRL,\t\t\t\t0x000034),\n\tREG(QS_INJ_STATUS,\t\t\t\t0x00003c),\n\tREG(QS_INJ_ERR,\t\t\t\t\t0x000040),\n\tREG(QS_INH_DBG,\t\t\t\t\t0x000048),\n};\n\nstatic const u32 vsc7514_qsys_regmap[] = {\n\tREG(QSYS_PORT_MODE,\t\t\t\t0x011200),\n\tREG(QSYS_SWITCH_PORT_MODE,\t\t\t0x011234),\n\tREG(QSYS_STAT_CNT_CFG,\t\t\t\t0x011264),\n\tREG(QSYS_EEE_CFG,\t\t\t\t0x011268),\n\tREG(QSYS_EEE_THRES,\t\t\t\t0x011294),\n\tREG(QSYS_IGR_NO_SHARING,\t\t\t0x011298),\n\tREG(QSYS_EGR_NO_SHARING,\t\t\t0x01129c),\n\tREG(QSYS_SW_STATUS,\t\t\t\t0x0112a0),\n\tREG(QSYS_EXT_CPU_CFG,\t\t\t\t0x0112d0),\n\tREG(QSYS_PAD_CFG,\t\t\t\t0x0112d4),\n\tREG(QSYS_CPU_GROUP_MAP,\t\t\t\t0x0112d8),\n\tREG(QSYS_QMAP,\t\t\t\t\t0x0112dc),\n\tREG(QSYS_ISDX_SGRP,\t\t\t\t0x011400),\n\tREG(QSYS_TIMED_FRAME_ENTRY,\t\t\t0x014000),\n\tREG(QSYS_TFRM_MISC,\t\t\t\t0x011310),\n\tREG(QSYS_TFRM_PORT_DLY,\t\t\t\t0x011314),\n\tREG(QSYS_TFRM_TIMER_CFG_1,\t\t\t0x011318),\n\tREG(QSYS_TFRM_TIMER_CFG_2,\t\t\t0x01131c),\n\tREG(QSYS_TFRM_TIMER_CFG_3,\t\t\t0x011320),\n\tREG(QSYS_TFRM_TIMER_CFG_4,\t\t\t0x011324),\n\tREG(QSYS_TFRM_TIMER_CFG_5,\t\t\t0x011328),\n\tREG(QSYS_TFRM_TIMER_CFG_6,\t\t\t0x01132c),\n\tREG(QSYS_TFRM_TIMER_CFG_7,\t\t\t0x011330),\n\tREG(QSYS_TFRM_TIMER_CFG_8,\t\t\t0x011334),\n\tREG(QSYS_RED_PROFILE,\t\t\t\t0x011338),\n\tREG(QSYS_RES_QOS_MODE,\t\t\t\t0x011378),\n\tREG(QSYS_RES_CFG,\t\t\t\t0x012000),\n\tREG(QSYS_RES_STAT,\t\t\t\t0x012004),\n\tREG(QSYS_EGR_DROP_MODE,\t\t\t\t0x01137c),\n\tREG(QSYS_EQ_CTRL,\t\t\t\t0x011380),\n\tREG(QSYS_EVENTS_CORE,\t\t\t\t0x011384),\n\tREG(QSYS_CIR_CFG,\t\t\t\t0x000000),\n\tREG(QSYS_EIR_CFG,\t\t\t\t0x000004),\n\tREG(QSYS_SE_CFG,\t\t\t\t0x000008),\n\tREG(QSYS_SE_DWRR_CFG,\t\t\t\t0x00000c),\n\tREG(QSYS_SE_CONNECT,\t\t\t\t0x00003c),\n\tREG(QSYS_SE_DLB_SENSE,\t\t\t\t0x000040),\n\tREG(QSYS_CIR_STATE,\t\t\t\t0x000044),\n\tREG(QSYS_EIR_STATE,\t\t\t\t0x000048),\n\tREG(QSYS_SE_STATE,\t\t\t\t0x00004c),\n\tREG(QSYS_HSCH_MISC_CFG,\t\t\t\t0x011388),\n};\n\nstatic const u32 vsc7514_rew_regmap[] = {\n\tREG(REW_PORT_VLAN_CFG,\t\t\t\t0x000000),\n\tREG(REW_TAG_CFG,\t\t\t\t0x000004),\n\tREG(REW_PORT_CFG,\t\t\t\t0x000008),\n\tREG(REW_DSCP_CFG,\t\t\t\t0x00000c),\n\tREG(REW_PCP_DEI_QOS_MAP_CFG,\t\t\t0x000010),\n\tREG(REW_PTP_CFG,\t\t\t\t0x000050),\n\tREG(REW_PTP_DLY1_CFG,\t\t\t\t0x000054),\n\tREG(REW_DSCP_REMAP_DP1_CFG,\t\t\t0x000690),\n\tREG(REW_DSCP_REMAP_CFG,\t\t\t\t0x000790),\n\tREG(REW_STAT_CFG,\t\t\t\t0x000890),\n\tREG(REW_PPT,\t\t\t\t\t0x000680),\n};\n\nstatic const u32 vsc7514_sys_regmap[] = {\n\tREG(SYS_COUNT_RX_OCTETS,\t\t\t0x000000),\n\tREG(SYS_COUNT_RX_UNICAST,\t\t\t0x000004),\n\tREG(SYS_COUNT_RX_MULTICAST,\t\t\t0x000008),\n\tREG(SYS_COUNT_RX_BROADCAST,\t\t\t0x00000c),\n\tREG(SYS_COUNT_RX_SHORTS,\t\t\t0x000010),\n\tREG(SYS_COUNT_RX_FRAGMENTS,\t\t\t0x000014),\n\tREG(SYS_COUNT_RX_JABBERS,\t\t\t0x000018),\n\tREG(SYS_COUNT_RX_CRC_ALIGN_ERRS,\t\t0x00001c),\n\tREG(SYS_COUNT_RX_SYM_ERRS,\t\t\t0x000020),\n\tREG(SYS_COUNT_RX_64,\t\t\t\t0x000024),\n\tREG(SYS_COUNT_RX_65_127,\t\t\t0x000028),\n\tREG(SYS_COUNT_RX_128_255,\t\t\t0x00002c),\n\tREG(SYS_COUNT_RX_256_511,\t\t\t0x000030),\n\tREG(SYS_COUNT_RX_512_1023,\t\t\t0x000034),\n\tREG(SYS_COUNT_RX_1024_1526,\t\t\t0x000038),\n\tREG(SYS_COUNT_RX_1527_MAX,\t\t\t0x00003c),\n\tREG(SYS_COUNT_RX_PAUSE,\t\t\t\t0x000040),\n\tREG(SYS_COUNT_RX_CONTROL,\t\t\t0x000044),\n\tREG(SYS_COUNT_RX_LONGS,\t\t\t\t0x000048),\n\tREG(SYS_COUNT_RX_CLASSIFIED_DROPS,\t\t0x00004c),\n\tREG(SYS_COUNT_RX_RED_PRIO_0,\t\t\t0x000050),\n\tREG(SYS_COUNT_RX_RED_PRIO_1,\t\t\t0x000054),\n\tREG(SYS_COUNT_RX_RED_PRIO_2,\t\t\t0x000058),\n\tREG(SYS_COUNT_RX_RED_PRIO_3,\t\t\t0x00005c),\n\tREG(SYS_COUNT_RX_RED_PRIO_4,\t\t\t0x000060),\n\tREG(SYS_COUNT_RX_RED_PRIO_5,\t\t\t0x000064),\n\tREG(SYS_COUNT_RX_RED_PRIO_6,\t\t\t0x000068),\n\tREG(SYS_COUNT_RX_RED_PRIO_7,\t\t\t0x00006c),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_0,\t\t\t0x000070),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_1,\t\t\t0x000074),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_2,\t\t\t0x000078),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_3,\t\t\t0x00007c),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_4,\t\t\t0x000080),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_5,\t\t\t0x000084),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_6,\t\t\t0x000088),\n\tREG(SYS_COUNT_RX_YELLOW_PRIO_7,\t\t\t0x00008c),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_0,\t\t\t0x000090),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_1,\t\t\t0x000094),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_2,\t\t\t0x000098),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_3,\t\t\t0x00009c),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_4,\t\t\t0x0000a0),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_5,\t\t\t0x0000a4),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_6,\t\t\t0x0000a8),\n\tREG(SYS_COUNT_RX_GREEN_PRIO_7,\t\t\t0x0000ac),\n\tREG(SYS_COUNT_TX_OCTETS,\t\t\t0x000100),\n\tREG(SYS_COUNT_TX_UNICAST,\t\t\t0x000104),\n\tREG(SYS_COUNT_TX_MULTICAST,\t\t\t0x000108),\n\tREG(SYS_COUNT_TX_BROADCAST,\t\t\t0x00010c),\n\tREG(SYS_COUNT_TX_COLLISION,\t\t\t0x000110),\n\tREG(SYS_COUNT_TX_DROPS,\t\t\t\t0x000114),\n\tREG(SYS_COUNT_TX_PAUSE,\t\t\t\t0x000118),\n\tREG(SYS_COUNT_TX_64,\t\t\t\t0x00011c),\n\tREG(SYS_COUNT_TX_65_127,\t\t\t0x000120),\n\tREG(SYS_COUNT_TX_128_255,\t\t\t0x000124),\n\tREG(SYS_COUNT_TX_256_511,\t\t\t0x000128),\n\tREG(SYS_COUNT_TX_512_1023,\t\t\t0x00012c),\n\tREG(SYS_COUNT_TX_1024_1526,\t\t\t0x000130),\n\tREG(SYS_COUNT_TX_1527_MAX,\t\t\t0x000134),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_0,\t\t\t0x000138),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_1,\t\t\t0x00013c),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_2,\t\t\t0x000140),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_3,\t\t\t0x000144),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_4,\t\t\t0x000148),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_5,\t\t\t0x00014c),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_6,\t\t\t0x000150),\n\tREG(SYS_COUNT_TX_YELLOW_PRIO_7,\t\t\t0x000154),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_0,\t\t\t0x000158),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_1,\t\t\t0x00015c),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_2,\t\t\t0x000160),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_3,\t\t\t0x000164),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_4,\t\t\t0x000168),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_5,\t\t\t0x00016c),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_6,\t\t\t0x000170),\n\tREG(SYS_COUNT_TX_GREEN_PRIO_7,\t\t\t0x000174),\n\tREG(SYS_COUNT_TX_AGED,\t\t\t\t0x000178),\n\tREG(SYS_COUNT_DROP_LOCAL,\t\t\t0x000200),\n\tREG(SYS_COUNT_DROP_TAIL,\t\t\t0x000204),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_0,\t\t0x000208),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_1,\t\t0x00020c),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_2,\t\t0x000210),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_3,\t\t0x000214),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_4,\t\t0x000218),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_5,\t\t0x00021c),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_6,\t\t0x000220),\n\tREG(SYS_COUNT_DROP_YELLOW_PRIO_7,\t\t0x000224),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_0,\t\t0x000228),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_1,\t\t0x00022c),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_2,\t\t0x000230),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_3,\t\t0x000234),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_4,\t\t0x000238),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_5,\t\t0x00023c),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_6,\t\t0x000240),\n\tREG(SYS_COUNT_DROP_GREEN_PRIO_7,\t\t0x000244),\n\tREG(SYS_RESET_CFG,\t\t\t\t0x000508),\n\tREG(SYS_CMID,\t\t\t\t\t0x00050c),\n\tREG(SYS_VLAN_ETYPE_CFG,\t\t\t\t0x000510),\n\tREG(SYS_PORT_MODE,\t\t\t\t0x000514),\n\tREG(SYS_FRONT_PORT_MODE,\t\t\t0x000548),\n\tREG(SYS_FRM_AGING,\t\t\t\t0x000574),\n\tREG(SYS_STAT_CFG,\t\t\t\t0x000578),\n\tREG(SYS_SW_STATUS,\t\t\t\t0x00057c),\n\tREG(SYS_MISC_CFG,\t\t\t\t0x0005ac),\n\tREG(SYS_REW_MAC_HIGH_CFG,\t\t\t0x0005b0),\n\tREG(SYS_REW_MAC_LOW_CFG,\t\t\t0x0005dc),\n\tREG(SYS_CM_ADDR,\t\t\t\t0x000500),\n\tREG(SYS_CM_DATA,\t\t\t\t0x000504),\n\tREG(SYS_PAUSE_CFG,\t\t\t\t0x000608),\n\tREG(SYS_PAUSE_TOT_CFG,\t\t\t\t0x000638),\n\tREG(SYS_ATOP,\t\t\t\t\t0x00063c),\n\tREG(SYS_ATOP_TOT_CFG,\t\t\t\t0x00066c),\n\tREG(SYS_MAC_FC_CFG,\t\t\t\t0x000670),\n\tREG(SYS_MMGT,\t\t\t\t\t0x00069c),\n\tREG(SYS_MMGT_FAST,\t\t\t\t0x0006a0),\n\tREG(SYS_EVENTS_DIF,\t\t\t\t0x0006a4),\n\tREG(SYS_EVENTS_CORE,\t\t\t\t0x0006b4),\n\tREG(SYS_PTP_STATUS,\t\t\t\t0x0006b8),\n\tREG(SYS_PTP_TXSTAMP,\t\t\t\t0x0006bc),\n\tREG(SYS_PTP_NXT,\t\t\t\t0x0006c0),\n\tREG(SYS_PTP_CFG,\t\t\t\t0x0006c4),\n};\n\nstatic const u32 vsc7514_vcap_regmap[] = {\n\t \n\tREG(VCAP_CORE_UPDATE_CTRL,\t\t\t0x000000),\n\tREG(VCAP_CORE_MV_CFG,\t\t\t\t0x000004),\n\t \n\tREG(VCAP_CACHE_ENTRY_DAT,\t\t\t0x000008),\n\tREG(VCAP_CACHE_MASK_DAT,\t\t\t0x000108),\n\tREG(VCAP_CACHE_ACTION_DAT,\t\t\t0x000208),\n\tREG(VCAP_CACHE_CNT_DAT,\t\t\t\t0x000308),\n\tREG(VCAP_CACHE_TG_DAT,\t\t\t\t0x000388),\n\t \n\tREG(VCAP_CONST_VCAP_VER,\t\t\t0x000398),\n\tREG(VCAP_CONST_ENTRY_WIDTH,\t\t\t0x00039c),\n\tREG(VCAP_CONST_ENTRY_CNT,\t\t\t0x0003a0),\n\tREG(VCAP_CONST_ENTRY_SWCNT,\t\t\t0x0003a4),\n\tREG(VCAP_CONST_ENTRY_TG_WIDTH,\t\t\t0x0003a8),\n\tREG(VCAP_CONST_ACTION_DEF_CNT,\t\t\t0x0003ac),\n\tREG(VCAP_CONST_ACTION_WIDTH,\t\t\t0x0003b0),\n\tREG(VCAP_CONST_CNT_WIDTH,\t\t\t0x0003b4),\n\tREG(VCAP_CONST_CORE_CNT,\t\t\t0x0003b8),\n\tREG(VCAP_CONST_IF_CNT,\t\t\t\t0x0003bc),\n};\n\nstatic const u32 vsc7514_ptp_regmap[] = {\n\tREG(PTP_PIN_CFG,\t\t\t\t0x000000),\n\tREG(PTP_PIN_TOD_SEC_MSB,\t\t\t0x000004),\n\tREG(PTP_PIN_TOD_SEC_LSB,\t\t\t0x000008),\n\tREG(PTP_PIN_TOD_NSEC,\t\t\t\t0x00000c),\n\tREG(PTP_PIN_WF_HIGH_PERIOD,\t\t\t0x000014),\n\tREG(PTP_PIN_WF_LOW_PERIOD,\t\t\t0x000018),\n\tREG(PTP_CFG_MISC,\t\t\t\t0x0000a0),\n\tREG(PTP_CLK_CFG_ADJ_CFG,\t\t\t0x0000a4),\n\tREG(PTP_CLK_CFG_ADJ_FREQ,\t\t\t0x0000a8),\n};\n\nstatic const u32 vsc7514_dev_gmii_regmap[] = {\n\tREG(DEV_CLOCK_CFG,\t\t\t\t0x0),\n\tREG(DEV_PORT_MISC,\t\t\t\t0x4),\n\tREG(DEV_EVENTS,\t\t\t\t\t0x8),\n\tREG(DEV_EEE_CFG,\t\t\t\t0xc),\n\tREG(DEV_RX_PATH_DELAY,\t\t\t\t0x10),\n\tREG(DEV_TX_PATH_DELAY,\t\t\t\t0x14),\n\tREG(DEV_PTP_PREDICT_CFG,\t\t\t0x18),\n\tREG(DEV_MAC_ENA_CFG,\t\t\t\t0x1c),\n\tREG(DEV_MAC_MODE_CFG,\t\t\t\t0x20),\n\tREG(DEV_MAC_MAXLEN_CFG,\t\t\t\t0x24),\n\tREG(DEV_MAC_TAGS_CFG,\t\t\t\t0x28),\n\tREG(DEV_MAC_ADV_CHK_CFG,\t\t\t0x2c),\n\tREG(DEV_MAC_IFG_CFG,\t\t\t\t0x30),\n\tREG(DEV_MAC_HDX_CFG,\t\t\t\t0x34),\n\tREG(DEV_MAC_DBG_CFG,\t\t\t\t0x38),\n\tREG(DEV_MAC_FC_MAC_LOW_CFG,\t\t\t0x3c),\n\tREG(DEV_MAC_FC_MAC_HIGH_CFG,\t\t\t0x40),\n\tREG(DEV_MAC_STICKY,\t\t\t\t0x44),\n\tREG(PCS1G_CFG,\t\t\t\t\t0x48),\n\tREG(PCS1G_MODE_CFG,\t\t\t\t0x4c),\n\tREG(PCS1G_SD_CFG,\t\t\t\t0x50),\n\tREG(PCS1G_ANEG_CFG,\t\t\t\t0x54),\n\tREG(PCS1G_ANEG_NP_CFG,\t\t\t\t0x58),\n\tREG(PCS1G_LB_CFG,\t\t\t\t0x5c),\n\tREG(PCS1G_DBG_CFG,\t\t\t\t0x60),\n\tREG(PCS1G_CDET_CFG,\t\t\t\t0x64),\n\tREG(PCS1G_ANEG_STATUS,\t\t\t\t0x68),\n\tREG(PCS1G_ANEG_NP_STATUS,\t\t\t0x6c),\n\tREG(PCS1G_LINK_STATUS,\t\t\t\t0x70),\n\tREG(PCS1G_LINK_DOWN_CNT,\t\t\t0x74),\n\tREG(PCS1G_STICKY,\t\t\t\t0x78),\n\tREG(PCS1G_DEBUG_STATUS,\t\t\t\t0x7c),\n\tREG(PCS1G_LPI_CFG,\t\t\t\t0x80),\n\tREG(PCS1G_LPI_WAKE_ERROR_CNT,\t\t\t0x84),\n\tREG(PCS1G_LPI_STATUS,\t\t\t\t0x88),\n\tREG(PCS1G_TSTPAT_MODE_CFG,\t\t\t0x8c),\n\tREG(PCS1G_TSTPAT_STATUS,\t\t\t0x90),\n\tREG(DEV_PCS_FX100_CFG,\t\t\t\t0x94),\n\tREG(DEV_PCS_FX100_STATUS,\t\t\t0x98),\n};\n\nconst u32 *vsc7514_regmap[TARGET_MAX] = {\n\t[ANA] = vsc7514_ana_regmap,\n\t[QS] = vsc7514_qs_regmap,\n\t[QSYS] = vsc7514_qsys_regmap,\n\t[REW] = vsc7514_rew_regmap,\n\t[SYS] = vsc7514_sys_regmap,\n\t[S0] = vsc7514_vcap_regmap,\n\t[S1] = vsc7514_vcap_regmap,\n\t[S2] = vsc7514_vcap_regmap,\n\t[PTP] = vsc7514_ptp_regmap,\n\t[DEV_GMII] = vsc7514_dev_gmii_regmap,\n};\nEXPORT_SYMBOL(vsc7514_regmap);\n\nstatic const struct vcap_field vsc7514_vcap_es0_keys[] = {\n\t[VCAP_ES0_EGR_PORT]\t\t\t= { 0,   4 },\n\t[VCAP_ES0_IGR_PORT]\t\t\t= { 4,   4 },\n\t[VCAP_ES0_RSV]\t\t\t\t= { 8,   2 },\n\t[VCAP_ES0_L2_MC]\t\t\t= { 10,  1 },\n\t[VCAP_ES0_L2_BC]\t\t\t= { 11,  1 },\n\t[VCAP_ES0_VID]\t\t\t\t= { 12, 12 },\n\t[VCAP_ES0_DP]\t\t\t\t= { 24,  1 },\n\t[VCAP_ES0_PCP]\t\t\t\t= { 25,  3 },\n};\n\nstatic const struct vcap_field vsc7514_vcap_es0_actions[]   = {\n\t[VCAP_ES0_ACT_PUSH_OUTER_TAG]\t\t= { 0,   2 },\n\t[VCAP_ES0_ACT_PUSH_INNER_TAG]\t\t= { 2,   1 },\n\t[VCAP_ES0_ACT_TAG_A_TPID_SEL]\t\t= { 3,   2 },\n\t[VCAP_ES0_ACT_TAG_A_VID_SEL]\t\t= { 5,   1 },\n\t[VCAP_ES0_ACT_TAG_A_PCP_SEL]\t\t= { 6,   2 },\n\t[VCAP_ES0_ACT_TAG_A_DEI_SEL]\t\t= { 8,   2 },\n\t[VCAP_ES0_ACT_TAG_B_TPID_SEL]\t\t= { 10,  2 },\n\t[VCAP_ES0_ACT_TAG_B_VID_SEL]\t\t= { 12,  1 },\n\t[VCAP_ES0_ACT_TAG_B_PCP_SEL]\t\t= { 13,  2 },\n\t[VCAP_ES0_ACT_TAG_B_DEI_SEL]\t\t= { 15,  2 },\n\t[VCAP_ES0_ACT_VID_A_VAL]\t\t= { 17, 12 },\n\t[VCAP_ES0_ACT_PCP_A_VAL]\t\t= { 29,  3 },\n\t[VCAP_ES0_ACT_DEI_A_VAL]\t\t= { 32,  1 },\n\t[VCAP_ES0_ACT_VID_B_VAL]\t\t= { 33, 12 },\n\t[VCAP_ES0_ACT_PCP_B_VAL]\t\t= { 45,  3 },\n\t[VCAP_ES0_ACT_DEI_B_VAL]\t\t= { 48,  1 },\n\t[VCAP_ES0_ACT_RSV]\t\t\t= { 49, 24 },\n\t[VCAP_ES0_ACT_HIT_STICKY]\t\t= { 73,  1 },\n};\n\nstatic const struct vcap_field vsc7514_vcap_is1_keys[] = {\n\t[VCAP_IS1_HK_TYPE]\t\t\t= { 0,    1 },\n\t[VCAP_IS1_HK_LOOKUP]\t\t\t= { 1,    2 },\n\t[VCAP_IS1_HK_IGR_PORT_MASK]\t\t= { 3,   12 },\n\t[VCAP_IS1_HK_RSV]\t\t\t= { 15,   9 },\n\t[VCAP_IS1_HK_OAM_Y1731]\t\t\t= { 24,   1 },\n\t[VCAP_IS1_HK_L2_MC]\t\t\t= { 25,   1 },\n\t[VCAP_IS1_HK_L2_BC]\t\t\t= { 26,   1 },\n\t[VCAP_IS1_HK_IP_MC]\t\t\t= { 27,   1 },\n\t[VCAP_IS1_HK_VLAN_TAGGED]\t\t= { 28,   1 },\n\t[VCAP_IS1_HK_VLAN_DBL_TAGGED]\t\t= { 29,   1 },\n\t[VCAP_IS1_HK_TPID]\t\t\t= { 30,   1 },\n\t[VCAP_IS1_HK_VID]\t\t\t= { 31,  12 },\n\t[VCAP_IS1_HK_DEI]\t\t\t= { 43,   1 },\n\t[VCAP_IS1_HK_PCP]\t\t\t= { 44,   3 },\n\t \n\t[VCAP_IS1_HK_L2_SMAC]\t\t\t= { 47,  48 },\n\t[VCAP_IS1_HK_ETYPE_LEN]\t\t\t= { 95,   1 },\n\t[VCAP_IS1_HK_ETYPE]\t\t\t= { 96,  16 },\n\t[VCAP_IS1_HK_IP_SNAP]\t\t\t= { 112,  1 },\n\t[VCAP_IS1_HK_IP4]\t\t\t= { 113,  1 },\n\t \n\t[VCAP_IS1_HK_L3_FRAGMENT]\t\t= { 114,  1 },\n\t[VCAP_IS1_HK_L3_FRAG_OFS_GT0]\t\t= { 115,  1 },\n\t[VCAP_IS1_HK_L3_OPTIONS]\t\t= { 116,  1 },\n\t[VCAP_IS1_HK_L3_DSCP]\t\t\t= { 117,  6 },\n\t[VCAP_IS1_HK_L3_IP4_SIP]\t\t= { 123, 32 },\n\t \n\t[VCAP_IS1_HK_TCP_UDP]\t\t\t= { 155,  1 },\n\t[VCAP_IS1_HK_TCP]\t\t\t= { 156,  1 },\n\t[VCAP_IS1_HK_L4_SPORT]\t\t\t= { 157, 16 },\n\t[VCAP_IS1_HK_L4_RNG]\t\t\t= { 173,  8 },\n\t \n\t[VCAP_IS1_HK_IP4_INNER_TPID]\t\t= { 47,   1 },\n\t[VCAP_IS1_HK_IP4_INNER_VID]\t\t= { 48,  12 },\n\t[VCAP_IS1_HK_IP4_INNER_DEI]\t\t= { 60,   1 },\n\t[VCAP_IS1_HK_IP4_INNER_PCP]\t\t= { 61,   3 },\n\t[VCAP_IS1_HK_IP4_IP4]\t\t\t= { 64,   1 },\n\t[VCAP_IS1_HK_IP4_L3_FRAGMENT]\t\t= { 65,   1 },\n\t[VCAP_IS1_HK_IP4_L3_FRAG_OFS_GT0]\t= { 66,   1 },\n\t[VCAP_IS1_HK_IP4_L3_OPTIONS]\t\t= { 67,   1 },\n\t[VCAP_IS1_HK_IP4_L3_DSCP]\t\t= { 68,   6 },\n\t[VCAP_IS1_HK_IP4_L3_IP4_DIP]\t\t= { 74,  32 },\n\t[VCAP_IS1_HK_IP4_L3_IP4_SIP]\t\t= { 106, 32 },\n\t[VCAP_IS1_HK_IP4_L3_PROTO]\t\t= { 138,  8 },\n\t[VCAP_IS1_HK_IP4_TCP_UDP]\t\t= { 146,  1 },\n\t[VCAP_IS1_HK_IP4_TCP]\t\t\t= { 147,  1 },\n\t[VCAP_IS1_HK_IP4_L4_RNG]\t\t= { 148,  8 },\n\t[VCAP_IS1_HK_IP4_IP_PAYLOAD_S1_5TUPLE]\t= { 156, 32 },\n};\n\nstatic const struct vcap_field vsc7514_vcap_is1_actions[] = {\n\t[VCAP_IS1_ACT_DSCP_ENA]\t\t\t= { 0,   1 },\n\t[VCAP_IS1_ACT_DSCP_VAL]\t\t\t= { 1,   6 },\n\t[VCAP_IS1_ACT_QOS_ENA]\t\t\t= { 7,   1 },\n\t[VCAP_IS1_ACT_QOS_VAL]\t\t\t= { 8,   3 },\n\t[VCAP_IS1_ACT_DP_ENA]\t\t\t= { 11,  1 },\n\t[VCAP_IS1_ACT_DP_VAL]\t\t\t= { 12,  1 },\n\t[VCAP_IS1_ACT_PAG_OVERRIDE_MASK]\t= { 13,  8 },\n\t[VCAP_IS1_ACT_PAG_VAL]\t\t\t= { 21,  8 },\n\t[VCAP_IS1_ACT_RSV]\t\t\t= { 29,  9 },\n\t \n\t[VCAP_IS1_ACT_VID_REPLACE_ENA]\t\t= { 38,  1 },\n\t[VCAP_IS1_ACT_VID_ADD_VAL]\t\t= { 39, 12 },\n\t[VCAP_IS1_ACT_FID_SEL]\t\t\t= { 51,  2 },\n\t[VCAP_IS1_ACT_FID_VAL]\t\t\t= { 53, 13 },\n\t[VCAP_IS1_ACT_PCP_DEI_ENA]\t\t= { 66,  1 },\n\t[VCAP_IS1_ACT_PCP_VAL]\t\t\t= { 67,  3 },\n\t[VCAP_IS1_ACT_DEI_VAL]\t\t\t= { 70,  1 },\n\t[VCAP_IS1_ACT_VLAN_POP_CNT_ENA]\t\t= { 71,  1 },\n\t[VCAP_IS1_ACT_VLAN_POP_CNT]\t\t= { 72,  2 },\n\t[VCAP_IS1_ACT_CUSTOM_ACE_TYPE_ENA]\t= { 74,  4 },\n\t[VCAP_IS1_ACT_HIT_STICKY]\t\t= { 78,  1 },\n};\n\nstatic const struct vcap_field vsc7514_vcap_is2_keys[] = {\n\t \n\t[VCAP_IS2_TYPE]\t\t\t\t= { 0,    4 },\n\t[VCAP_IS2_HK_FIRST]\t\t\t= { 4,    1 },\n\t[VCAP_IS2_HK_PAG]\t\t\t= { 5,    8 },\n\t[VCAP_IS2_HK_IGR_PORT_MASK]\t\t= { 13,  12 },\n\t[VCAP_IS2_HK_RSV2]\t\t\t= { 25,   1 },\n\t[VCAP_IS2_HK_HOST_MATCH]\t\t= { 26,   1 },\n\t[VCAP_IS2_HK_L2_MC]\t\t\t= { 27,   1 },\n\t[VCAP_IS2_HK_L2_BC]\t\t\t= { 28,   1 },\n\t[VCAP_IS2_HK_VLAN_TAGGED]\t\t= { 29,   1 },\n\t[VCAP_IS2_HK_VID]\t\t\t= { 30,  12 },\n\t[VCAP_IS2_HK_DEI]\t\t\t= { 42,   1 },\n\t[VCAP_IS2_HK_PCP]\t\t\t= { 43,   3 },\n\t \n\t[VCAP_IS2_HK_L2_DMAC]\t\t\t= { 46,  48 },\n\t[VCAP_IS2_HK_L2_SMAC]\t\t\t= { 94,  48 },\n\t \n\t[VCAP_IS2_HK_MAC_ETYPE_ETYPE]\t\t= { 142, 16 },\n\t[VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD0]\t= { 158, 16 },\n\t[VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD1]\t= { 174,  8 },\n\t[VCAP_IS2_HK_MAC_ETYPE_L2_PAYLOAD2]\t= { 182,  3 },\n\t \n\t[VCAP_IS2_HK_MAC_LLC_L2_LLC]\t\t= { 142, 40 },\n\t \n\t[VCAP_IS2_HK_MAC_SNAP_L2_SNAP]\t\t= { 142, 40 },\n\t \n\t[VCAP_IS2_HK_MAC_ARP_SMAC]\t\t= { 46,  48 },\n\t[VCAP_IS2_HK_MAC_ARP_ADDR_SPACE_OK]\t= { 94,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_PROTO_SPACE_OK]\t= { 95,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_LEN_OK]\t\t= { 96,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_TARGET_MATCH]\t= { 97,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_SENDER_MATCH]\t= { 98,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_OPCODE_UNKNOWN]\t= { 99,   1 },\n\t[VCAP_IS2_HK_MAC_ARP_OPCODE]\t\t= { 100,  2 },\n\t[VCAP_IS2_HK_MAC_ARP_L3_IP4_DIP]\t= { 102, 32 },\n\t[VCAP_IS2_HK_MAC_ARP_L3_IP4_SIP]\t= { 134, 32 },\n\t[VCAP_IS2_HK_MAC_ARP_DIP_EQ_SIP]\t= { 166,  1 },\n\t \n\t[VCAP_IS2_HK_IP4]\t\t\t= { 46,   1 },\n\t[VCAP_IS2_HK_L3_FRAGMENT]\t\t= { 47,   1 },\n\t[VCAP_IS2_HK_L3_FRAG_OFS_GT0]\t\t= { 48,   1 },\n\t[VCAP_IS2_HK_L3_OPTIONS]\t\t= { 49,   1 },\n\t[VCAP_IS2_HK_IP4_L3_TTL_GT0]\t\t= { 50,   1 },\n\t[VCAP_IS2_HK_L3_TOS]\t\t\t= { 51,   8 },\n\t[VCAP_IS2_HK_L3_IP4_DIP]\t\t= { 59,  32 },\n\t[VCAP_IS2_HK_L3_IP4_SIP]\t\t= { 91,  32 },\n\t[VCAP_IS2_HK_DIP_EQ_SIP]\t\t= { 123,  1 },\n\t \n\t[VCAP_IS2_HK_TCP]\t\t\t= { 124,  1 },\n\t[VCAP_IS2_HK_L4_DPORT]\t\t\t= { 125, 16 },\n\t[VCAP_IS2_HK_L4_SPORT]\t\t\t= { 141, 16 },\n\t[VCAP_IS2_HK_L4_RNG]\t\t\t= { 157,  8 },\n\t[VCAP_IS2_HK_L4_SPORT_EQ_DPORT]\t\t= { 165,  1 },\n\t[VCAP_IS2_HK_L4_SEQUENCE_EQ0]\t\t= { 166,  1 },\n\t[VCAP_IS2_HK_L4_FIN]\t\t\t= { 167,  1 },\n\t[VCAP_IS2_HK_L4_SYN]\t\t\t= { 168,  1 },\n\t[VCAP_IS2_HK_L4_RST]\t\t\t= { 169,  1 },\n\t[VCAP_IS2_HK_L4_PSH]\t\t\t= { 170,  1 },\n\t[VCAP_IS2_HK_L4_ACK]\t\t\t= { 171,  1 },\n\t[VCAP_IS2_HK_L4_URG]\t\t\t= { 172,  1 },\n\t[VCAP_IS2_HK_L4_1588_DOM]\t\t= { 173,  8 },\n\t[VCAP_IS2_HK_L4_1588_VER]\t\t= { 181,  4 },\n\t \n\t[VCAP_IS2_HK_IP4_L3_PROTO]\t\t= { 124,  8 },\n\t[VCAP_IS2_HK_L3_PAYLOAD]\t\t= { 132, 56 },\n\t \n\t[VCAP_IS2_HK_IP6_L3_TTL_GT0]\t\t= { 46,   1 },\n\t[VCAP_IS2_HK_L3_IP6_SIP]\t\t= { 47, 128 },\n\t[VCAP_IS2_HK_IP6_L3_PROTO]\t\t= { 175,  8 },\n\t \n\t[VCAP_IS2_HK_OAM_MEL_FLAGS]\t\t= { 142,  7 },\n\t[VCAP_IS2_HK_OAM_VER]\t\t\t= { 149,  5 },\n\t[VCAP_IS2_HK_OAM_OPCODE]\t\t= { 154,  8 },\n\t[VCAP_IS2_HK_OAM_FLAGS]\t\t\t= { 162,  8 },\n\t[VCAP_IS2_HK_OAM_MEPID]\t\t\t= { 170, 16 },\n\t[VCAP_IS2_HK_OAM_CCM_CNTS_EQ0]\t\t= { 186,  1 },\n\t[VCAP_IS2_HK_OAM_IS_Y1731]\t\t= { 187,  1 },\n};\n\nstatic const struct vcap_field vsc7514_vcap_is2_actions[] = {\n\t[VCAP_IS2_ACT_HIT_ME_ONCE]\t\t= { 0,   1 },\n\t[VCAP_IS2_ACT_CPU_COPY_ENA]\t\t= { 1,   1 },\n\t[VCAP_IS2_ACT_CPU_QU_NUM]\t\t= { 2,   3 },\n\t[VCAP_IS2_ACT_MASK_MODE]\t\t= { 5,   2 },\n\t[VCAP_IS2_ACT_MIRROR_ENA]\t\t= { 7,   1 },\n\t[VCAP_IS2_ACT_LRN_DIS]\t\t\t= { 8,   1 },\n\t[VCAP_IS2_ACT_POLICE_ENA]\t\t= { 9,   1 },\n\t[VCAP_IS2_ACT_POLICE_IDX]\t\t= { 10,  9 },\n\t[VCAP_IS2_ACT_POLICE_VCAP_ONLY]\t\t= { 19,  1 },\n\t[VCAP_IS2_ACT_PORT_MASK]\t\t= { 20, 11 },\n\t[VCAP_IS2_ACT_REW_OP]\t\t\t= { 31,  9 },\n\t[VCAP_IS2_ACT_SMAC_REPLACE_ENA]\t\t= { 40,  1 },\n\t[VCAP_IS2_ACT_RSV]\t\t\t= { 41,  2 },\n\t[VCAP_IS2_ACT_ACL_ID]\t\t\t= { 43,  6 },\n\t[VCAP_IS2_ACT_HIT_CNT]\t\t\t= { 49, 32 },\n};\n\nstruct vcap_props vsc7514_vcap_props[] = {\n\t[VCAP_ES0] = {\n\t\t.action_type_width = 0,\n\t\t.action_table = {\n\t\t\t[ES0_ACTION_TYPE_NORMAL] = {\n\t\t\t\t.width = 73,  \n\t\t\t\t.count = 1,\n\t\t\t},\n\t\t},\n\t\t.target = S0,\n\t\t.keys = vsc7514_vcap_es0_keys,\n\t\t.actions = vsc7514_vcap_es0_actions,\n\t},\n\t[VCAP_IS1] = {\n\t\t.action_type_width = 0,\n\t\t.action_table = {\n\t\t\t[IS1_ACTION_TYPE_NORMAL] = {\n\t\t\t\t.width = 78,  \n\t\t\t\t.count = 4,\n\t\t\t},\n\t\t},\n\t\t.target = S1,\n\t\t.keys = vsc7514_vcap_is1_keys,\n\t\t.actions = vsc7514_vcap_is1_actions,\n\t},\n\t[VCAP_IS2] = {\n\t\t.action_type_width = 1,\n\t\t.action_table = {\n\t\t\t[IS2_ACTION_TYPE_NORMAL] = {\n\t\t\t\t.width = 49,\n\t\t\t\t.count = 2\n\t\t\t},\n\t\t\t[IS2_ACTION_TYPE_SMAC_SIP] = {\n\t\t\t\t.width = 6,\n\t\t\t\t.count = 4\n\t\t\t},\n\t\t},\n\t\t.target = S2,\n\t\t.keys = vsc7514_vcap_is2_keys,\n\t\t.actions = vsc7514_vcap_is2_actions,\n\t},\n};\nEXPORT_SYMBOL(vsc7514_vcap_props);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}