<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86Disassembler.cpp source code [llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ContextDecision,ModRMDecision,OpcodeDecision "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>Disassembler</a>/<a href='X86Disassembler.cpp.html'>X86Disassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86Disassembler.cpp - Disassembler for x86 and x86_64 -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains code to translate the data produced by the decoder into</i></td></tr>
<tr><th id="11">11</th><td><i>//  MCInsts.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// The X86 disassembler is a table-driven disassembler for the 16-, 32-, and</i></td></tr>
<tr><th id="15">15</th><td><i>// 64-bit X86 instruction sets.  The main decode sequence for an assembly</i></td></tr>
<tr><th id="16">16</th><td><i>// instruction in this disassembler is:</i></td></tr>
<tr><th id="17">17</th><td><i>//</i></td></tr>
<tr><th id="18">18</th><td><i>// 1. Read the prefix bytes and determine the attributes of the instruction.</i></td></tr>
<tr><th id="19">19</th><td><i>//    These attributes, recorded in enum attributeBits</i></td></tr>
<tr><th id="20">20</th><td><i>//    (X86DisassemblerDecoderCommon.h), form a bitmask.  The table CONTEXTS_SYM</i></td></tr>
<tr><th id="21">21</th><td><i>//    provides a mapping from bitmasks to contexts, which are represented by</i></td></tr>
<tr><th id="22">22</th><td><i>//    enum InstructionContext (ibid.).</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// 2. Read the opcode, and determine what kind of opcode it is.  The</i></td></tr>
<tr><th id="25">25</th><td><i>//    disassembler distinguishes four kinds of opcodes, which are enumerated in</i></td></tr>
<tr><th id="26">26</th><td><i>//    OpcodeType (X86DisassemblerDecoderCommon.h): one-byte (0xnn), two-byte</i></td></tr>
<tr><th id="27">27</th><td><i>//    (0x0f 0xnn), three-byte-38 (0x0f 0x38 0xnn), or three-byte-3a</i></td></tr>
<tr><th id="28">28</th><td><i>//    (0x0f 0x3a 0xnn).  Mandatory prefixes are treated as part of the context.</i></td></tr>
<tr><th id="29">29</th><td><i>//</i></td></tr>
<tr><th id="30">30</th><td><i>// 3. Depending on the opcode type, look in one of four ClassDecision structures</i></td></tr>
<tr><th id="31">31</th><td><i>//    (X86DisassemblerDecoderCommon.h).  Use the opcode class to determine which</i></td></tr>
<tr><th id="32">32</th><td><i>//    OpcodeDecision (ibid.) to look the opcode in.  Look up the opcode, to get</i></td></tr>
<tr><th id="33">33</th><td><i>//    a ModRMDecision (ibid.).</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>// 4. Some instructions, such as escape opcodes or extended opcodes, or even</i></td></tr>
<tr><th id="36">36</th><td><i>//    instructions that have ModRM*Reg / ModRM*Mem forms in LLVM, need the</i></td></tr>
<tr><th id="37">37</th><td><i>//    ModR/M byte to complete decode.  The ModRMDecision's type is an entry from</i></td></tr>
<tr><th id="38">38</th><td><i>//    ModRMDecisionType (X86DisassemblerDecoderCommon.h) that indicates if the</i></td></tr>
<tr><th id="39">39</th><td><i>//    ModR/M byte is required and how to interpret it.</i></td></tr>
<tr><th id="40">40</th><td><i>//</i></td></tr>
<tr><th id="41">41</th><td><i>// 5. After resolving the ModRMDecision, the disassembler has a unique ID</i></td></tr>
<tr><th id="42">42</th><td><i>//    of type InstrUID (X86DisassemblerDecoderCommon.h).  Looking this ID up in</i></td></tr>
<tr><th id="43">43</th><td><i>//    INSTRUCTIONS_SYM yields the name of the instruction and the encodings and</i></td></tr>
<tr><th id="44">44</th><td><i>//    meanings of its operands.</i></td></tr>
<tr><th id="45">45</th><td><i>//</i></td></tr>
<tr><th id="46">46</th><td><i>// 6. For each operand, its encoding is an entry from OperandEncoding</i></td></tr>
<tr><th id="47">47</th><td><i>//    (X86DisassemblerDecoderCommon.h) and its type is an entry from</i></td></tr>
<tr><th id="48">48</th><td><i>//    OperandType (ibid.).  The encoding indicates how to read it from the</i></td></tr>
<tr><th id="49">49</th><td><i>//    instruction; the type indicates how to interpret the value once it has</i></td></tr>
<tr><th id="50">50</th><td><i>//    been read.  For example, a register operand could be stored in the R/M</i></td></tr>
<tr><th id="51">51</th><td><i>//    field of the ModR/M byte, the REG field of the ModR/M byte, or added to</i></td></tr>
<tr><th id="52">52</th><td><i>//    the main opcode.  This is orthogonal from its meaning (an GPR or an XMM</i></td></tr>
<tr><th id="53">53</th><td><i>//    register, for instance).  Given this information, the operands can be</i></td></tr>
<tr><th id="54">54</th><td><i>//    extracted and interpreted.</i></td></tr>
<tr><th id="55">55</th><td><i>//</i></td></tr>
<tr><th id="56">56</th><td><i>// 7. As the last step, the disassembler translates the instruction information</i></td></tr>
<tr><th id="57">57</th><td><i>//    and operands into a format understandable by the client - in this case, an</i></td></tr>
<tr><th id="58">58</th><td><i>//    MCInst for use by the MC infrastructure.</i></td></tr>
<tr><th id="59">59</th><td><i>//</i></td></tr>
<tr><th id="60">60</th><td><i>// The disassembler is broken broadly into two parts: the table emitter that</i></td></tr>
<tr><th id="61">61</th><td><i>// emits the instruction decode tables discussed above during compilation, and</i></td></tr>
<tr><th id="62">62</th><td><i>// the disassembler itself.  The table emitter is documented in more detail in</i></td></tr>
<tr><th id="63">63</th><td><i>// utils/TableGen/X86DisassemblerEmitter.h.</i></td></tr>
<tr><th id="64">64</th><td><i>//</i></td></tr>
<tr><th id="65">65</th><td><i>// X86Disassembler.cpp contains the code responsible for step 7, and for</i></td></tr>
<tr><th id="66">66</th><td><i>//   invoking the decoder to execute steps 1-6.</i></td></tr>
<tr><th id="67">67</th><td><i>// X86DisassemblerDecoderCommon.h contains the definitions needed by both the</i></td></tr>
<tr><th id="68">68</th><td><i>//   table emitter and the disassembler.</i></td></tr>
<tr><th id="69">69</th><td><i>// X86DisassemblerDecoder.h contains the public interface of the decoder,</i></td></tr>
<tr><th id="70">70</th><td><i>//   factored out into C for possible use by other projects.</i></td></tr>
<tr><th id="71">71</th><td><i>// X86DisassemblerDecoder.c contains the source code of the decoder, which is</i></td></tr>
<tr><th id="72">72</th><td><i>//   responsible for steps 1-6.</i></td></tr>
<tr><th id="73">73</th><td><i>//</i></td></tr>
<tr><th id="74">74</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../MCTargetDesc/X86MCTargetDesc.h.html">"MCTargetDesc/X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../TargetInfo/X86TargetInfo.h.html">"TargetInfo/X86TargetInfo.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="X86DisassemblerDecoder.h.html">"X86DisassemblerDecoder.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../../../include/llvm/Support/Format.h.html">"llvm/Support/Format.h"</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="92">92</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm::X86Disassembler</span>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "x86-disassembler"</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/debug" data-ref="_M/debug">debug</dfn>(s) LLVM_DEBUG(dbgs() &lt;&lt; __LINE__ &lt;&lt; ": " &lt;&lt; s);</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>// Specifies whether a ModR/M byte is needed and (if so) which</i></td></tr>
<tr><th id="99">99</th><td><i>// instruction each possible value of the ModR/M byte corresponds to.  Once</i></td></tr>
<tr><th id="100">100</th><td><i>// this information is known, we have narrowed down to a single instruction.</i></td></tr>
<tr><th id="101">101</th><td><b>struct</b> <dfn class="type def" id="ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision" data-ref-filename="ModRMDecision">ModRMDecision</dfn> {</td></tr>
<tr><th id="102">102</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-type='uint8_t' data-ref="ModRMDecision::modrm_type" data-ref-filename="ModRMDecision..modrm_type">modrm_type</dfn>;</td></tr>
<tr><th id="103">103</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-type='uint16_t' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</dfn>;</td></tr>
<tr><th id="104">104</th><td>};</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// Specifies which set of ModR/M-&gt;instruction tables to look at</i></td></tr>
<tr><th id="107">107</th><td><i>// given a particular opcode.</i></td></tr>
<tr><th id="108">108</th><td><b>struct</b> <dfn class="type def" id="OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision" data-ref-filename="OpcodeDecision">OpcodeDecision</dfn> {</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision" data-ref-filename="ModRMDecision">ModRMDecision</a> <dfn class="tu decl field" id="OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-type='ModRMDecision [256]' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</dfn>[<var>256</var>];</td></tr>
<tr><th id="110">110</th><td>};</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>// Specifies which opcode-&gt;instruction tables to look at given</i></td></tr>
<tr><th id="113">113</th><td><i>// a particular context (set of attributes).  Since there are many possible</i></td></tr>
<tr><th id="114">114</th><td><i>// contexts, the decoder first uses CONTEXTS_SYM to determine which context</i></td></tr>
<tr><th id="115">115</th><td><i>// applies given a specific set of attributes.  Hence there are only IC_max</i></td></tr>
<tr><th id="116">116</th><td><i>// entries in this table, rather than 2^(ATTR_max).</i></td></tr>
<tr><th id="117">117</th><td><b>struct</b> <dfn class="type def" id="ContextDecision" title='ContextDecision' data-ref="ContextDecision" data-ref-filename="ContextDecision">ContextDecision</dfn> {</td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="#OpcodeDecision" title='OpcodeDecision' data-ref="OpcodeDecision" data-ref-filename="OpcodeDecision">OpcodeDecision</a> <dfn class="tu decl field" id="ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-type='OpcodeDecision [185]' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</dfn>[<a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::IC_max" title='llvm::X86Disassembler::IC_max' data-ref="llvm::X86Disassembler::IC_max" data-ref-filename="llvm..X86Disassembler..IC_max">IC_max</a>];</td></tr>
<tr><th id="119">119</th><td>};</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#include <a href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html">"X86GenDisassemblerTables.inc"</a></u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <a class="typedef" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID" data-ref-filename="llvm..X86Disassembler..InstrUID">InstrUID</a> <dfn class="tu decl def fn" id="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-type='llvm::X86Disassembler::InstrUID decode(llvm::X86Disassembler::OpcodeType type, llvm::X86Disassembler::InstructionContext insnContext, uint8_t opcode, uint8_t modRM)' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" data-ref-filename="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</dfn>(<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType" data-ref-filename="llvm..X86Disassembler..OpcodeType">OpcodeType</a> <dfn class="local col1 decl" id="1type" title='type' data-type='llvm::X86Disassembler::OpcodeType' data-ref="1type" data-ref-filename="1type">type</dfn>, <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext" data-ref-filename="llvm..X86Disassembler..InstructionContext">InstructionContext</a> <dfn class="local col2 decl" id="2insnContext" title='insnContext' data-type='llvm::X86Disassembler::InstructionContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</dfn>,</td></tr>
<tr><th id="124">124</th><td>                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="3opcode" title='opcode' data-type='uint8_t' data-ref="3opcode" data-ref-filename="3opcode">opcode</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="4modRM" title='modRM' data-type='uint8_t' data-ref="4modRM" data-ref-filename="4modRM">modRM</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <b>struct</b> <a class="type" href="#ModRMDecision" title='ModRMDecision' data-ref="ModRMDecision" data-ref-filename="ModRMDecision">ModRMDecision</a> *<dfn class="local col5 decl" id="5dec" title='dec' data-type='const struct ModRMDecision *' data-ref="5dec" data-ref-filename="5dec">dec</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1type" title='type' data-ref="1type" data-ref-filename="1type">type</a>) {</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a>:</td></tr>
<tr><th id="129">129</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#26" title="x86DisassemblerOneByteOpcodes" data-ref="_M/ONEBYTE_SYM">ONEBYTE_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="130">130</th><td>    <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>:</td></tr>
<tr><th id="132">132</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#27" title="x86DisassemblerTwoByteOpcodes" data-ref="_M/TWOBYTE_SYM">TWOBYTE_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="133">133</th><td>    <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a>:</td></tr>
<tr><th id="135">135</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#28" title="x86DisassemblerThreeByte38Opcodes" data-ref="_M/THREEBYTE38_SYM">THREEBYTE38_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_3A" title='llvm::X86Disassembler::THREEBYTE_3A' data-ref="llvm::X86Disassembler::THREEBYTE_3A" data-ref-filename="llvm..X86Disassembler..THREEBYTE_3A">THREEBYTE_3A</a>:</td></tr>
<tr><th id="138">138</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#29" title="x86DisassemblerThreeByte3AOpcodes" data-ref="_M/THREEBYTE3A_SYM">THREEBYTE3A_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="139">139</th><td>    <b>break</b>;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP8_MAP" title='llvm::X86Disassembler::XOP8_MAP' data-ref="llvm::X86Disassembler::XOP8_MAP" data-ref-filename="llvm..X86Disassembler..XOP8_MAP">XOP8_MAP</a>:</td></tr>
<tr><th id="141">141</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#30" title="x86DisassemblerXOP8Opcodes" data-ref="_M/XOP8_MAP_SYM">XOP8_MAP_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="142">142</th><td>    <b>break</b>;</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP9_MAP" title='llvm::X86Disassembler::XOP9_MAP' data-ref="llvm::X86Disassembler::XOP9_MAP" data-ref-filename="llvm..X86Disassembler..XOP9_MAP">XOP9_MAP</a>:</td></tr>
<tr><th id="144">144</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#31" title="x86DisassemblerXOP9Opcodes" data-ref="_M/XOP9_MAP_SYM">XOP9_MAP_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="145">145</th><td>    <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOPA_MAP" title='llvm::X86Disassembler::XOPA_MAP' data-ref="llvm::X86Disassembler::XOPA_MAP" data-ref-filename="llvm..X86Disassembler..XOPA_MAP">XOPA_MAP</a>:</td></tr>
<tr><th id="147">147</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#32" title="x86DisassemblerXOPAOpcodes" data-ref="_M/XOPA_MAP_SYM">XOPA_MAP_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="148">148</th><td>    <b>break</b>;</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEDNOW_MAP" title='llvm::X86Disassembler::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::THREEDNOW_MAP" data-ref-filename="llvm..X86Disassembler..THREEDNOW_MAP">THREEDNOW_MAP</a>:</td></tr>
<tr><th id="150">150</th><td>    <a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a> =</td></tr>
<tr><th id="151">151</th><td>        &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#33" title="x86Disassembler3DNowOpcodes" data-ref="_M/THREEDNOW_MAP_SYM">THREEDNOW_MAP_SYM</a>.<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col2 ref" href="#2insnContext" title='insnContext' data-ref="2insnContext" data-ref-filename="2insnContext">insnContext</a>].<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='a' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#3opcode" title='opcode' data-ref="3opcode" data-ref-filename="3opcode">opcode</a>];</td></tr>
<tr><th id="152">152</th><td>    <b>break</b>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <b>switch</b> (<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-use='r' data-ref="ModRMDecision::modrm_type" data-ref-filename="ModRMDecision..modrm_type">modrm_type</a>) {</td></tr>
<tr><th id="156">156</th><td>  <b>default</b>:</td></tr>
<tr><th id="157">157</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Corrupt table!  Unknown modrm_type"</q>);</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_ONEENTRY' data-ref="llvm::X86Disassembler::MODRM_ONEENTRY" data-ref-filename="llvm..X86Disassembler..MODRM_ONEENTRY">MODRM_ONEENTRY</a>:</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a>];</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_SPLITRM' data-ref="llvm::X86Disassembler::MODRM_SPLITRM" data-ref-filename="llvm..X86Disassembler..MODRM_SPLITRM">MODRM_SPLITRM</a>:</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a>) == <var>0x3</var>)</td></tr>
<tr><th id="163">163</th><td>      <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + <var>1</var>];</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a>];</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_SPLITREG' data-ref="llvm::X86Disassembler::MODRM_SPLITREG" data-ref-filename="llvm..X86Disassembler..MODRM_SPLITREG">MODRM_SPLITREG</a>:</td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a>) == <var>0x3</var>)</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + ((<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a> &amp; <var>0x38</var>) &gt;&gt; <var>3</var>) + <var>8</var>];</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + ((<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a> &amp; <var>0x38</var>) &gt;&gt; <var>3</var>)];</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_SPLITMISC' data-ref="llvm::X86Disassembler::MODRM_SPLITMISC" data-ref-filename="llvm..X86Disassembler..MODRM_SPLITMISC">MODRM_SPLITMISC</a>:</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a>) == <var>0x3</var>)</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + (<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a> &amp; <var>0x3f</var>) + <var>8</var>];</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + ((<a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a> &amp; <var>0x38</var>) &gt;&gt; <var>3</var>)];</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_FULL' data-ref="llvm::X86Disassembler::MODRM_FULL" data-ref-filename="llvm..X86Disassembler..MODRM_FULL">MODRM_FULL</a>:</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#modRMTable" title='modRMTable' data-ref="modRMTable" data-ref-filename="modRMTable">modRMTable</a>[<a class="local col5 ref" href="#5dec" title='dec' data-ref="5dec" data-ref-filename="5dec">dec</a>-&gt;<a class="tu ref field" href="#ModRMDecision::instructionIDs" title='ModRMDecision::instructionIDs' data-use='r' data-ref="ModRMDecision::instructionIDs" data-ref-filename="ModRMDecision..instructionIDs">instructionIDs</a> + <a class="local col4 ref" href="#4modRM" title='modRM' data-ref="4modRM" data-ref-filename="4modRM">modRM</a>];</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-type='bool peek(struct InternalInstruction * insn, uint8_t &amp; byte)' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col6 decl" id="6insn" title='insn' data-type='struct InternalInstruction *' data-ref="6insn" data-ref-filename="6insn">insn</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> &amp;<dfn class="local col7 decl" id="7byte" title='byte' data-type='uint8_t &amp;' data-ref="7byte" data-ref-filename="7byte">byte</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="8offset" title='offset' data-type='uint64_t' data-ref="8offset" data-ref-filename="8offset">offset</dfn> = <a class="local col6 ref" href="#6insn" title='insn' data-ref="6insn" data-ref-filename="6insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col6 ref" href="#6insn" title='insn' data-ref="6insn" data-ref-filename="6insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>;</td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (<a class="local col8 ref" href="#8offset" title='offset' data-ref="8offset" data-ref-filename="8offset">offset</a> &gt;= <a class="local col6 ref" href="#6insn" title='insn' data-ref="6insn" data-ref-filename="6insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::bytes" title='llvm::X86Disassembler::InternalInstruction::bytes' data-ref="llvm::X86Disassembler::InternalInstruction::bytes" data-ref-filename="llvm..X86Disassembler..InternalInstruction..bytes">bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>  <a class="local col7 ref" href="#7byte" title='byte' data-ref="7byte" data-ref-filename="7byte">byte</a> = <a class="local col6 ref" href="#6insn" title='insn' data-ref="6insn" data-ref-filename="6insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::bytes" title='llvm::X86Disassembler::InternalInstruction::bytes' data-ref="llvm::X86Disassembler::InternalInstruction::bytes" data-ref-filename="llvm..X86Disassembler..InternalInstruction..bytes">bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#8offset" title='offset' data-ref="8offset" data-ref-filename="8offset">offset</a>]</a>;</td></tr>
<tr><th id="183">183</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>template</b> &lt;<b>typename</b> T&gt; <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-type='bool consume(llvm::X86Disassembler::InternalInstruction * insn, T &amp; ptr)' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</dfn>(<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col9 decl" id="9insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction *' data-ref="9insn" data-ref-filename="9insn">insn</dfn>, T &amp;<dfn class="local col0 decl" id="10ptr" title='ptr' data-type='T &amp;' data-ref="10ptr" data-ref-filename="10ptr">ptr</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <em>auto</em> <dfn class="local col1 decl" id="11r" title='r' data-type='llvm::ArrayRef&lt;unsigned char&gt;' data-ref="11r" data-ref-filename="11r">r</dfn> = <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIhEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEC1ERKS1_"></a><a class="local col9 ref" href="#9insn" title='insn' data-ref="9insn" data-ref-filename="9insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::bytes" title='llvm::X86Disassembler::InternalInstruction::bytes' data-ref="llvm::X86Disassembler::InternalInstruction::bytes" data-ref-filename="llvm..X86Disassembler..InternalInstruction..bytes">bytes</a>;</td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="12offset" title='offset' data-type='uint64_t' data-ref="12offset" data-ref-filename="12offset">offset</dfn> = <a class="local col9 ref" href="#9insn" title='insn' data-ref="9insn" data-ref-filename="9insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col9 ref" href="#9insn" title='insn' data-ref="9insn" data-ref-filename="9insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>;</td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col2 ref" href="#12offset" title='offset' data-ref="12offset" data-ref-filename="12offset">offset</a> + <b>sizeof</b>(T) &gt; <a class="local col1 ref" href="#11r" title='r' data-ref="11r" data-ref-filename="11r">r</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>())</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="191">191</th><td>  T <dfn class="local col3 decl" id="13ret" title='ret' data-type='T' data-ref="13ret" data-ref-filename="13ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="192">192</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14i" title='i' data-type='unsigned int' data-ref="14i" data-ref-filename="14i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> &lt; <b>sizeof</b>(T); ++<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>)</td></tr>
<tr><th id="193">193</th><td>    <a class="local col3 ref" href="#13ret" title='ret' data-ref="13ret" data-ref-filename="13ret">ret</a> |= (<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col1 ref" href="#11r" title='r' data-ref="11r" data-ref-filename="11r">r</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#12offset" title='offset' data-ref="12offset" data-ref-filename="12offset">offset</a> + <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>]</a> &lt;&lt; (<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> * <var>8</var>);</td></tr>
<tr><th id="194">194</th><td>  <a class="local col0 ref" href="#10ptr" title='ptr' data-ref="10ptr" data-ref-filename="10ptr">ptr</a> = <a class="local col3 ref" href="#13ret" title='ret' data-ref="13ret" data-ref-filename="13ret">ret</a>;</td></tr>
<tr><th id="195">195</th><td>  <a class="local col9 ref" href="#9insn" title='insn' data-ref="9insn" data-ref-filename="9insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> += <b>sizeof</b>(T);</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-type='bool isREX(struct InternalInstruction * insn, uint8_t prefix)' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col5 decl" id="15insn" title='insn' data-type='struct InternalInstruction *' data-ref="15insn" data-ref-filename="15insn">insn</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="16prefix" title='prefix' data-type='uint8_t' data-ref="16prefix" data-ref-filename="16prefix">prefix</dfn>) {</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <a class="local col5 ref" href="#15insn" title='insn' data-ref="15insn" data-ref-filename="15insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> &amp;&amp; <a class="local col6 ref" href="#16prefix" title='prefix' data-ref="16prefix" data-ref-filename="16prefix">prefix</a> &gt;= <var>0x40</var> &amp;&amp; <a class="local col6 ref" href="#16prefix" title='prefix' data-ref="16prefix" data-ref-filename="16prefix">prefix</a> &lt;= <var>0x4f</var>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">// Consumes all of an instruction's prefix bytes, and marks the</i></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">// instruction as having them.  Also sets the instruction's default operand,</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">// address, and other relevant data sizes to report operands correctly.</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">//</i></td></tr>
<tr><th id="207">207</th><td><i  data-doc="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">// insn must not be empty.</i></td></tr>
<tr><th id="208">208</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" title='readPrefixes' data-type='int readPrefixes(struct InternalInstruction * insn)' data-ref="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">readPrefixes</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col7 decl" id="17insn" title='insn' data-type='struct InternalInstruction *' data-ref="17insn" data-ref-filename="17insn">insn</dfn>) {</td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="local col8 decl" id="18isPrefix" title='isPrefix' data-type='bool' data-ref="18isPrefix" data-ref-filename="18isPrefix">isPrefix</dfn> = <b>true</b>;</td></tr>
<tr><th id="210">210</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="19byte" title='byte' data-type='uint8_t' data-ref="19byte" data-ref-filename="19byte">byte</dfn> = <var>0</var>;</td></tr>
<tr><th id="211">211</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="20nextByte" title='nextByte' data-type='uint8_t' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</dfn>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readPrefixes()"</q>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <b>while</b> (<a class="local col8 ref" href="#18isPrefix" title='isPrefix' data-ref="18isPrefix" data-ref-filename="18isPrefix">isPrefix</a>) {</td></tr>
<tr><th id="216">216</th><td>    <i>// If we fail reading prefixes, just stop here and let the opcode reader</i></td></tr>
<tr><th id="217">217</th><td><i>    // deal with it.</i></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a></span>))</td></tr>
<tr><th id="219">219</th><td>      <b>break</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i>// If the byte is a LOCK/REP/REPNE prefix and not a part of the opcode, then</i></td></tr>
<tr><th id="222">222</th><td><i>    // break and let it be disassembled as a normal "instruction".</i></td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <var>1</var> == <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a> &amp;&amp; <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xf0</var>) <i>// LOCK</i></td></tr>
<tr><th id="224">224</th><td>      <b>break</b>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <b>if</b> ((<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xf2</var> || <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xf3</var>) &amp;&amp; !<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a></span>)) {</td></tr>
<tr><th id="227">227</th><td>      <i>// If the byte is 0xf2 or 0xf3, and any of the following conditions are</i></td></tr>
<tr><th id="228">228</th><td><i>      // met:</i></td></tr>
<tr><th id="229">229</th><td><i>      // - it is followed by a LOCK (0xf0) prefix</i></td></tr>
<tr><th id="230">230</th><td><i>      // - it is followed by an xchg instruction</i></td></tr>
<tr><th id="231">231</th><td><i>      // then it should be disassembled as a xacquire/xrelease not repne/rep.</i></td></tr>
<tr><th id="232">232</th><td>      <b>if</b> (((<a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0xf0</var>) ||</td></tr>
<tr><th id="233">233</th><td>           ((<a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> &amp; <var>0xfe</var>) == <var>0x86</var> || (<a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> &amp; <var>0xf8</var>) == <var>0x90</var>))) {</td></tr>
<tr><th id="234">234</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease" data-ref-filename="llvm..X86Disassembler..InternalInstruction..xAcquireRelease">xAcquireRelease</a> = <b>true</b>;</td></tr>
<tr><th id="235">235</th><td>        <b>if</b> (!(<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xf3</var> &amp;&amp; <a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0x90</var>)) <i>// PAUSE instruction support</i></td></tr>
<tr><th id="236">236</th><td>          <b>break</b>;</td></tr>
<tr><th id="237">237</th><td>      }</td></tr>
<tr><th id="238">238</th><td>      <i>// Also if the byte is 0xf3, and the following condition is met:</i></td></tr>
<tr><th id="239">239</th><td><i>      // - it is followed by a "mov mem, reg" (opcode 0x88/0x89) or</i></td></tr>
<tr><th id="240">240</th><td><i>      //                       "mov mem, imm" (opcode 0xc6/0xc7) instructions.</i></td></tr>
<tr><th id="241">241</th><td><i>      // then it should be disassembled as an xrelease not rep.</i></td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xf3</var> &amp;&amp; (<a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0x88</var> || <a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0x89</var> ||</td></tr>
<tr><th id="243">243</th><td>                           <a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0xc6</var> || <a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a> == <var>0xc7</var>)) {</td></tr>
<tr><th id="244">244</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease" data-ref-filename="llvm..X86Disassembler..InternalInstruction..xAcquireRelease">xAcquireRelease</a> = <b>true</b>;</td></tr>
<tr><th id="245">245</th><td>        <b>break</b>;</td></tr>
<tr><th id="246">246</th><td>      }</td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a>)) {</td></tr>
<tr><th id="248">248</th><td>        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="21nnextByte" title='nnextByte' data-type='uint8_t' data-ref="21nnextByte" data-ref-filename="21nnextByte">nnextByte</dfn>;</td></tr>
<tr><th id="249">249</th><td>        <i>// Go to REX prefix after the current one</i></td></tr>
<tr><th id="250">250</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col1 ref" href="#21nnextByte" title='nnextByte' data-ref="21nnextByte" data-ref-filename="21nnextByte">nnextByte</a></span>))</td></tr>
<tr><th id="251">251</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="252">252</th><td>        <i>// We should be able to read next byte after REX prefix</i></td></tr>
<tr><th id="253">253</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col1 ref" href="#21nnextByte" title='nnextByte' data-ref="21nnextByte" data-ref-filename="21nnextByte">nnextByte</a></span>))</td></tr>
<tr><th id="254">254</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="255">255</th><td>        --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>;</td></tr>
<tr><th id="256">256</th><td>      }</td></tr>
<tr><th id="257">257</th><td>    }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <b>switch</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>) {</td></tr>
<tr><th id="260">260</th><td>    <b>case</b> <var>0xf0</var>: <i>// LOCK</i></td></tr>
<tr><th id="261">261</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasLockPrefix" title='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::hasLockPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasLockPrefix">hasLockPrefix</a> = <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>      <b>break</b>;</td></tr>
<tr><th id="263">263</th><td>    <b>case</b> <var>0xf2</var>: <i>// REPNE/REPNZ</i></td></tr>
<tr><th id="264">264</th><td>    <b>case</b> <var>0xf3</var>: { <i>// REP or REPE/REPZ</i></td></tr>
<tr><th id="265">265</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="22nextByte" title='nextByte' data-type='uint8_t' data-ref="22nextByte" data-ref-filename="22nextByte">nextByte</dfn>;</td></tr>
<tr><th id="266">266</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col2 ref" href="#22nextByte" title='nextByte' data-ref="22nextByte" data-ref-filename="22nextByte">nextByte</a></span>))</td></tr>
<tr><th id="267">267</th><td>        <b>break</b>;</td></tr>
<tr><th id="268">268</th><td>      <i>// TODO:</i></td></tr>
<tr><th id="269">269</th><td><i>      //  1. There could be several 0x66</i></td></tr>
<tr><th id="270">270</th><td><i>      //  2. if (nextByte == 0x66) and nextNextByte != 0x0f then</i></td></tr>
<tr><th id="271">271</th><td><i>      //      it's not mandatory prefix</i></td></tr>
<tr><th id="272">272</th><td><i>      //  3. if (nextByte &gt;= 0x40 &amp;&amp; nextByte &lt;= 0x4f) it's REX and we need</i></td></tr>
<tr><th id="273">273</th><td><i>      //     0x0f exactly after it to be mandatory prefix</i></td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <a class="local col2 ref" href="#22nextByte" title='nextByte' data-ref="22nextByte" data-ref-filename="22nextByte">nextByte</a>) || <a class="local col2 ref" href="#22nextByte" title='nextByte' data-ref="22nextByte" data-ref-filename="22nextByte">nextByte</a> == <var>0x0f</var> || <a class="local col2 ref" href="#22nextByte" title='nextByte' data-ref="22nextByte" data-ref-filename="22nextByte">nextByte</a> == <var>0x66</var>)</td></tr>
<tr><th id="275">275</th><td>        <i>// The last of 0xf2 /0xf3 is mandatory prefix</i></td></tr>
<tr><th id="276">276</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a> = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="277">277</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="278">278</th><td>      <b>break</b>;</td></tr>
<tr><th id="279">279</th><td>    }</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <var>0x2e</var>: <i>// CS segment override -OR- Branch not taken</i></td></tr>
<tr><th id="281">281</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_CS" title='llvm::X86Disassembler::SEG_OVERRIDE_CS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_CS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_CS">SEG_OVERRIDE_CS</a>;</td></tr>
<tr><th id="282">282</th><td>      <b>break</b>;</td></tr>
<tr><th id="283">283</th><td>    <b>case</b> <var>0x36</var>: <i>// SS segment override -OR- Branch taken</i></td></tr>
<tr><th id="284">284</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_SS" title='llvm::X86Disassembler::SEG_OVERRIDE_SS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_SS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_SS">SEG_OVERRIDE_SS</a>;</td></tr>
<tr><th id="285">285</th><td>      <b>break</b>;</td></tr>
<tr><th id="286">286</th><td>    <b>case</b> <var>0x3e</var>: <i>// DS segment override</i></td></tr>
<tr><th id="287">287</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_DS" title='llvm::X86Disassembler::SEG_OVERRIDE_DS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_DS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_DS">SEG_OVERRIDE_DS</a>;</td></tr>
<tr><th id="288">288</th><td>      <b>break</b>;</td></tr>
<tr><th id="289">289</th><td>    <b>case</b> <var>0x26</var>: <i>// ES segment override</i></td></tr>
<tr><th id="290">290</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_ES" title='llvm::X86Disassembler::SEG_OVERRIDE_ES' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_ES" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_ES">SEG_OVERRIDE_ES</a>;</td></tr>
<tr><th id="291">291</th><td>      <b>break</b>;</td></tr>
<tr><th id="292">292</th><td>    <b>case</b> <var>0x64</var>: <i>// FS segment override</i></td></tr>
<tr><th id="293">293</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_FS" title='llvm::X86Disassembler::SEG_OVERRIDE_FS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_FS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_FS">SEG_OVERRIDE_FS</a>;</td></tr>
<tr><th id="294">294</th><td>      <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>    <b>case</b> <var>0x65</var>: <i>// GS segment override</i></td></tr>
<tr><th id="296">296</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_GS" title='llvm::X86Disassembler::SEG_OVERRIDE_GS' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_GS" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_GS">SEG_OVERRIDE_GS</a>;</td></tr>
<tr><th id="297">297</th><td>      <b>break</b>;</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> <var>0x66</var>: { <i>// Operand-size override {</i></td></tr>
<tr><th id="299">299</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="23nextByte" title='nextByte' data-type='uint8_t' data-ref="23nextByte" data-ref-filename="23nextByte">nextByte</dfn>;</td></tr>
<tr><th id="300">300</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="301">301</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col3 ref" href="#23nextByte" title='nextByte' data-ref="23nextByte" data-ref-filename="23nextByte">nextByte</a></span>))</td></tr>
<tr><th id="302">302</th><td>        <b>break</b>;</td></tr>
<tr><th id="303">303</th><td>      <i>// 0x66 can't overwrite existing mandatory prefix and should be ignored</i></td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (!<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a> &amp;&amp; (<a class="local col3 ref" href="#23nextByte" title='nextByte' data-ref="23nextByte" data-ref-filename="23nextByte">nextByte</a> == <var>0x0f</var> || <a class="tu ref fn" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <a class="local col3 ref" href="#23nextByte" title='nextByte' data-ref="23nextByte" data-ref-filename="23nextByte">nextByte</a>)))</td></tr>
<tr><th id="305">305</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a> = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="306">306</th><td>      <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>    <b>case</b> <var>0x67</var>: <i>// Address-size override</i></td></tr>
<tr><th id="309">309</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> = <b>true</b>;</td></tr>
<tr><th id="310">310</th><td>      <b>break</b>;</td></tr>
<tr><th id="311">311</th><td>    <b>default</b>: <i>// Not a prefix byte</i></td></tr>
<tr><th id="312">312</th><td>      <a class="local col8 ref" href="#18isPrefix" title='isPrefix' data-ref="18isPrefix" data-ref-filename="18isPrefix">isPrefix</a> = <b>false</b>;</td></tr>
<tr><th id="313">313</th><td>      <b>break</b>;</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col8 ref" href="#18isPrefix" title='isPrefix' data-ref="18isPrefix" data-ref-filename="18isPrefix">isPrefix</a>)</td></tr>
<tr><th id="317">317</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found prefix 0x%hhx"</q>, byte));</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::TYPE_NO_VEX_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0x62</var>) {</td></tr>
<tr><th id="323">323</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="24byte1" title='byte1' data-type='uint8_t' data-ref="24byte1" data-ref-filename="24byte1">byte1</dfn>, <dfn class="local col5 decl" id="25byte2" title='byte2' data-type='uint8_t' data-ref="25byte2" data-ref-filename="25byte2">byte2</dfn>;</td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col4 ref" href="#24byte1" title='byte1' data-ref="24byte1" data-ref-filename="24byte1">byte1</a></span>)) {</td></tr>
<tr><th id="325">325</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read second byte of EVEX prefix"</q>);</td></tr>
<tr><th id="326">326</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="327">327</th><td>    }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#25byte2" title='byte2' data-ref="25byte2" data-ref-filename="25byte2">byte2</a></span>)) {</td></tr>
<tr><th id="330">330</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read third byte of EVEX prefix"</q>);</td></tr>
<tr><th id="331">331</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="332">332</th><td>    }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>    <b>if</b> ((<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> || (<a class="local col4 ref" href="#24byte1" title='byte1' data-ref="24byte1" data-ref-filename="24byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>) &amp;&amp;</td></tr>
<tr><th id="335">335</th><td>        ((~<a class="local col4 ref" href="#24byte1" title='byte1' data-ref="24byte1" data-ref-filename="24byte1">byte1</a> &amp; <var>0xc</var>) == <var>0xc</var>) &amp;&amp; ((<a class="local col5 ref" href="#25byte2" title='byte2' data-ref="25byte2" data-ref-filename="25byte2">byte2</a> &amp; <var>0x4</var>) == <var>0x4</var>)) {</td></tr>
<tr><th id="336">336</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>;</td></tr>
<tr><th id="337">337</th><td>    } <b>else</b> {</td></tr>
<tr><th id="338">338</th><td>      --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>; <i>// unconsume byte1</i></td></tr>
<tr><th id="339">339</th><td>      --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>; <i>// unconsume byte</i></td></tr>
<tr><th id="340">340</th><td>    }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="343">343</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="344">344</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>] = <a class="local col4 ref" href="#24byte1" title='byte1' data-ref="24byte1" data-ref-filename="24byte1">byte1</a>;</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]</span>)) {</td></tr>
<tr><th id="346">346</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read third byte of EVEX prefix"</q>);</td></tr>
<tr><th id="347">347</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="348">348</th><td>      }</td></tr>
<tr><th id="349">349</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]</span>)) {</td></tr>
<tr><th id="350">350</th><td>        <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read fourth byte of EVEX prefix"</q>);</td></tr>
<tr><th id="351">351</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="352">352</th><td>      }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <i>// We simulate the REX prefix for simplicity's sake</i></td></tr>
<tr><th id="355">355</th><td>      <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="356">356</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> = <var>0x40</var> |</td></tr>
<tr><th id="357">357</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#41" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromEVEX3of4">wFromEVEX3of4</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="358">358</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#36" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromEVEX2of4">rFromEVEX2of4</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="359">359</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#37" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromEVEX2of4">xFromEVEX2of4</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>) |</td></tr>
<tr><th id="360">360</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#38" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromEVEX2of4">bFromEVEX2of4</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="361">361</th><td>      }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="364">364</th><td>          dbgs() &lt;&lt; format(</td></tr>
<tr><th id="365">365</th><td>              <q>"Found EVEX prefix 0x%hhx 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="366">366</th><td>              insn-&gt;vectorExtensionPrefix[<var>0</var>], insn-&gt;vectorExtensionPrefix[<var>1</var>],</td></tr>
<tr><th id="367">367</th><td>              insn-&gt;vectorExtensionPrefix[<var>2</var>], insn-&gt;vectorExtensionPrefix[<var>3</var>]));</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xc4</var>) {</td></tr>
<tr><th id="370">370</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="26byte1" title='byte1' data-type='uint8_t' data-ref="26byte1" data-ref-filename="26byte1">byte1</dfn>;</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#26byte1" title='byte1' data-ref="26byte1" data-ref-filename="26byte1">byte1</a></span>)) {</td></tr>
<tr><th id="372">372</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read second byte of VEX"</q>);</td></tr>
<tr><th id="373">373</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="374">374</th><td>    }</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> || (<a class="local col6 ref" href="#26byte1" title='byte1' data-ref="26byte1" data-ref-filename="26byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>)</td></tr>
<tr><th id="377">377</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a>;</td></tr>
<tr><th id="378">378</th><td>    <b>else</b></td></tr>
<tr><th id="379">379</th><td>      --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="382">382</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="383">383</th><td>      <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]</span>);</td></tr>
<tr><th id="384">384</th><td>      <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]</span>);</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>      <i>// We simulate the REX prefix for simplicity's sake</i></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>      <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="389">389</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> = <var>0x40</var> |</td></tr>
<tr><th id="390">390</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#55" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromVEX3of3">wFromVEX3of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="391">391</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#51" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromVEX2of3">rFromVEX2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="392">392</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#52" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromVEX2of3">xFromVEX2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>) |</td></tr>
<tr><th id="393">393</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#53" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromVEX2of3">bFromVEX2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found VEX prefix 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="396">396</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>0</var>],</td></tr>
<tr><th id="397">397</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>1</var>],</td></tr>
<tr><th id="398">398</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>2</var>]));</td></tr>
<tr><th id="399">399</th><td>    }</td></tr>
<tr><th id="400">400</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0xc5</var>) {</td></tr>
<tr><th id="401">401</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="27byte1" title='byte1' data-type='uint8_t' data-ref="27byte1" data-ref-filename="27byte1">byte1</dfn>;</td></tr>
<tr><th id="402">402</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#27byte1" title='byte1' data-ref="27byte1" data-ref-filename="27byte1">byte1</a></span>)) {</td></tr>
<tr><th id="403">403</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read second byte of VEX"</q>);</td></tr>
<tr><th id="404">404</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="405">405</th><td>    }</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> || (<a class="local col7 ref" href="#27byte1" title='byte1' data-ref="27byte1" data-ref-filename="27byte1">byte1</a> &amp; <var>0xc0</var>) == <var>0xc0</var>)</td></tr>
<tr><th id="408">408</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</a>;</td></tr>
<tr><th id="409">409</th><td>    <b>else</b></td></tr>
<tr><th id="410">410</th><td>      --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="413">413</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="414">414</th><td>      <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]</span>);</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="417">417</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> =</td></tr>
<tr><th id="418">418</th><td>            <var>0x40</var> | (<a class="macro" href="X86DisassemblerDecoder.h.html#60" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromVEX2of2">rFromVEX2of2</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#63" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/ppFromVEX2of2">ppFromVEX2of2</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="421">421</th><td>      <b>default</b>:</td></tr>
<tr><th id="422">422</th><td>        <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="424">424</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="425">425</th><td>        <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>      }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found VEX prefix 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="429">429</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>0</var>],</td></tr>
<tr><th id="430">430</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>1</var>]));</td></tr>
<tr><th id="431">431</th><td>    }</td></tr>
<tr><th id="432">432</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a> == <var>0x8f</var>) {</td></tr>
<tr><th id="433">433</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="28byte1" title='byte1' data-type='uint8_t' data-ref="28byte1" data-ref-filename="28byte1">byte1</dfn>;</td></tr>
<tr><th id="434">434</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col8 ref" href="#28byte1" title='byte1' data-ref="28byte1" data-ref-filename="28byte1">byte1</a></span>)) {</td></tr>
<tr><th id="435">435</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Couldn't read second byte of XOP"</q>);</td></tr>
<tr><th id="436">436</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="437">437</th><td>    }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>    <b>if</b> ((<a class="local col8 ref" href="#28byte1" title='byte1' data-ref="28byte1" data-ref-filename="28byte1">byte1</a> &amp; <var>0x38</var>) != <var>0x0</var>) <i>// 0 in these 3 bits is a POP instruction.</i></td></tr>
<tr><th id="440">440</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a>;</td></tr>
<tr><th id="441">441</th><td>    <b>else</b></td></tr>
<tr><th id="442">442</th><td>      --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="445">445</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>0</var>] = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="446">446</th><td>      <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]</span>);</td></tr>
<tr><th id="447">447</th><td>      <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]</span>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>      <i>// We simulate the REX prefix for simplicity's sake</i></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>      <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="452">452</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> = <var>0x40</var> |</td></tr>
<tr><th id="453">453</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#69" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromXOP3of3">wFromXOP3of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]) &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="454">454</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#65" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/rFromXOP2of3">rFromXOP2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="455">455</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#66" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromXOP2of3">xFromXOP2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>1</var>) |</td></tr>
<tr><th id="456">456</th><td>                          (<a class="macro" href="X86DisassemblerDecoder.h.html#67" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/bFromXOP2of3">bFromXOP2of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>0</var>);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#72" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromXOP3of3">ppFromXOP3of3</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="459">459</th><td>      <b>default</b>:</td></tr>
<tr><th id="460">460</th><td>        <b>break</b>;</td></tr>
<tr><th id="461">461</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="462">462</th><td>        <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> = <b>true</b>;</td></tr>
<tr><th id="463">463</th><td>        <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>      }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found XOP prefix 0x%hhx 0x%hhx 0x%hhx"</q>,</td></tr>
<tr><th id="467">467</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>0</var>],</td></tr>
<tr><th id="468">468</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>1</var>],</td></tr>
<tr><th id="469">469</th><td>                                  insn-&gt;vectorExtensionPrefix[<var>2</var>]));</td></tr>
<tr><th id="470">470</th><td>    }</td></tr>
<tr><th id="471">471</th><td>  } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" title='isREX' data-use='c' data-ref="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL5isREXPN4llvm15X86Disassembler19InternalInstructionEh">isREX</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>)) {</td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" title='peek' data-use='c' data-ref="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh" data-ref-filename="_ZL4peekPN4llvm15X86Disassembler19InternalInstructionERh">peek</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>, <span class='refarg'><a class="local col0 ref" href="#20nextByte" title='nextByte' data-ref="20nextByte" data-ref-filename="20nextByte">nextByte</a></span>))</td></tr>
<tr><th id="473">473</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="474">474</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> = <a class="local col9 ref" href="#19byte" title='byte' data-ref="19byte" data-ref-filename="19byte">byte</a>;</td></tr>
<tr><th id="475">475</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found REX prefix 0x%hhx"</q>, byte));</td></tr>
<tr><th id="476">476</th><td>  } <b>else</b></td></tr>
<tr><th id="477">477</th><td>    --<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>) {</td></tr>
<tr><th id="480">480</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="481">481</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="482">482</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="483">483</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>4</var> : <var>2</var>);</td></tr>
<tr><th id="484">484</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_32BIT" title='llvm::X86Disassembler::MODE_32BIT' data-ref="llvm::X86Disassembler::MODE_32BIT" data-ref-filename="llvm..X86Disassembler..MODE_32BIT">MODE_32BIT</a>) {</td></tr>
<tr><th id="485">485</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="486">486</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="487">487</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="488">488</th><td>    <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="489">489</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> &amp;&amp; <a class="macro" href="X86DisassemblerDecoder.h.html#31" title="(((insn-&gt;rexPrefix) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/wFromREX">wFromREX</a>(<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>)) {</td></tr>
<tr><th id="491">491</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a> = <var>8</var>;</td></tr>
<tr><th id="492">492</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>4</var> : <var>8</var>);</td></tr>
<tr><th id="493">493</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = <var>4</var>;</td></tr>
<tr><th id="494">494</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a> = <var>4</var>;</td></tr>
<tr><th id="495">495</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> = <b>false</b>;</td></tr>
<tr><th id="496">496</th><td>    } <b>else</b> {</td></tr>
<tr><th id="497">497</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="498">498</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <var>4</var> : <var>8</var>);</td></tr>
<tr><th id="499">499</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="500">500</th><td>      <a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a> = (<a class="local col7 ref" href="#17insn" title='insn' data-ref="17insn" data-ref-filename="17insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> ? <var>2</var> : <var>4</var>);</td></tr>
<tr><th id="501">501</th><td>    }</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i  data-doc="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">// Consumes the SIB byte to determine addressing information.</i></td></tr>
<tr><th id="508">508</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-type='int readSIB(struct InternalInstruction * insn)' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col9 decl" id="29insn" title='insn' data-type='struct InternalInstruction *' data-ref="29insn" data-ref-filename="29insn">insn</dfn>) {</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</a> <dfn class="local col0 decl" id="30sibBaseBase" title='sibBaseBase' data-type='llvm::X86Disassembler::SIBBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</dfn> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</a>;</td></tr>
<tr><th id="510">510</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="31index" title='index' data-type='uint8_t' data-ref="31index" data-ref-filename="31index">index</dfn>, <dfn class="local col2 decl" id="32base" title='base' data-type='uint8_t' data-ref="32base" data-ref-filename="32base">base</dfn>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readSIB()"</q>);</td></tr>
<tr><th id="513">513</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a>) {</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="515">515</th><td>  <b>default</b>:</td></tr>
<tr><th id="516">516</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"SIB-based addressing doesn't work in 16-bit mode"</q>);</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="518">518</th><td>    <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIB_INDEX_EAX' data-ref="llvm::X86Disassembler::SIB_INDEX_EAX" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_EAX">SIB_INDEX_EAX</a>;</td></tr>
<tr><th id="519">519</th><td>    <a class="local col0 ref" href="#30sibBaseBase" title='sibBaseBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_EAX' data-ref="llvm::X86Disassembler::SIB_BASE_EAX" data-ref-filename="llvm..X86Disassembler..SIB_BASE_EAX">SIB_BASE_EAX</a>;</td></tr>
<tr><th id="520">520</th><td>    <b>break</b>;</td></tr>
<tr><th id="521">521</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="522">522</th><td>    <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#443" title='llvm::X86Disassembler::SIB_INDEX_RAX' data-ref="llvm::X86Disassembler::SIB_INDEX_RAX" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_RAX">SIB_INDEX_RAX</a>;</td></tr>
<tr><th id="523">523</th><td>    <a class="local col0 ref" href="#30sibBaseBase" title='sibBaseBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_RAX' data-ref="llvm::X86Disassembler::SIB_BASE_RAX" data-ref-filename="llvm..X86Disassembler..SIB_BASE_RAX">SIB_BASE_RAX</a>;</td></tr>
<tr><th id="524">524</th><td>    <b>break</b>;</td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>, <span class='refarg'><a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sib">sib</a></span>))</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <a class="local col1 ref" href="#31index" title='index' data-ref="31index" data-ref-filename="31index">index</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#29" title="(((insn-&gt;sib) &amp; 0x38) &gt;&gt; 3)" data-ref="_M/indexFromSIB">indexFromSIB</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sib">sib</a>) | (<a class="macro" href="X86DisassemblerDecoder.h.html#33" title="(((insn-&gt;rexPrefix) &amp; 0x2) &gt;&gt; 1)" data-ref="_M/xFromREX">xFromREX</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (<a class="local col1 ref" href="#31index" title='index' data-ref="31index" data-ref-filename="31index">index</a> == <var>0x4</var>) {</td></tr>
<tr><th id="533">533</th><td>    <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIB_INDEX_NONE" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_NONE">SIB_INDEX_NONE</a>;</td></tr>
<tr><th id="534">534</th><td>  } <b>else</b> {</td></tr>
<tr><th id="535">535</th><td>    <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a> + <a class="local col1 ref" href="#31index" title='index' data-ref="31index" data-ref-filename="31index">index</a>);</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibScale">sibScale</a> = <var>1</var> &lt;&lt; <a class="macro" href="X86DisassemblerDecoder.h.html#28" title="(((insn-&gt;sib) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/scaleFromSIB">scaleFromSIB</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sib">sib</a>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <a class="local col2 ref" href="#32base" title='base' data-ref="32base" data-ref-filename="32base">base</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#30" title="((insn-&gt;sib) &amp; 0x7)" data-ref="_M/baseFromSIB">baseFromSIB</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sib" title='llvm::X86Disassembler::InternalInstruction::sib' data-ref="llvm::X86Disassembler::InternalInstruction::sib" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sib">sib</a>) | (<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32base" title='base' data-ref="32base" data-ref-filename="32base">base</a>) {</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <var>0x5</var>:</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> <var>0xd</var>:</td></tr>
<tr><th id="545">545</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((insn-&gt;modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a>)) {</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="547">547</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="548">548</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</a>;</td></tr>
<tr><th id="549">549</th><td>      <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="551">551</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a>;</td></tr>
<tr><th id="552">552</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#30sibBaseBase" title='sibBaseBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#32base" title='base' data-ref="32base" data-ref-filename="32base">base</a>);</td></tr>
<tr><th id="553">553</th><td>      <b>break</b>;</td></tr>
<tr><th id="554">554</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="555">555</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="556">556</th><td>      <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#30sibBaseBase" title='sibBaseBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#32base" title='base' data-ref="32base" data-ref-filename="32base">base</a>);</td></tr>
<tr><th id="557">557</th><td>      <b>break</b>;</td></tr>
<tr><th id="558">558</th><td>    <b>default</b>:</td></tr>
<tr><th id="559">559</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot have Mod = 0b11 and a SIB byte"</q>);</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td>    <b>break</b>;</td></tr>
<tr><th id="562">562</th><td>  <b>default</b>:</td></tr>
<tr><th id="563">563</th><td>    <a class="local col9 ref" href="#29insn" title='insn' data-ref="29insn" data-ref-filename="29insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBBase" title='llvm::X86Disassembler::SIBBase' data-ref="llvm::X86Disassembler::SIBBase" data-ref-filename="llvm..X86Disassembler..SIBBase">SIBBase</a>)(<a class="local col0 ref" href="#30sibBaseBase" title='sibBaseBase' data-ref="30sibBaseBase" data-ref-filename="30sibBaseBase">sibBaseBase</a> + <a class="local col2 ref" href="#32base" title='base' data-ref="32base" data-ref-filename="32base">base</a>);</td></tr>
<tr><th id="564">564</th><td>    <b>break</b>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-type='int readDisplacement(struct InternalInstruction * insn)' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col3 decl" id="33insn" title='insn' data-type='struct InternalInstruction *' data-ref="33insn" data-ref-filename="33insn">insn</dfn>) {</td></tr>
<tr><th id="571">571</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="local col4 decl" id="34d8" title='d8' data-type='int8_t' data-ref="34d8" data-ref-filename="34d8">d8</dfn>;</td></tr>
<tr><th id="572">572</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col5 decl" id="35d16" title='d16' data-type='int16_t' data-ref="35d16" data-ref-filename="35d16">d16</dfn>;</td></tr>
<tr><th id="573">573</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col6 decl" id="36d32" title='d32' data-type='int32_t' data-ref="36d32" data-ref-filename="36d32">d32</dfn>;</td></tr>
<tr><th id="574">574</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readDisplacement()"</q>);</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementOffset">displacementOffset</a> = <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>;</td></tr>
<tr><th id="577">577</th><td>  <b>switch</b> (<a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a>) {</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</a>:</td></tr>
<tr><th id="579">579</th><td>    <b>break</b>;</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a>:</td></tr>
<tr><th id="581">581</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>, <span class='refarg'><a class="local col4 ref" href="#34d8" title='d8' data-ref="34d8" data-ref-filename="34d8">d8</a></span>))</td></tr>
<tr><th id="582">582</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="583">583</th><td>    <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> = <a class="local col4 ref" href="#34d8" title='d8' data-ref="34d8" data-ref-filename="34d8">d8</a>;</td></tr>
<tr><th id="584">584</th><td>    <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16" data-ref-filename="llvm..X86Disassembler..EA_DISP_16">EA_DISP_16</a>:</td></tr>
<tr><th id="586">586</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#35d16" title='d16' data-ref="35d16" data-ref-filename="35d16">d16</a></span>))</td></tr>
<tr><th id="587">587</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="588">588</th><td>    <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> = <a class="local col5 ref" href="#35d16" title='d16' data-ref="35d16" data-ref-filename="35d16">d16</a>;</td></tr>
<tr><th id="589">589</th><td>    <b>break</b>;</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</a>:</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#36d32" title='d32' data-ref="36d32" data-ref-filename="36d32">d32</a></span>))</td></tr>
<tr><th id="592">592</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="593">593</th><td>    <a class="local col3 ref" href="#33insn" title='insn' data-ref="33insn" data-ref-filename="33insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> = <a class="local col6 ref" href="#36d32" title='d32' data-ref="36d32" data-ref-filename="36d32">d32</a>;</td></tr>
<tr><th id="594">594</th><td>    <b>break</b>;</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i  data-doc="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">// Consumes all addressing information (ModR/M byte, SIB byte, and displacement.</i></td></tr>
<tr><th id="601">601</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-type='int readModRM(struct InternalInstruction * insn)' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col7 decl" id="37insn" title='insn' data-type='struct InternalInstruction *' data-ref="37insn" data-ref-filename="37insn">insn</dfn>) {</td></tr>
<tr><th id="602">602</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="38mod" title='mod' data-type='uint8_t' data-ref="38mod" data-ref-filename="38mod">mod</dfn>, <dfn class="local col9 decl" id="39rm" title='rm' data-type='uint8_t' data-ref="39rm" data-ref-filename="39rm">rm</dfn>, <dfn class="local col0 decl" id="40reg" title='reg' data-type='uint8_t' data-ref="40reg" data-ref-filename="40reg">reg</dfn>, <dfn class="local col1 decl" id="41evexrm" title='evexrm' data-type='uint8_t' data-ref="41evexrm" data-ref-filename="41evexrm">evexrm</dfn>;</td></tr>
<tr><th id="603">603</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readModRM()"</q>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <b>if</b> (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedModRM" title='llvm::X86Disassembler::InternalInstruction::consumedModRM' data-ref="llvm::X86Disassembler::InternalInstruction::consumedModRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..consumedModRM">consumedModRM</a>)</td></tr>
<tr><th id="606">606</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a></span>))</td></tr>
<tr><th id="609">609</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="610">610</th><td>  <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::consumedModRM" title='llvm::X86Disassembler::InternalInstruction::consumedModRM' data-ref="llvm::X86Disassembler::InternalInstruction::consumedModRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..consumedModRM">consumedModRM</a> = <b>true</b>;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <a class="local col8 ref" href="#38mod" title='mod' data-ref="38mod" data-ref-filename="38mod">mod</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#25" title="(((insn-&gt;modRM) &amp; 0xc0) &gt;&gt; 6)" data-ref="_M/modFromModRM">modFromModRM</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a>);</td></tr>
<tr><th id="613">613</th><td>  <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#27" title="((insn-&gt;modRM) &amp; 0x7)" data-ref="_M/rmFromModRM">rmFromModRM</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a>);</td></tr>
<tr><th id="614">614</th><td>  <a class="local col0 ref" href="#40reg" title='reg' data-ref="40reg" data-ref-filename="40reg">reg</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#26" title="(((insn-&gt;modRM) &amp; 0x38) &gt;&gt; 3)" data-ref="_M/regFromModRM">regFromModRM</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a>);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <i>// This goes by insn-&gt;registerSize to pick the correct register, which messes</i></td></tr>
<tr><th id="617">617</th><td><i>  // up if we're using (say) XMM or 8-bit register operands. That gets fixed in</i></td></tr>
<tr><th id="618">618</th><td><i>  // fixupReg().</i></td></tr>
<tr><th id="619">619</th><td>  <b>switch</b> (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a>) {</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="621">621</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AX' data-ref="llvm::X86Disassembler::MODRM_REG_AX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AX">MODRM_REG_AX</a>;</td></tr>
<tr><th id="622">622</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#431" title='llvm::X86Disassembler::EA_REG_AX' data-ref="llvm::X86Disassembler::EA_REG_AX" data-ref-filename="llvm..X86Disassembler..EA_REG_AX">EA_REG_AX</a>;</td></tr>
<tr><th id="623">623</th><td>    <b>break</b>;</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="625">625</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_EAX' data-ref="llvm::X86Disassembler::MODRM_REG_EAX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_EAX">MODRM_REG_EAX</a>;</td></tr>
<tr><th id="626">626</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#431" title='llvm::X86Disassembler::EA_REG_EAX' data-ref="llvm::X86Disassembler::EA_REG_EAX" data-ref-filename="llvm..X86Disassembler..EA_REG_EAX">EA_REG_EAX</a>;</td></tr>
<tr><th id="627">627</th><td>    <b>break</b>;</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="629">629</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_RAX' data-ref="llvm::X86Disassembler::MODRM_REG_RAX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_RAX">MODRM_REG_RAX</a>;</td></tr>
<tr><th id="630">630</th><td>    <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#431" title='llvm::X86Disassembler::EA_REG_RAX' data-ref="llvm::X86Disassembler::EA_REG_RAX" data-ref-filename="llvm..X86Disassembler..EA_REG_RAX">EA_REG_RAX</a>;</td></tr>
<tr><th id="631">631</th><td>    <b>break</b>;</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <a class="local col0 ref" href="#40reg" title='reg' data-ref="40reg" data-ref-filename="40reg">reg</a> |= <a class="macro" href="X86DisassemblerDecoder.h.html#32" title="(((insn-&gt;rexPrefix) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/rFromREX">rFromREX</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="635">635</th><td>  <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> |= <a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <a class="local col1 ref" href="#41evexrm" title='evexrm' data-ref="41evexrm" data-ref-filename="41evexrm">evexrm</a> = <var>0</var>;</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a> &amp;&amp; <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>) {</td></tr>
<tr><th id="639">639</th><td>    <a class="local col0 ref" href="#40reg" title='reg' data-ref="40reg" data-ref-filename="40reg">reg</a> |= <a class="macro" href="X86DisassemblerDecoder.h.html#39" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x10) &gt;&gt; 4)" data-ref="_M/r2FromEVEX2of4">r2FromEVEX2of4</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="640">640</th><td>    <a class="local col1 ref" href="#41evexrm" title='evexrm' data-ref="41evexrm" data-ref-filename="41evexrm">evexrm</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#37" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/xFromEVEX2of4">xFromEVEX2of4</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg" data-ref-filename="llvm..X86Disassembler..InternalInstruction..reg">reg</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a> + <a class="local col0 ref" href="#40reg" title='reg' data-ref="40reg" data-ref-filename="40reg">reg</a>);</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <b>switch</b> (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a>) {</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="647">647</th><td>    <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a> <dfn class="local col2 decl" id="42eaBaseBase" title='eaBaseBase' data-type='llvm::X86Disassembler::EABase' data-ref="42eaBaseBase" data-ref-filename="42eaBaseBase">eaBaseBase</dfn> = <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_BX_SI' data-ref="llvm::X86Disassembler::EA_BASE_BX_SI" data-ref-filename="llvm..X86Disassembler..EA_BASE_BX_SI">EA_BASE_BX_SI</a>;</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>    <b>switch</b> (<a class="local col8 ref" href="#38mod" title='mod' data-ref="38mod" data-ref-filename="38mod">mod</a>) {</td></tr>
<tr><th id="650">650</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> == <var>0x6</var>) {</td></tr>
<tr><th id="652">652</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_BASE_NONE" title='llvm::X86Disassembler::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EA_BASE_NONE" data-ref-filename="llvm..X86Disassembler..EA_BASE_NONE">EA_BASE_NONE</a>;</td></tr>
<tr><th id="653">653</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16" data-ref-filename="llvm..X86Disassembler..EA_DISP_16">EA_DISP_16</a>;</td></tr>
<tr><th id="654">654</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="655">655</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="656">656</th><td>      } <b>else</b> {</td></tr>
<tr><th id="657">657</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col2 ref" href="#42eaBaseBase" title='eaBaseBase' data-ref="42eaBaseBase" data-ref-filename="42eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="658">658</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</a>;</td></tr>
<tr><th id="659">659</th><td>      }</td></tr>
<tr><th id="660">660</th><td>      <b>break</b>;</td></tr>
<tr><th id="661">661</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="662">662</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col2 ref" href="#42eaBaseBase" title='eaBaseBase' data-ref="42eaBaseBase" data-ref-filename="42eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="663">663</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a>;</td></tr>
<tr><th id="664">664</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = <var>1</var>;</td></tr>
<tr><th id="665">665</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="666">666</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="667">667</th><td>      <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="669">669</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col2 ref" href="#42eaBaseBase" title='eaBaseBase' data-ref="42eaBaseBase" data-ref-filename="42eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="670">670</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_16" title='llvm::X86Disassembler::EA_DISP_16' data-ref="llvm::X86Disassembler::EA_DISP_16" data-ref-filename="llvm..X86Disassembler..EA_DISP_16">EA_DISP_16</a>;</td></tr>
<tr><th id="671">671</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="672">672</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="673">673</th><td>      <b>break</b>;</td></tr>
<tr><th id="674">674</th><td>    <b>case</b> <var>0x3</var>:</td></tr>
<tr><th id="675">675</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="676">676</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="677">677</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="678">678</th><td>      <b>break</b>;</td></tr>
<tr><th id="679">679</th><td>    }</td></tr>
<tr><th id="680">680</th><td>    <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="684">684</th><td>    <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a> <dfn class="local col3 decl" id="43eaBaseBase" title='eaBaseBase' data-type='llvm::X86Disassembler::EABase' data-ref="43eaBaseBase" data-ref-filename="43eaBaseBase">eaBaseBase</dfn> = (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> == <var>4</var> ? <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_EAX' data-ref="llvm::X86Disassembler::EA_BASE_EAX" data-ref-filename="llvm..X86Disassembler..EA_BASE_EAX">EA_BASE_EAX</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_RAX' data-ref="llvm::X86Disassembler::EA_BASE_RAX" data-ref-filename="llvm..X86Disassembler..EA_BASE_RAX">EA_BASE_RAX</a>);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>    <b>switch</b> (<a class="local col8 ref" href="#38mod" title='mod' data-ref="38mod" data-ref-filename="38mod">mod</a>) {</td></tr>
<tr><th id="687">687</th><td>    <b>case</b> <var>0x0</var>:</td></tr>
<tr><th id="688">688</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</a>; <i>// readSIB may override this</i></td></tr>
<tr><th id="689">689</th><td>      <i>// In determining whether RIP-relative mode is used (rm=5),</i></td></tr>
<tr><th id="690">690</th><td><i>      // or whether a SIB byte is present (rm=4),</i></td></tr>
<tr><th id="691">691</th><td><i>      // the extension bits (REX.b and EVEX.x) are ignored.</i></td></tr>
<tr><th id="692">692</th><td>      <b>switch</b> (<a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="693">693</th><td>      <b>case</b> <var>0x4</var>: <i>// SIB byte is present</i></td></tr>
<tr><th id="694">694</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> == <var>4</var> ? <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EA_BASE_sib64" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib64">EA_BASE_sib64</a>);</td></tr>
<tr><th id="695">695</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-use='c' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>) || <a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="696">696</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="697">697</th><td>        <b>break</b>;</td></tr>
<tr><th id="698">698</th><td>      <b>case</b> <var>0x5</var>: <i>// RIP-relative</i></td></tr>
<tr><th id="699">699</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_BASE_NONE" title='llvm::X86Disassembler::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EA_BASE_NONE" data-ref-filename="llvm..X86Disassembler..EA_BASE_NONE">EA_BASE_NONE</a>;</td></tr>
<tr><th id="700">700</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</a>;</td></tr>
<tr><th id="701">701</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="702">702</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="703">703</th><td>        <b>break</b>;</td></tr>
<tr><th id="704">704</th><td>      <b>default</b>:</td></tr>
<tr><th id="705">705</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col3 ref" href="#43eaBaseBase" title='eaBaseBase' data-ref="43eaBaseBase" data-ref-filename="43eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="706">706</th><td>        <b>break</b>;</td></tr>
<tr><th id="707">707</th><td>      }</td></tr>
<tr><th id="708">708</th><td>      <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>    <b>case</b> <var>0x1</var>:</td></tr>
<tr><th id="710">710</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a> = <var>1</var>;</td></tr>
<tr><th id="711">711</th><td>      <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <var>0x2</var>:</td></tr>
<tr><th id="713">713</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = (<a class="local col8 ref" href="#38mod" title='mod' data-ref="38mod" data-ref-filename="38mod">mod</a> == <var>0x1</var> ? <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a> : <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_32" title='llvm::X86Disassembler::EA_DISP_32' data-ref="llvm::X86Disassembler::EA_DISP_32" data-ref-filename="llvm..X86Disassembler..EA_DISP_32">EA_DISP_32</a>);</td></tr>
<tr><th id="714">714</th><td>      <b>switch</b> (<a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> &amp; <var>7</var>) {</td></tr>
<tr><th id="715">715</th><td>      <b>case</b> <var>0x4</var>: <i>// SIB byte is present</i></td></tr>
<tr><th id="716">716</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a>;</td></tr>
<tr><th id="717">717</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" title='readSIB' data-use='c' data-ref="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL7readSIBPN4llvm15X86Disassembler19InternalInstructionE">readSIB</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>) || <a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="718">718</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="719">719</th><td>        <b>break</b>;</td></tr>
<tr><th id="720">720</th><td>      <b>default</b>:</td></tr>
<tr><th id="721">721</th><td>        <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col3 ref" href="#43eaBaseBase" title='eaBaseBase' data-ref="43eaBaseBase" data-ref-filename="43eaBaseBase">eaBaseBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a>);</td></tr>
<tr><th id="722">722</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" title='readDisplacement' data-use='c' data-ref="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readDisplacementPN4llvm15X86Disassembler19InternalInstructionE">readDisplacement</a>(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>))</td></tr>
<tr><th id="723">723</th><td>          <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="724">724</th><td>        <b>break</b>;</td></tr>
<tr><th id="725">725</th><td>      }</td></tr>
<tr><th id="726">726</th><td>      <b>break</b>;</td></tr>
<tr><th id="727">727</th><td>    <b>case</b> <var>0x3</var>:</td></tr>
<tr><th id="728">728</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> = <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</a>;</td></tr>
<tr><th id="729">729</th><td>      <a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)(<a class="local col7 ref" href="#37insn" title='insn' data-ref="37insn" data-ref-filename="37insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a> + <a class="local col9 ref" href="#39rm" title='rm' data-ref="39rm" data-ref-filename="39rm">rm</a> + <a class="local col1 ref" href="#41evexrm" title='evexrm' data-ref="41evexrm" data-ref-filename="41evexrm">evexrm</a>);</td></tr>
<tr><th id="730">730</th><td>      <b>break</b>;</td></tr>
<tr><th id="731">731</th><td>    }</td></tr>
<tr><th id="732">732</th><td>    <b>break</b>;</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td>  } <i>// switch (insn-&gt;addressSize)</i></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="737">737</th><td>}</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/GENERIC_FIXUP_FUNC" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</dfn>(name, base, prefix, mask)                           \</u></td></tr>
<tr><th id="740">740</th><td><u>  static <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> name(struct <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col4 decl" id="44insn" title='insn' data-type='struct InternalInstruction *' data-ref="44insn" data-ref-filename="44insn"><dfn class="local col8 decl" id="48insn" title='insn' data-type='struct InternalInstruction *' data-ref="48insn" data-ref-filename="48insn">insn</dfn></dfn>, <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a> <dfn class="local col5 decl" id="45type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="45type" data-ref-filename="45type"><dfn class="local col9 decl" id="49type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="49type" data-ref-filename="49type">type</dfn></dfn>,     \</u></td></tr>
<tr><th id="741">741</th><td><u>                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="46index" title='index' data-type='uint8_t' data-ref="46index" data-ref-filename="46index"><dfn class="local col0 decl" id="50index" title='index' data-type='uint8_t' data-ref="50index" data-ref-filename="50index">index</dfn></dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> *<dfn class="local col7 decl" id="47valid" title='valid' data-type='uint8_t *' data-ref="47valid" data-ref-filename="47valid"><dfn class="local col1 decl" id="51valid" title='valid' data-type='uint8_t *' data-ref="51valid" data-ref-filename="51valid">valid</dfn></dfn>) {                        \</u></td></tr>
<tr><th id="742">742</th><td><u>    *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 1;                                                                \</u></td></tr>
<tr><th id="743">743</th><td><u>    switch (<a class="local col5 ref" href="#826" title='type' data-ref="45type" data-ref-filename="45type"><a class="local col9 ref" href="#827" title='type' data-ref="49type" data-ref-filename="49type">type</a></a>) {                                                            \</u></td></tr>
<tr><th id="744">744</th><td><u>    default:                                                                   \</u></td></tr>
<tr><th id="745">745</th><td><u>      debug("Unhandled register type");                                        \</u></td></tr>
<tr><th id="746">746</th><td><u>      *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                              \</u></td></tr>
<tr><th id="747">747</th><td><u>      return 0;                                                                \</u></td></tr>
<tr><th id="748">748</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_Rv' data-ref="llvm::X86Disassembler::TYPE_Rv" data-ref-filename="llvm..X86Disassembler..TYPE_Rv">TYPE_Rv</a>:                                                              \</u></td></tr>
<tr><th id="749">749</th><td><u>      return base + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                                     \</u></td></tr>
<tr><th id="750">750</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R8' data-ref="llvm::X86Disassembler::TYPE_R8" data-ref-filename="llvm..X86Disassembler..TYPE_R8">TYPE_R8</a>:                                                              \</u></td></tr>
<tr><th id="751">751</th><td><u>      <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp;= mask;                                                           \</u></td></tr>
<tr><th id="752">752</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 0xf)                                                         \</u></td></tr>
<tr><th id="753">753</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="754">754</th><td><u>      if (<a class="local col4 ref" href="#826" title='insn' data-ref="44insn" data-ref-filename="44insn"><a class="local col8 ref" href="#827" title='insn' data-ref="48insn" data-ref-filename="48insn">insn</a></a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> &amp;&amp; <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt;= 4 &amp;&amp; <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &lt;= 7) {                       \</u></td></tr>
<tr><th id="755">755</th><td><u>        return prefix##_SPL + (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> - 4);                                     \</u></td></tr>
<tr><th id="756">756</th><td><u>      } else {                                                                 \</u></td></tr>
<tr><th id="757">757</th><td><u>        return prefix##_AL + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="758">758</th><td><u>      }                                                                        \</u></td></tr>
<tr><th id="759">759</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R16' data-ref="llvm::X86Disassembler::TYPE_R16" data-ref-filename="llvm..X86Disassembler..TYPE_R16">TYPE_R16</a>:                                                             \</u></td></tr>
<tr><th id="760">760</th><td><u>      <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp;= mask;                                                           \</u></td></tr>
<tr><th id="761">761</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 0xf)                                                         \</u></td></tr>
<tr><th id="762">762</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="763">763</th><td><u>      return prefix##_AX + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                              \</u></td></tr>
<tr><th id="764">764</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R32' data-ref="llvm::X86Disassembler::TYPE_R32" data-ref-filename="llvm..X86Disassembler..TYPE_R32">TYPE_R32</a>:                                                             \</u></td></tr>
<tr><th id="765">765</th><td><u>      <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp;= mask;                                                           \</u></td></tr>
<tr><th id="766">766</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 0xf)                                                         \</u></td></tr>
<tr><th id="767">767</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="768">768</th><td><u>      return prefix##_EAX + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                             \</u></td></tr>
<tr><th id="769">769</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R64' data-ref="llvm::X86Disassembler::TYPE_R64" data-ref-filename="llvm..X86Disassembler..TYPE_R64">TYPE_R64</a>:                                                             \</u></td></tr>
<tr><th id="770">770</th><td><u>      <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp;= mask;                                                           \</u></td></tr>
<tr><th id="771">771</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 0xf)                                                         \</u></td></tr>
<tr><th id="772">772</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="773">773</th><td><u>      return prefix##_RAX + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                             \</u></td></tr>
<tr><th id="774">774</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_ZMM' data-ref="llvm::X86Disassembler::TYPE_ZMM" data-ref-filename="llvm..X86Disassembler..TYPE_ZMM">TYPE_ZMM</a>:                                                             \</u></td></tr>
<tr><th id="775">775</th><td><u>      return prefix##_ZMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="776">776</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_YMM' data-ref="llvm::X86Disassembler::TYPE_YMM" data-ref-filename="llvm..X86Disassembler..TYPE_YMM">TYPE_YMM</a>:                                                             \</u></td></tr>
<tr><th id="777">777</th><td><u>      return prefix##_YMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="778">778</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_XMM' data-ref="llvm::X86Disassembler::TYPE_XMM" data-ref-filename="llvm..X86Disassembler..TYPE_XMM">TYPE_XMM</a>:                                                             \</u></td></tr>
<tr><th id="779">779</th><td><u>      return prefix##_XMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="780">780</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_TMM' data-ref="llvm::X86Disassembler::TYPE_TMM" data-ref-filename="llvm..X86Disassembler..TYPE_TMM">TYPE_TMM</a>:                                                             \</u></td></tr>
<tr><th id="781">781</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 7)                                                           \</u></td></tr>
<tr><th id="782">782</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="783">783</th><td><u>      return prefix##_TMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="784">784</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_VK' data-ref="llvm::X86Disassembler::TYPE_VK" data-ref-filename="llvm..X86Disassembler..TYPE_VK">TYPE_VK</a>:                                                              \</u></td></tr>
<tr><th id="785">785</th><td><u>      <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp;= 0xf;                                                            \</u></td></tr>
<tr><th id="786">786</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 7)                                                           \</u></td></tr>
<tr><th id="787">787</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="788">788</th><td><u>      return prefix##_K0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                              \</u></td></tr>
<tr><th id="789">789</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::TYPE_VK_PAIR" data-ref-filename="llvm..X86Disassembler..TYPE_VK_PAIR">TYPE_VK_PAIR</a>:                                                         \</u></td></tr>
<tr><th id="790">790</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 7)                                                           \</u></td></tr>
<tr><th id="791">791</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="792">792</th><td><u>      return prefix##_K0_K1 + (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> / 2);                                     \</u></td></tr>
<tr><th id="793">793</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MM64' data-ref="llvm::X86Disassembler::TYPE_MM64" data-ref-filename="llvm..X86Disassembler..TYPE_MM64">TYPE_MM64</a>:                                                            \</u></td></tr>
<tr><th id="794">794</th><td><u>      return prefix##_MM0 + (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp; 0x7);                                     \</u></td></tr>
<tr><th id="795">795</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_SEGMENTREG' data-ref="llvm::X86Disassembler::TYPE_SEGMENTREG" data-ref-filename="llvm..X86Disassembler..TYPE_SEGMENTREG">TYPE_SEGMENTREG</a>:                                                      \</u></td></tr>
<tr><th id="796">796</th><td><u>      if ((<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp; 7) &gt; 5)                                                     \</u></td></tr>
<tr><th id="797">797</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="798">798</th><td><u>      return prefix##_ES + (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &amp; 7);                                        \</u></td></tr>
<tr><th id="799">799</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::TYPE_DEBUGREG" data-ref-filename="llvm..X86Disassembler..TYPE_DEBUGREG">TYPE_DEBUGREG</a>:                                                        \</u></td></tr>
<tr><th id="800">800</th><td><u>      return prefix##_DR0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                             \</u></td></tr>
<tr><th id="801">801</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::TYPE_CONTROLREG" data-ref-filename="llvm..X86Disassembler..TYPE_CONTROLREG">TYPE_CONTROLREG</a>:                                                      \</u></td></tr>
<tr><th id="802">802</th><td><u>      return prefix##_CR0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                             \</u></td></tr>
<tr><th id="803">803</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_BNDR' data-ref="llvm::X86Disassembler::TYPE_BNDR" data-ref-filename="llvm..X86Disassembler..TYPE_BNDR">TYPE_BNDR</a>:                                                            \</u></td></tr>
<tr><th id="804">804</th><td><u>      if (<a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a> &gt; 3)                                                           \</u></td></tr>
<tr><th id="805">805</th><td><u>        *<a class="local col7 ref" href="#826" title='valid' data-ref="47valid" data-ref-filename="47valid"><a class="local col1 ref" href="#827" title='valid' data-ref="51valid" data-ref-filename="51valid">valid</a></a> = 0;                                                            \</u></td></tr>
<tr><th id="806">806</th><td><u>      return prefix##_BND0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="807">807</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::TYPE_MVSIBX" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBX">TYPE_MVSIBX</a>:                                                          \</u></td></tr>
<tr><th id="808">808</th><td><u>      return prefix##_XMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="809">809</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::TYPE_MVSIBY" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBY">TYPE_MVSIBY</a>:                                                          \</u></td></tr>
<tr><th id="810">810</th><td><u>      return prefix##_YMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="811">811</th><td><u>    case <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::TYPE_MVSIBZ" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBZ">TYPE_MVSIBZ</a>:                                                          \</u></td></tr>
<tr><th id="812">812</th><td><u>      return prefix##_ZMM0 + <a class="local col6 ref" href="#826" title='index' data-ref="46index" data-ref-filename="46index"><a class="local col0 ref" href="#827" title='index' data-ref="50index" data-ref-filename="50index">index</a></a>;                                            \</u></td></tr>
<tr><th id="813">813</th><td><u>    }                                                                          \</u></td></tr>
<tr><th id="814">814</th><td><u>  }</u></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><i>// Consult an operand type to determine the meaning of the reg or R/M field. If</i></td></tr>
<tr><th id="817">817</th><td><i>// the operand is an XMM operand, for example, an operand would be XMM0 instead</i></td></tr>
<tr><th id="818">818</th><td><i>// of AX, which readModRM() would otherwise misinterpret it as.</i></td></tr>
<tr><th id="819">819</th><td><i>//</i></td></tr>
<tr><th id="820">820</th><td><i>// @param insn  - The instruction containing the operand.</i></td></tr>
<tr><th id="821">821</th><td><i>// @param type  - The operand type.</i></td></tr>
<tr><th id="822">822</th><td><i>// @param index - The existing value of the field as reported by readModRM().</i></td></tr>
<tr><th id="823">823</th><td><i>// @param valid - The address of a uint8_t.  The target is set to 1 if the</i></td></tr>
<tr><th id="824">824</th><td><i>//                field is valid for the register class; 0 if not.</i></td></tr>
<tr><th id="825">825</th><td><i>// @return      - The proper value.</i></td></tr>
<tr><th id="826">826</th><td><a class="macro" href="#739" title="static uint16_t fixupRegValue(struct InternalInstruction *insn, OperandType type, uint8_t index, uint8_t *valid) { *valid = 1; switch (type) { default: do { } while (false);; *valid = 0; return 0; case TYPE_Rv: return insn-&gt;regBase + index; case TYPE_R8: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7) { return MODRM_REG_SPL + (index - 4); } else { return MODRM_REG_AL + index; } case TYPE_R16: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_AX + index; case TYPE_R32: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_EAX + index; case TYPE_R64: index &amp;= 0x1f; if (index &gt; 0xf) *valid = 0; return MODRM_REG_RAX + index; case TYPE_ZMM: return MODRM_REG_ZMM0 + index; case TYPE_YMM: return MODRM_REG_YMM0 + index; case TYPE_XMM: return MODRM_REG_XMM0 + index; case TYPE_TMM: if (index &gt; 7) *valid = 0; return MODRM_REG_TMM0 + index; case TYPE_VK: index &amp;= 0xf; if (index &gt; 7) *valid = 0; return MODRM_REG_K0 + index; case TYPE_VK_PAIR: if (index &gt; 7) *valid = 0; return MODRM_REG_K0_K1 + (index / 2); case TYPE_MM64: return MODRM_REG_MM0 + (index &amp; 0x7); case TYPE_SEGMENTREG: if ((index &amp; 7) &gt; 5) *valid = 0; return MODRM_REG_ES + (index &amp; 7); case TYPE_DEBUGREG: return MODRM_REG_DR0 + index; case TYPE_CONTROLREG: return MODRM_REG_CR0 + index; case TYPE_BNDR: if (index &gt; 3) *valid = 0; return MODRM_REG_BND0 + index; case TYPE_MVSIBX: return MODRM_REG_XMM0 + index; case TYPE_MVSIBY: return MODRM_REG_YMM0 + index; case TYPE_MVSIBZ: return MODRM_REG_ZMM0 + index; } }" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</a>(<dfn class="tu decl def fn" id="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" title='fixupRegValue' data-type='uint16_t fixupRegValue(struct InternalInstruction * insn, llvm::X86Disassembler::OperandType type, uint8_t index, uint8_t * valid)' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" data-ref-filename="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</dfn>, <a class="local col4 ref" href="#826" title='insn' data-ref="44insn" data-ref-filename="44insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a>, MODRM_REG, <var>0x1f</var>)</td></tr>
<tr><th id="827">827</th><td><a class="macro" href="#739" title="static uint16_t fixupRMValue(struct InternalInstruction *insn, OperandType type, uint8_t index, uint8_t *valid) { *valid = 1; switch (type) { default: do { } while (false);; *valid = 0; return 0; case TYPE_Rv: return insn-&gt;eaRegBase + index; case TYPE_R8: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; if (insn-&gt;rexPrefix &amp;&amp; index &gt;= 4 &amp;&amp; index &lt;= 7) { return EA_REG_SPL + (index - 4); } else { return EA_REG_AL + index; } case TYPE_R16: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_AX + index; case TYPE_R32: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_EAX + index; case TYPE_R64: index &amp;= 0xf; if (index &gt; 0xf) *valid = 0; return EA_REG_RAX + index; case TYPE_ZMM: return EA_REG_ZMM0 + index; case TYPE_YMM: return EA_REG_YMM0 + index; case TYPE_XMM: return EA_REG_XMM0 + index; case TYPE_TMM: if (index &gt; 7) *valid = 0; return EA_REG_TMM0 + index; case TYPE_VK: index &amp;= 0xf; if (index &gt; 7) *valid = 0; return EA_REG_K0 + index; case TYPE_VK_PAIR: if (index &gt; 7) *valid = 0; return EA_REG_K0_K1 + (index / 2); case TYPE_MM64: return EA_REG_MM0 + (index &amp; 0x7); case TYPE_SEGMENTREG: if ((index &amp; 7) &gt; 5) *valid = 0; return EA_REG_ES + (index &amp; 7); case TYPE_DEBUGREG: return EA_REG_DR0 + index; case TYPE_CONTROLREG: return EA_REG_CR0 + index; case TYPE_BNDR: if (index &gt; 3) *valid = 0; return EA_REG_BND0 + index; case TYPE_MVSIBX: return EA_REG_XMM0 + index; case TYPE_MVSIBY: return EA_REG_YMM0 + index; case TYPE_MVSIBZ: return EA_REG_ZMM0 + index; } }" data-ref="_M/GENERIC_FIXUP_FUNC">GENERIC_FIXUP_FUNC</a>(<dfn class="tu decl def fn" id="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" title='fixupRMValue' data-type='uint16_t fixupRMValue(struct InternalInstruction * insn, llvm::X86Disassembler::OperandType type, uint8_t index, uint8_t * valid)' data-ref="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" data-ref-filename="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRMValue</dfn>, <a class="local col8 ref" href="#827" title='insn' data-ref="48insn" data-ref-filename="48insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a>, EA_REG, <var>0xf</var>)</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">// Consult an operand specifier to determine which of the fixup*Value functions</i></td></tr>
<tr><th id="830">830</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">// to use in correcting readModRM()'ss interpretation.</i></td></tr>
<tr><th id="831">831</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">//</i></td></tr>
<tr><th id="832">832</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">// @param insn  - See fixup*Value().</i></td></tr>
<tr><th id="833">833</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">// @param op    - The operand specifier.</i></td></tr>
<tr><th id="834">834</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">// @return      - 0 if fixup was successful; -1 if the register returned was</i></td></tr>
<tr><th id="835">835</th><td><i  data-doc="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">//                invalid for its class.</i></td></tr>
<tr><th id="836">836</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" title='fixupReg' data-type='int fixupReg(struct InternalInstruction * insn, const struct OperandSpecifier * op)' data-ref="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" data-ref-filename="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">fixupReg</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col2 decl" id="52insn" title='insn' data-type='struct InternalInstruction *' data-ref="52insn" data-ref-filename="52insn">insn</dfn>,</td></tr>
<tr><th id="837">837</th><td>                    <em>const</em> <b>struct</b> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier" data-ref-filename="llvm..X86Disassembler..OperandSpecifier">OperandSpecifier</a> *<dfn class="local col3 decl" id="53op" title='op' data-type='const struct OperandSpecifier *' data-ref="53op" data-ref-filename="53op">op</dfn>) {</td></tr>
<tr><th id="838">838</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="54valid" title='valid' data-type='uint8_t' data-ref="54valid" data-ref-filename="54valid">valid</dfn>;</td></tr>
<tr><th id="839">839</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"fixupReg()"</q>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <b>switch</b> ((<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding" data-ref-filename="llvm..X86Disassembler..OperandEncoding">OperandEncoding</a>)<a class="local col3 ref" href="#53op" title='op' data-ref="53op" data-ref-filename="53op">op</a>-&gt;<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a>) {</td></tr>
<tr><th id="842">842</th><td>  <b>default</b>:</td></tr>
<tr><th id="843">843</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Expected a REG or R/M encoding in fixupReg"</q>);</td></tr>
<tr><th id="844">844</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_VVVV' data-ref="llvm::X86Disassembler::ENCODING_VVVV" data-ref-filename="llvm..X86Disassembler..ENCODING_VVVV">ENCODING_VVVV</a>:</td></tr>
<tr><th id="846">846</th><td>    <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> =</td></tr>
<tr><th id="847">847</th><td>        (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)<a class="tu ref fn" href="#826" title='fixupRegValue' data-use='c' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" data-ref-filename="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</a>(<a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>, (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a>)<a class="local col3 ref" href="#53op" title='op' data-ref="53op" data-ref-filename="53op">op</a>-&gt;<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>, <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a>, &amp;<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>);</td></tr>
<tr><th id="848">848</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>)</td></tr>
<tr><th id="849">849</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="850">850</th><td>    <b>break</b>;</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_REG' data-ref="llvm::X86Disassembler::ENCODING_REG" data-ref-filename="llvm..X86Disassembler..ENCODING_REG">ENCODING_REG</a>:</td></tr>
<tr><th id="852">852</th><td>    <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg" data-ref-filename="llvm..X86Disassembler..InternalInstruction..reg">reg</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)<a class="tu ref fn" href="#826" title='fixupRegValue' data-use='c' data-ref="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" data-ref-filename="_ZL13fixupRegValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRegValue</a>(<a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>, (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a>)<a class="local col3 ref" href="#53op" title='op' data-ref="53op" data-ref-filename="53op">op</a>-&gt;<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>,</td></tr>
<tr><th id="853">853</th><td>                                   <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg" data-ref-filename="llvm..X86Disassembler..InternalInstruction..reg">reg</a> - <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::regBase" title='llvm::X86Disassembler::InternalInstruction::regBase' data-ref="llvm::X86Disassembler::InternalInstruction::regBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..regBase">regBase</a>, &amp;<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>);</td></tr>
<tr><th id="854">854</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>)</td></tr>
<tr><th id="855">855</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="856">856</th><td>    <b>break</b>;</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_SIB' data-ref="llvm::X86Disassembler::ENCODING_SIB" data-ref-filename="llvm..X86Disassembler..ENCODING_SIB">ENCODING_SIB</a>:</td></tr>
<tr><th id="858">858</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#335" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (<a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> &gt;= <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a>) {</td></tr>
<tr><th id="860">860</th><td>      <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EABase" title='llvm::X86Disassembler::EABase' data-ref="llvm::X86Disassembler::EABase" data-ref-filename="llvm..X86Disassembler..EABase">EABase</a>)<a class="tu ref fn" href="#827" title='fixupRMValue' data-use='c' data-ref="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh" data-ref-filename="_ZL12fixupRMValuePN4llvm15X86Disassembler19InternalInstructionENS0_11OperandTypeEhPh">fixupRMValue</a>(</td></tr>
<tr><th id="861">861</th><td>          <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>, (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a>)<a class="local col3 ref" href="#53op" title='op' data-ref="53op" data-ref-filename="53op">op</a>-&gt;<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>, <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> - <a class="local col2 ref" href="#52insn" title='insn' data-ref="52insn" data-ref-filename="52insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaRegBase" title='llvm::X86Disassembler::InternalInstruction::eaRegBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaRegBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaRegBase">eaRegBase</a>, &amp;<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>);</td></tr>
<tr><th id="862">862</th><td>      <b>if</b> (!<a class="local col4 ref" href="#54valid" title='valid' data-ref="54valid" data-ref-filename="54valid">valid</a>)</td></tr>
<tr><th id="863">863</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="864">864</th><td>    }</td></tr>
<tr><th id="865">865</th><td>    <b>break</b>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">// Read the opcode (except the ModR/M byte in the case of extended or escape</i></td></tr>
<tr><th id="872">872</th><td><i  data-doc="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">// opcodes).</i></td></tr>
<tr><th id="873">873</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" title='readOpcode' data-type='bool readOpcode(struct InternalInstruction * insn)' data-ref="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">readOpcode</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col5 decl" id="55insn" title='insn' data-type='struct InternalInstruction *' data-ref="55insn" data-ref-filename="55insn">insn</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="56current" title='current' data-type='uint8_t' data-ref="56current" data-ref-filename="56current">current</dfn>;</td></tr>
<tr><th id="875">875</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readOpcode()"</q>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a>;</td></tr>
<tr><th id="878">878</th><td>  <b>if</b> (<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="879">879</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#40" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/mmFromEVEX2of4">mmFromEVEX2of4</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="880">880</th><td>    <b>default</b>:</td></tr>
<tr><th id="881">881</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="882">882</th><td>          dbgs() &lt;&lt; format(<q>"Unhandled mm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="883">883</th><td>                           <a class="macro" href="X86DisassemblerDecoder.h.html#40" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/mmFromEVEX2of4">mmFromEVEX2of4</a>(insn-&gt;vectorExtensionPrefix[<var>1</var>])));</td></tr>
<tr><th id="884">884</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="885">885</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F" title='llvm::X86Disassembler::VEX_LOB_0F' data-ref="llvm::X86Disassembler::VEX_LOB_0F" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F">VEX_LOB_0F</a>:</td></tr>
<tr><th id="886">886</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="887">887</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="888">888</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F38" title='llvm::X86Disassembler::VEX_LOB_0F38' data-ref="llvm::X86Disassembler::VEX_LOB_0F38" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F38">VEX_LOB_0F38</a>:</td></tr>
<tr><th id="889">889</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="890">890</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="891">891</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F3A" title='llvm::X86Disassembler::VEX_LOB_0F3A' data-ref="llvm::X86Disassembler::VEX_LOB_0F3A" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F3A">VEX_LOB_0F3A</a>:</td></tr>
<tr><th id="892">892</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_3A" title='llvm::X86Disassembler::THREEBYTE_3A' data-ref="llvm::X86Disassembler::THREEBYTE_3A" data-ref-filename="llvm..X86Disassembler..THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="893">893</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="894">894</th><td>    }</td></tr>
<tr><th id="895">895</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="896">896</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="897">897</th><td>    <b>default</b>:</td></tr>
<tr><th id="898">898</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="899">899</th><td>          dbgs() &lt;&lt; format(<q>"Unhandled m-mmmm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="900">900</th><td>                           <a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(insn-&gt;vectorExtensionPrefix[<var>1</var>])));</td></tr>
<tr><th id="901">901</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="902">902</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F" title='llvm::X86Disassembler::VEX_LOB_0F' data-ref="llvm::X86Disassembler::VEX_LOB_0F" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F">VEX_LOB_0F</a>:</td></tr>
<tr><th id="903">903</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="904">904</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="905">905</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F38" title='llvm::X86Disassembler::VEX_LOB_0F38' data-ref="llvm::X86Disassembler::VEX_LOB_0F38" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F38">VEX_LOB_0F38</a>:</td></tr>
<tr><th id="906">906</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="907">907</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="908">908</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_LOB_0F3A" title='llvm::X86Disassembler::VEX_LOB_0F3A' data-ref="llvm::X86Disassembler::VEX_LOB_0F3A" data-ref-filename="llvm..X86Disassembler..VEX_LOB_0F3A">VEX_LOB_0F3A</a>:</td></tr>
<tr><th id="909">909</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_3A" title='llvm::X86Disassembler::THREEBYTE_3A' data-ref="llvm::X86Disassembler::THREEBYTE_3A" data-ref-filename="llvm..X86Disassembler..THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="910">910</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="913">913</th><td>    <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="914">914</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="915">915</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="916">916</th><td>    <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#68" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromXOP2of3">mmmmmFromXOP2of3</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="917">917</th><td>    <b>default</b>:</td></tr>
<tr><th id="918">918</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="919">919</th><td>          dbgs() &lt;&lt; format(<q>"Unhandled m-mmmm field for instruction (0x%hhx)"</q>,</td></tr>
<tr><th id="920">920</th><td>                           <a class="macro" href="X86DisassemblerDecoder.h.html#54" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x1f)" data-ref="_M/mmmmmFromVEX2of3">mmmmmFromVEX2of3</a>(insn-&gt;vectorExtensionPrefix[<var>1</var>])));</td></tr>
<tr><th id="921">921</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="922">922</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOP_MAP_SELECT_8" title='llvm::X86Disassembler::XOP_MAP_SELECT_8' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_8" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_8">XOP_MAP_SELECT_8</a>:</td></tr>
<tr><th id="923">923</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP8_MAP" title='llvm::X86Disassembler::XOP8_MAP' data-ref="llvm::X86Disassembler::XOP8_MAP" data-ref-filename="llvm..X86Disassembler..XOP8_MAP">XOP8_MAP</a>;</td></tr>
<tr><th id="924">924</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="925">925</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOP_MAP_SELECT_9" title='llvm::X86Disassembler::XOP_MAP_SELECT_9' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_9" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_9">XOP_MAP_SELECT_9</a>:</td></tr>
<tr><th id="926">926</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP9_MAP" title='llvm::X86Disassembler::XOP9_MAP' data-ref="llvm::X86Disassembler::XOP9_MAP" data-ref-filename="llvm..X86Disassembler..XOP9_MAP">XOP9_MAP</a>;</td></tr>
<tr><th id="927">927</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="928">928</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::XOP_MAP_SELECT_A" title='llvm::X86Disassembler::XOP_MAP_SELECT_A' data-ref="llvm::X86Disassembler::XOP_MAP_SELECT_A" data-ref-filename="llvm..X86Disassembler..XOP_MAP_SELECT_A">XOP_MAP_SELECT_A</a>:</td></tr>
<tr><th id="929">929</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOPA_MAP" title='llvm::X86Disassembler::XOPA_MAP' data-ref="llvm::X86Disassembler::XOPA_MAP" data-ref-filename="llvm..X86Disassembler..XOPA_MAP">XOPA_MAP</a>;</td></tr>
<tr><th id="930">930</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a></span>);</td></tr>
<tr><th id="931">931</th><td>    }</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a></span>))</td></tr>
<tr><th id="935">935</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <b>if</b> (<a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a> == <var>0x0f</var>) {</td></tr>
<tr><th id="938">938</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="939">939</th><td>        dbgs() &lt;&lt; format(<q>"Found a two-byte escape prefix (0x%hhx)"</q>, current));</td></tr>
<tr><th id="940">940</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a></span>))</td></tr>
<tr><th id="941">941</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>    <b>if</b> (<a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a> == <var>0x38</var>) {</td></tr>
<tr><th id="944">944</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found a three-byte escape prefix (0x%hhx)"</q>,</td></tr>
<tr><th id="945">945</th><td>                                  current));</td></tr>
<tr><th id="946">946</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a></span>))</td></tr>
<tr><th id="947">947</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a>;</td></tr>
<tr><th id="950">950</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a> == <var>0x3a</var>) {</td></tr>
<tr><th id="951">951</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; format(<q>"Found a three-byte escape prefix (0x%hhx)"</q>,</td></tr>
<tr><th id="952">952</th><td>                                  current));</td></tr>
<tr><th id="953">953</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a></span>))</td></tr>
<tr><th id="954">954</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_3A" title='llvm::X86Disassembler::THREEBYTE_3A' data-ref="llvm::X86Disassembler::THREEBYTE_3A" data-ref-filename="llvm..X86Disassembler..THREEBYTE_3A">THREEBYTE_3A</a>;</td></tr>
<tr><th id="957">957</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a> == <var>0x0f</var>) {</td></tr>
<tr><th id="958">958</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="959">959</th><td>          dbgs() &lt;&lt; format(<q>"Found a 3dnow escape prefix (0x%hhx)"</q>, current));</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>      <i>// Consume operands before the opcode to comply with the 3DNow encoding</i></td></tr>
<tr><th id="962">962</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>))</td></tr>
<tr><th id="963">963</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a></span>))</td></tr>
<tr><th id="966">966</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEDNOW_MAP" title='llvm::X86Disassembler::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::THREEDNOW_MAP" data-ref-filename="llvm..X86Disassembler..THREEDNOW_MAP">THREEDNOW_MAP</a>;</td></tr>
<tr><th id="969">969</th><td>    } <b>else</b> {</td></tr>
<tr><th id="970">970</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Didn't find a three-byte escape prefix"</q>);</td></tr>
<tr><th id="971">971</th><td>      <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>;</td></tr>
<tr><th id="972">972</th><td>    }</td></tr>
<tr><th id="973">973</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a>)</td></tr>
<tr><th id="974">974</th><td>    <i>// The opcode with mandatory prefix must start with opcode escape.</i></td></tr>
<tr><th id="975">975</th><td><i>    // If not it's legacy repeat prefix</i></td></tr>
<tr><th id="976">976</th><td>    <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a> = <var>0</var>;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <i>// At this point we have consumed the full opcode.</i></td></tr>
<tr><th id="979">979</th><td><i>  // Anything we consume from here on must be unconsumed.</i></td></tr>
<tr><th id="980">980</th><td>  <a class="local col5 ref" href="#55insn" title='insn' data-ref="55insn" data-ref-filename="55insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> = <a class="local col6 ref" href="#56current" title='current' data-ref="56current" data-ref-filename="56current">current</a>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="983">983</th><td>}</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><i  data-doc="_ZL17is16BitEquivalentPKcS0_">// Determine whether equiv is the 16-bit equivalent of orig (32-bit or 64-bit).</i></td></tr>
<tr><th id="986">986</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17is16BitEquivalentPKcS0_" title='is16BitEquivalent' data-type='bool is16BitEquivalent(const char * orig, const char * equiv)' data-ref="_ZL17is16BitEquivalentPKcS0_" data-ref-filename="_ZL17is16BitEquivalentPKcS0_">is16BitEquivalent</dfn>(<em>const</em> <em>char</em> *<dfn class="local col7 decl" id="57orig" title='orig' data-type='const char *' data-ref="57orig" data-ref-filename="57orig">orig</dfn>, <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="58equiv" title='equiv' data-type='const char *' data-ref="58equiv" data-ref-filename="58equiv">equiv</dfn>) {</td></tr>
<tr><th id="987">987</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="59i" title='i' data-type='int' data-ref="59i" data-ref-filename="59i">i</dfn> = <var>0</var>;; <a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>++) {</td></tr>
<tr><th id="988">988</th><td>    <b>if</b> (<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'\0'</kbd> &amp;&amp; <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="989">989</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="990">990</th><td>    <b>if</b> (<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'\0'</kbd> || <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="991">991</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="992">992</th><td>    <b>if</b> (<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] != <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>]) {</td></tr>
<tr><th id="993">993</th><td>      <b>if</b> ((<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'Q'</kbd> || <a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'L'</kbd>) &amp;&amp; <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'W'</kbd>)</td></tr>
<tr><th id="994">994</th><td>        <b>continue</b>;</td></tr>
<tr><th id="995">995</th><td>      <b>if</b> ((<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'6'</kbd> || <a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'3'</kbd>) &amp;&amp; <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'1'</kbd>)</td></tr>
<tr><th id="996">996</th><td>        <b>continue</b>;</td></tr>
<tr><th id="997">997</th><td>      <b>if</b> ((<a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'4'</kbd> || <a class="local col7 ref" href="#57orig" title='orig' data-ref="57orig" data-ref-filename="57orig">orig</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'2'</kbd>) &amp;&amp; <a class="local col8 ref" href="#58equiv" title='equiv' data-ref="58equiv" data-ref-filename="58equiv">equiv</a>[<a class="local col9 ref" href="#59i" title='i' data-ref="59i" data-ref-filename="59i">i</a>] == <kbd>'6'</kbd>)</td></tr>
<tr><th id="998">998</th><td>        <b>continue</b>;</td></tr>
<tr><th id="999">999</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1000">1000</th><td>    }</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td>}</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i  data-doc="_ZL7is64BitPKc">// Determine whether this instruction is a 64-bit instruction.</i></td></tr>
<tr><th id="1005">1005</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL7is64BitPKc" title='is64Bit' data-type='bool is64Bit(const char * name)' data-ref="_ZL7is64BitPKc" data-ref-filename="_ZL7is64BitPKc">is64Bit</dfn>(<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="60name" title='name' data-type='const char *' data-ref="60name" data-ref-filename="60name">name</dfn>) {</td></tr>
<tr><th id="1006">1006</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="61i" title='i' data-type='int' data-ref="61i" data-ref-filename="61i">i</dfn> = <var>0</var>;; ++<a class="local col1 ref" href="#61i" title='i' data-ref="61i" data-ref-filename="61i">i</a>) {</td></tr>
<tr><th id="1007">1007</th><td>    <b>if</b> (<a class="local col0 ref" href="#60name" title='name' data-ref="60name" data-ref-filename="60name">name</a>[<a class="local col1 ref" href="#61i" title='i' data-ref="61i" data-ref-filename="61i">i</a>] == <kbd>'\0'</kbd>)</td></tr>
<tr><th id="1008">1008</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1009">1009</th><td>    <b>if</b> (<a class="local col0 ref" href="#60name" title='name' data-ref="60name" data-ref-filename="60name">name</a>[<a class="local col1 ref" href="#61i" title='i' data-ref="61i" data-ref-filename="61i">i</a>] == <kbd>'6'</kbd> &amp;&amp; <a class="local col0 ref" href="#60name" title='name' data-ref="60name" data-ref-filename="60name">name</a>[<a class="local col1 ref" href="#61i" title='i' data-ref="61i" data-ref-filename="61i">i</a> + <var>1</var>] == <kbd>'4'</kbd>)</td></tr>
<tr><th id="1010">1010</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><i  data-doc="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</i></td></tr>
<tr><th id="1015">1015</th><td><i  data-doc="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">// for extended and escape opcodes, and using a supplied attribute mask.</i></td></tr>
<tr><th id="1016">1016</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-type='int getInstructionIDWithAttrMask(uint16_t * instructionID, struct InternalInstruction * insn, uint16_t attrMask)' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col2 decl" id="62instructionID" title='instructionID' data-type='uint16_t *' data-ref="62instructionID" data-ref-filename="62instructionID">instructionID</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>                                        <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col3 decl" id="63insn" title='insn' data-type='struct InternalInstruction *' data-ref="63insn" data-ref-filename="63insn">insn</dfn>,</td></tr>
<tr><th id="1018">1018</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="64attrMask" title='attrMask' data-type='uint16_t' data-ref="64attrMask" data-ref-filename="64attrMask">attrMask</dfn>) {</td></tr>
<tr><th id="1019">1019</th><td>  <em>auto</em> <dfn class="local col5 decl" id="65insnCtx" title='insnCtx' data-type='llvm::X86Disassembler::InstructionContext' data-ref="65insnCtx" data-ref-filename="65insnCtx">insnCtx</dfn> = <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext" data-ref-filename="llvm..X86Disassembler..InstructionContext">InstructionContext</a>(<a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#x86DisassemblerContexts" title='x86DisassemblerContexts' data-ref="x86DisassemblerContexts" data-ref-filename="x86DisassemblerContexts">x86DisassemblerContexts</a>[<a class="local col4 ref" href="#64attrMask" title='attrMask' data-ref="64attrMask" data-ref-filename="64attrMask">attrMask</a>]);</td></tr>
<tr><th id="1020">1020</th><td>  <em>const</em> <a class="type" href="#ContextDecision" title='ContextDecision' data-ref="ContextDecision" data-ref-filename="ContextDecision">ContextDecision</a> *<dfn class="local col6 decl" id="66decision" title='decision' data-type='const ContextDecision *' data-ref="66decision" data-ref-filename="66decision">decision</dfn>;</td></tr>
<tr><th id="1021">1021</th><td>  <b>switch</b> (<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a>) {</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a>:</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#26" title="x86DisassemblerOneByteOpcodes" data-ref="_M/ONEBYTE_SYM">ONEBYTE_SYM</a>;</td></tr>
<tr><th id="1024">1024</th><td>    <b>break</b>;</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a>:</td></tr>
<tr><th id="1026">1026</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#27" title="x86DisassemblerTwoByteOpcodes" data-ref="_M/TWOBYTE_SYM">TWOBYTE_SYM</a>;</td></tr>
<tr><th id="1027">1027</th><td>    <b>break</b>;</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a>:</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#28" title="x86DisassemblerThreeByte38Opcodes" data-ref="_M/THREEBYTE38_SYM">THREEBYTE38_SYM</a>;</td></tr>
<tr><th id="1030">1030</th><td>    <b>break</b>;</td></tr>
<tr><th id="1031">1031</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_3A" title='llvm::X86Disassembler::THREEBYTE_3A' data-ref="llvm::X86Disassembler::THREEBYTE_3A" data-ref-filename="llvm..X86Disassembler..THREEBYTE_3A">THREEBYTE_3A</a>:</td></tr>
<tr><th id="1032">1032</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#29" title="x86DisassemblerThreeByte3AOpcodes" data-ref="_M/THREEBYTE3A_SYM">THREEBYTE3A_SYM</a>;</td></tr>
<tr><th id="1033">1033</th><td>    <b>break</b>;</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP8_MAP" title='llvm::X86Disassembler::XOP8_MAP' data-ref="llvm::X86Disassembler::XOP8_MAP" data-ref-filename="llvm..X86Disassembler..XOP8_MAP">XOP8_MAP</a>:</td></tr>
<tr><th id="1035">1035</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#30" title="x86DisassemblerXOP8Opcodes" data-ref="_M/XOP8_MAP_SYM">XOP8_MAP_SYM</a>;</td></tr>
<tr><th id="1036">1036</th><td>    <b>break</b>;</td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOP9_MAP" title='llvm::X86Disassembler::XOP9_MAP' data-ref="llvm::X86Disassembler::XOP9_MAP" data-ref-filename="llvm..X86Disassembler..XOP9_MAP">XOP9_MAP</a>:</td></tr>
<tr><th id="1038">1038</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#31" title="x86DisassemblerXOP9Opcodes" data-ref="_M/XOP9_MAP_SYM">XOP9_MAP_SYM</a>;</td></tr>
<tr><th id="1039">1039</th><td>    <b>break</b>;</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::XOPA_MAP" title='llvm::X86Disassembler::XOPA_MAP' data-ref="llvm::X86Disassembler::XOPA_MAP" data-ref-filename="llvm..X86Disassembler..XOPA_MAP">XOPA_MAP</a>:</td></tr>
<tr><th id="1041">1041</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#32" title="x86DisassemblerXOPAOpcodes" data-ref="_M/XOPA_MAP_SYM">XOPA_MAP_SYM</a>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEDNOW_MAP" title='llvm::X86Disassembler::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::THREEDNOW_MAP" data-ref-filename="llvm..X86Disassembler..THREEDNOW_MAP">THREEDNOW_MAP</a>:</td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#33" title="x86Disassembler3DNowOpcodes" data-ref="_M/THREEDNOW_MAP_SYM">THREEDNOW_MAP_SYM</a>;</td></tr>
<tr><th id="1045">1045</th><td>    <b>break</b>;</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <b>if</b> (<a class="local col6 ref" href="#66decision" title='decision' data-ref="66decision" data-ref-filename="66decision">decision</a>-&gt;<a class="tu ref field" href="#ContextDecision::opcodeDecisions" title='ContextDecision::opcodeDecisions' data-use='m' data-ref="ContextDecision::opcodeDecisions" data-ref-filename="ContextDecision..opcodeDecisions">opcodeDecisions</a>[<a class="local col5 ref" href="#65insnCtx" title='insnCtx' data-ref="65insnCtx" data-ref-filename="65insnCtx">insnCtx</a>]</td></tr>
<tr><th id="1049">1049</th><td>          .<a class="tu ref field" href="#OpcodeDecision::modRMDecisions" title='OpcodeDecision::modRMDecisions' data-use='m' data-ref="OpcodeDecision::modRMDecisions" data-ref-filename="OpcodeDecision..modRMDecisions">modRMDecisions</a>[<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a>]</td></tr>
<tr><th id="1050">1050</th><td>          .<a class="tu ref field" href="#ModRMDecision::modrm_type" title='ModRMDecision::modrm_type' data-use='r' data-ref="ModRMDecision::modrm_type" data-ref-filename="ModRMDecision..modrm_type">modrm_type</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#330" title='llvm::X86Disassembler::MODRM_ONEENTRY' data-ref="llvm::X86Disassembler::MODRM_ONEENTRY" data-ref-filename="llvm..X86Disassembler..MODRM_ONEENTRY">MODRM_ONEENTRY</a>) {</td></tr>
<tr><th id="1051">1051</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>))</td></tr>
<tr><th id="1052">1052</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1053">1053</th><td>    *<a class="local col2 ref" href="#62instructionID" title='instructionID' data-ref="62instructionID" data-ref-filename="62instructionID">instructionID</a> =</td></tr>
<tr><th id="1054">1054</th><td>        <a class="tu ref fn" href="#_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-use='c' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" data-ref-filename="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a>, <a class="local col5 ref" href="#65insnCtx" title='insnCtx' data-ref="65insnCtx" data-ref-filename="65insnCtx">insnCtx</a>, <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a>, <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a>);</td></tr>
<tr><th id="1055">1055</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1056">1056</th><td>    *<a class="local col2 ref" href="#62instructionID" title='instructionID' data-ref="62instructionID" data-ref-filename="62instructionID">instructionID</a> = <a class="tu ref fn" href="#_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" title='decode' data-use='c' data-ref="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh" data-ref-filename="_ZL6decodeN4llvm15X86Disassembler10OpcodeTypeENS0_18InstructionContextEhh">decode</a>(<a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a>, <a class="local col5 ref" href="#65insnCtx" title='insnCtx' data-ref="65insnCtx" data-ref-filename="65insnCtx">insnCtx</a>, <a class="local col3 ref" href="#63insn" title='insn' data-ref="63insn" data-ref-filename="63insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a>, <var>0</var>);</td></tr>
<tr><th id="1057">1057</th><td>  }</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1060">1060</th><td>}</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><i  data-doc="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE">// Determine the ID of an instruction, consuming the ModR/M byte as appropriate</i></td></tr>
<tr><th id="1063">1063</th><td><i  data-doc="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE">// for extended and escape opcodes. Determines the attributes and context for</i></td></tr>
<tr><th id="1064">1064</th><td><i  data-doc="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE">// the instruction before doing so.</i></td></tr>
<tr><th id="1065">1065</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE" title='getInstructionID' data-type='int getInstructionID(struct InternalInstruction * insn, const llvm::MCInstrInfo * mii)' data-ref="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE" data-ref-filename="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE">getInstructionID</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col7 decl" id="67insn" title='insn' data-type='struct InternalInstruction *' data-ref="67insn" data-ref-filename="67insn">insn</dfn>,</td></tr>
<tr><th id="1066">1066</th><td>                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col8 decl" id="68mii" title='mii' data-type='const llvm::MCInstrInfo *' data-ref="68mii" data-ref-filename="68mii">mii</dfn>) {</td></tr>
<tr><th id="1067">1067</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="69attrMask" title='attrMask' data-type='uint16_t' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="70instructionID" title='instructionID' data-type='uint16_t' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</dfn>;</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"getID()"</q>);</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>  <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_NONE" title='llvm::X86Disassembler::ATTR_NONE' data-ref="llvm::X86Disassembler::ATTR_NONE" data-ref-filename="llvm..X86Disassembler..ATTR_NONE">ATTR_NONE</a>;</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1075">1075</th><td>    <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_64BIT" title='llvm::X86Disassembler::ATTR_64BIT' data-ref="llvm::X86Disassembler::ATTR_64BIT" data-ref-filename="llvm..X86Disassembler..ATTR_64BIT">ATTR_64BIT</a>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::TYPE_NO_VEX_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>) {</td></tr>
<tr><th id="1078">1078</th><td>    <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>) ? <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_EVEX" title='llvm::X86Disassembler::ATTR_EVEX' data-ref="llvm::X86Disassembler::ATTR_EVEX" data-ref-filename="llvm..X86Disassembler..ATTR_EVEX">ATTR_EVEX</a> : <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_VEX" title='llvm::X86Disassembler::ATTR_VEX' data-ref="llvm::X86Disassembler::ATTR_VEX" data-ref-filename="llvm..X86Disassembler..ATTR_VEX">ATTR_VEX</a>;</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>) {</td></tr>
<tr><th id="1081">1081</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#43" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromEVEX3of4">ppFromEVEX3of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="1082">1082</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="1083">1083</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1084">1084</th><td>        <b>break</b>;</td></tr>
<tr><th id="1085">1085</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEX_PREFIX_F3" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="1086">1086</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1087">1087</th><td>        <b>break</b>;</td></tr>
<tr><th id="1088">1088</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEX_PREFIX_F2" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="1089">1089</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1090">1090</th><td>        <b>break</b>;</td></tr>
<tr><th id="1091">1091</th><td>      }</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#44" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/zFromEVEX4of4">zFromEVEX4of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1094">1094</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_EVEXKZ" title='llvm::X86Disassembler::ATTR_EVEXKZ' data-ref="llvm::X86Disassembler::ATTR_EVEXKZ" data-ref-filename="llvm..X86Disassembler..ATTR_EVEXKZ">ATTR_EVEXKZ</a>;</td></tr>
<tr><th id="1095">1095</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#47" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x10) &gt;&gt; 4)" data-ref="_M/bFromEVEX4of4">bFromEVEX4of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1096">1096</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_EVEXB" title='llvm::X86Disassembler::ATTR_EVEXB' data-ref="llvm::X86Disassembler::ATTR_EVEXB" data-ref-filename="llvm..X86Disassembler..ATTR_EVEXB">ATTR_EVEXB</a>;</td></tr>
<tr><th id="1097">1097</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#49" title="((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x7)" data-ref="_M/aaaFromEVEX4of4">aaaFromEVEX4of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1098">1098</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_EVEXK" title='llvm::X86Disassembler::ATTR_EVEXK' data-ref="llvm::X86Disassembler::ATTR_EVEXK" data-ref-filename="llvm..X86Disassembler..ATTR_EVEXK">ATTR_EVEXK</a>;</td></tr>
<tr><th id="1099">1099</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#46" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/lFromEVEX4of4">lFromEVEX4of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1100">1100</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_VEXL" title='llvm::X86Disassembler::ATTR_VEXL' data-ref="llvm::X86Disassembler::ATTR_VEXL" data-ref-filename="llvm..X86Disassembler..ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="1101">1101</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#45" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/l2FromEVEX4of4">l2FromEVEX4of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1102">1102</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_EVEXL2" title='llvm::X86Disassembler::ATTR_EVEXL2' data-ref="llvm::X86Disassembler::ATTR_EVEXL2" data-ref-filename="llvm..X86Disassembler..ATTR_EVEXL2">ATTR_EVEXL2</a>;</td></tr>
<tr><th id="1103">1103</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a>) {</td></tr>
<tr><th id="1104">1104</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#58" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromVEX3of3">ppFromVEX3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="1105">1105</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="1106">1106</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1107">1107</th><td>        <b>break</b>;</td></tr>
<tr><th id="1108">1108</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEX_PREFIX_F3" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="1109">1109</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1110">1110</th><td>        <b>break</b>;</td></tr>
<tr><th id="1111">1111</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEX_PREFIX_F2" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="1112">1112</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1113">1113</th><td>        <b>break</b>;</td></tr>
<tr><th id="1114">1114</th><td>      }</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#57" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromVEX3of3">lFromVEX3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))</td></tr>
<tr><th id="1117">1117</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_VEXL" title='llvm::X86Disassembler::ATTR_VEXL' data-ref="llvm::X86Disassembler::ATTR_VEXL" data-ref-filename="llvm..X86Disassembler..ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="1118">1118</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</a>) {</td></tr>
<tr><th id="1119">1119</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#63" title="((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x3)" data-ref="_M/ppFromVEX2of2">ppFromVEX2of2</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>])) {</td></tr>
<tr><th id="1120">1120</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="1121">1121</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1122">1122</th><td>        <b>break</b>;</td></tr>
<tr><th id="1123">1123</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEX_PREFIX_F3" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="1124">1124</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1125">1125</th><td>        <b>break</b>;</td></tr>
<tr><th id="1126">1126</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEX_PREFIX_F2" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="1127">1127</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1128">1128</th><td>        <b>break</b>;</td></tr>
<tr><th id="1129">1129</th><td>      }</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#62" title="(((insn-&gt;vectorExtensionPrefix[1]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromVEX2of2">lFromVEX2of2</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]))</td></tr>
<tr><th id="1132">1132</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_VEXL" title='llvm::X86Disassembler::ATTR_VEXL' data-ref="llvm::X86Disassembler::ATTR_VEXL" data-ref-filename="llvm..X86Disassembler..ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="1133">1133</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a>) {</td></tr>
<tr><th id="1134">1134</th><td>      <b>switch</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#72" title="((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x3)" data-ref="_M/ppFromXOP3of3">ppFromXOP3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) {</td></tr>
<tr><th id="1135">1135</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_66" title='llvm::X86Disassembler::VEX_PREFIX_66' data-ref="llvm::X86Disassembler::VEX_PREFIX_66" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_66">VEX_PREFIX_66</a>:</td></tr>
<tr><th id="1136">1136</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1137">1137</th><td>        <b>break</b>;</td></tr>
<tr><th id="1138">1138</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F3" title='llvm::X86Disassembler::VEX_PREFIX_F3' data-ref="llvm::X86Disassembler::VEX_PREFIX_F3" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F3">VEX_PREFIX_F3</a>:</td></tr>
<tr><th id="1139">1139</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1140">1140</th><td>        <b>break</b>;</td></tr>
<tr><th id="1141">1141</th><td>      <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::VEX_PREFIX_F2" title='llvm::X86Disassembler::VEX_PREFIX_F2' data-ref="llvm::X86Disassembler::VEX_PREFIX_F2" data-ref-filename="llvm..X86Disassembler..VEX_PREFIX_F2">VEX_PREFIX_F2</a>:</td></tr>
<tr><th id="1142">1142</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1143">1143</th><td>        <b>break</b>;</td></tr>
<tr><th id="1144">1144</th><td>      }</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>      <b>if</b> (<a class="macro" href="X86DisassemblerDecoder.h.html#71" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x4) &gt;&gt; 2)" data-ref="_M/lFromXOP3of3">lFromXOP3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))</td></tr>
<tr><th id="1147">1147</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_VEXL" title='llvm::X86Disassembler::ATTR_VEXL' data-ref="llvm::X86Disassembler::ATTR_VEXL" data-ref-filename="llvm..X86Disassembler..ATTR_VEXL">ATTR_VEXL</a>;</td></tr>
<tr><th id="1148">1148</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1149">1149</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1150">1150</th><td>    }</td></tr>
<tr><th id="1151">1151</th><td>  } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="1152">1152</th><td>    <i>// If we don't have mandatory prefix we should use legacy prefixes here</i></td></tr>
<tr><th id="1153">1153</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> &amp;&amp; (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>))</td></tr>
<tr><th id="1154">1154</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1155">1155</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="1156">1156</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1157">1157</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a>) {</td></tr>
<tr><th id="1158">1158</th><td>      <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> == <var>0xf3</var> &amp;&amp; (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0x90</var>))</td></tr>
<tr><th id="1159">1159</th><td>        <i>// Special support for PAUSE</i></td></tr>
<tr><th id="1160">1160</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1161">1161</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1162">1162</th><td>      <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> == <var>0xf2</var>)</td></tr>
<tr><th id="1163">1163</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1164">1164</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> == <var>0xf3</var>)</td></tr>
<tr><th id="1165">1165</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1166">1166</th><td>    }</td></tr>
<tr><th id="1167">1167</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1168">1168</th><td>    <b>switch</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="1169">1169</th><td>    <b>case</b> <var>0xf2</var>:</td></tr>
<tr><th id="1170">1170</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XD" title='llvm::X86Disassembler::ATTR_XD' data-ref="llvm::X86Disassembler::ATTR_XD" data-ref-filename="llvm..X86Disassembler..ATTR_XD">ATTR_XD</a>;</td></tr>
<tr><th id="1171">1171</th><td>      <b>break</b>;</td></tr>
<tr><th id="1172">1172</th><td>    <b>case</b> <var>0xf3</var>:</td></tr>
<tr><th id="1173">1173</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_XS" title='llvm::X86Disassembler::ATTR_XS' data-ref="llvm::X86Disassembler::ATTR_XS" data-ref-filename="llvm..X86Disassembler..ATTR_XS">ATTR_XS</a>;</td></tr>
<tr><th id="1174">1174</th><td>      <b>break</b>;</td></tr>
<tr><th id="1175">1175</th><td>    <b>case</b> <var>0x66</var>:</td></tr>
<tr><th id="1176">1176</th><td>      <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>)</td></tr>
<tr><th id="1177">1177</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1178">1178</th><td>      <b>break</b>;</td></tr>
<tr><th id="1179">1179</th><td>    <b>case</b> <var>0x67</var>:</td></tr>
<tr><th id="1180">1180</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1181">1181</th><td>      <b>break</b>;</td></tr>
<tr><th id="1182">1182</th><td>    }</td></tr>
<tr><th id="1183">1183</th><td>  }</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> &amp; <var>0x08</var>) {</td></tr>
<tr><th id="1186">1186</th><td>    <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_REXW" title='llvm::X86Disassembler::ATTR_REXW' data-ref="llvm::X86Disassembler::ATTR_REXW" data-ref-filename="llvm..X86Disassembler..ATTR_REXW">ATTR_REXW</a>;</td></tr>
<tr><th id="1187">1187</th><td>    <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> &amp;= ~<a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1188">1188</th><td>  }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>) {</td></tr>
<tr><th id="1191">1191</th><td>    <i>// JCXZ/JECXZ need special handling for 16-bit mode because the meaning</i></td></tr>
<tr><th id="1192">1192</th><td><i>    // of the AdSize prefix is inverted w.r.t. 32-bit mode.</i></td></tr>
<tr><th id="1193">1193</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0xE3</var>)</td></tr>
<tr><th id="1194">1194</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1195">1195</th><td>    <i>// If we're in 16-bit mode and this is one of the relative jumps and opsize</i></td></tr>
<tr><th id="1196">1196</th><td><i>    // prefix isn't present, we need to force the opsize attribute since the</i></td></tr>
<tr><th id="1197">1197</th><td><i>    // prefix is inverted relative to 32-bit mode.</i></td></tr>
<tr><th id="1198">1198</th><td>    <b>if</b> (!<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a> &amp;&amp;</td></tr>
<tr><th id="1199">1199</th><td>        (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0xE8</var> || <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0xE9</var>))</td></tr>
<tr><th id="1200">1200</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <b>if</b> (!<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a> &amp;&amp;</td></tr>
<tr><th id="1203">1203</th><td>        <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &gt;= <var>0x80</var> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &lt;= <var>0x8F</var>)</td></tr>
<tr><th id="1204">1204</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1205">1205</th><td>  }</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-use='c' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</a>(&amp;<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>, <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>, <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a>))</td></tr>
<tr><th id="1209">1209</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <i>// The following clauses compensate for limitations of the tables.</i></td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> &amp;&amp;</td></tr>
<tr><th id="1214">1214</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_NO_VEX_XOP" title='llvm::X86Disassembler::TYPE_NO_VEX_XOP' data-ref="llvm::X86Disassembler::TYPE_NO_VEX_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_NO_VEX_XOP">TYPE_NO_VEX_XOP</a>) {</td></tr>
<tr><th id="1215">1215</th><td>    <i>// The tables can't distinquish between cases where the W-bit is used to</i></td></tr>
<tr><th id="1216">1216</th><td><i>    // select register size and cases where its a required part of the opcode.</i></td></tr>
<tr><th id="1217">1217</th><td>    <b>if</b> ((<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a> &amp;&amp;</td></tr>
<tr><th id="1218">1218</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#41" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromEVEX3of4">wFromEVEX3of4</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) ||</td></tr>
<tr><th id="1219">1219</th><td>        (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a> &amp;&amp;</td></tr>
<tr><th id="1220">1220</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#55" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromVEX3of3">wFromVEX3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>])) ||</td></tr>
<tr><th id="1221">1221</th><td>        (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a> &amp;&amp;</td></tr>
<tr><th id="1222">1222</th><td>         <a class="macro" href="X86DisassemblerDecoder.h.html#69" title="(((insn-&gt;vectorExtensionPrefix[2]) &amp; 0x80) &gt;&gt; 7)" data-ref="_M/wFromXOP3of3">wFromXOP3of3</a>(<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]))) {</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="71instructionIDWithREXW" title='instructionIDWithREXW' data-type='uint16_t' data-ref="71instructionIDWithREXW" data-ref-filename="71instructionIDWithREXW">instructionIDWithREXW</dfn>;</td></tr>
<tr><th id="1225">1225</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-use='c' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</a>(&amp;<a class="local col1 ref" href="#71instructionIDWithREXW" title='instructionIDWithREXW' data-ref="71instructionIDWithREXW" data-ref-filename="71instructionIDWithREXW">instructionIDWithREXW</a>, <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>,</td></tr>
<tr><th id="1226">1226</th><td>                                       <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> | <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_REXW" title='llvm::X86Disassembler::ATTR_REXW' data-ref="llvm::X86Disassembler::ATTR_REXW" data-ref-filename="llvm..X86Disassembler..ATTR_REXW">ATTR_REXW</a>)) {</td></tr>
<tr><th id="1227">1227</th><td>        <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1228">1228</th><td>        <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>];</td></tr>
<tr><th id="1229">1229</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1230">1230</th><td>      }</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>      <em>auto</em> <dfn class="local col2 decl" id="72SpecName" title='SpecName' data-type='llvm::StringRef' data-ref="72SpecName" data-ref-filename="72SpecName">SpecName</dfn> = <a class="local col8 ref" href="#68mii" title='mii' data-ref="68mii" data-ref-filename="68mii">mii</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj" data-ref-filename="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col1 ref" href="#71instructionIDWithREXW" title='instructionIDWithREXW' data-ref="71instructionIDWithREXW" data-ref-filename="71instructionIDWithREXW">instructionIDWithREXW</a>);</td></tr>
<tr><th id="1233">1233</th><td>      <i>// If not a 64-bit instruction. Switch the opcode.</i></td></tr>
<tr><th id="1234">1234</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL7is64BitPKc" title='is64Bit' data-use='c' data-ref="_ZL7is64BitPKc" data-ref-filename="_ZL7is64BitPKc">is64Bit</a>(<a class="local col2 ref" href="#72SpecName" title='SpecName' data-ref="72SpecName" data-ref-filename="72SpecName">SpecName</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv" data-ref-filename="_ZNK4llvm9StringRef4dataEv">data</a>())) {</td></tr>
<tr><th id="1235">1235</th><td>        <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col1 ref" href="#71instructionIDWithREXW" title='instructionIDWithREXW' data-ref="71instructionIDWithREXW" data-ref-filename="71instructionIDWithREXW">instructionIDWithREXW</a>;</td></tr>
<tr><th id="1236">1236</th><td>        <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col1 ref" href="#71instructionIDWithREXW" title='instructionIDWithREXW' data-ref="71instructionIDWithREXW" data-ref-filename="71instructionIDWithREXW">instructionIDWithREXW</a>];</td></tr>
<tr><th id="1237">1237</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1238">1238</th><td>      }</td></tr>
<tr><th id="1239">1239</th><td>    }</td></tr>
<tr><th id="1240">1240</th><td>  }</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <i>// Absolute moves, umonitor, and movdir64b need special handling.</i></td></tr>
<tr><th id="1243">1243</th><td><i>  // -For 16-bit mode because the meaning of the AdSize and OpSize prefixes are</i></td></tr>
<tr><th id="1244">1244</th><td><i>  //  inverted w.r.t.</i></td></tr>
<tr><th id="1245">1245</th><td><i>  // -For 32-bit mode we need to ensure the ADSIZE prefix is observed in</i></td></tr>
<tr><th id="1246">1246</th><td><i>  //  any position.</i></td></tr>
<tr><th id="1247">1247</th><td>  <b>if</b> ((<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a> &amp;&amp; ((<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>0xFC</var>) == <var>0xA0</var>)) ||</td></tr>
<tr><th id="1248">1248</th><td>      (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::TWOBYTE" title='llvm::X86Disassembler::TWOBYTE' data-ref="llvm::X86Disassembler::TWOBYTE" data-ref-filename="llvm..X86Disassembler..TWOBYTE">TWOBYTE</a> &amp;&amp; (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0xAE</var>)) ||</td></tr>
<tr><th id="1249">1249</th><td>      (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::THREEBYTE_38" title='llvm::X86Disassembler::THREEBYTE_38' data-ref="llvm::X86Disassembler::THREEBYTE_38" data-ref-filename="llvm..X86Disassembler..THREEBYTE_38">THREEBYTE_38</a> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0xF8</var>)) {</td></tr>
<tr><th id="1250">1250</th><td>    <i>// Make sure we observed the prefixes in any position.</i></td></tr>
<tr><th id="1251">1251</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="1252">1252</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a>)</td></tr>
<tr><th id="1254">1254</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> |= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>    <i>// In 16-bit, invert the attributes.</i></td></tr>
<tr><th id="1257">1257</th><td>    <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>) {</td></tr>
<tr><th id="1258">1258</th><td>      <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_ADSIZE" title='llvm::X86Disassembler::ATTR_ADSIZE' data-ref="llvm::X86Disassembler::ATTR_ADSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_ADSIZE">ATTR_ADSIZE</a>;</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>      <i>// The OpSize attribute is only valid with the absolute moves.</i></td></tr>
<tr><th id="1261">1261</th><td>      <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a> &amp;&amp; ((<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>0xFC</var>) == <var>0xA0</var>))</td></tr>
<tr><th id="1262">1262</th><td>        <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> ^= <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>;</td></tr>
<tr><th id="1263">1263</th><td>    }</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-use='c' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</a>(&amp;<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>, <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>, <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a>))</td></tr>
<tr><th id="1266">1266</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1269">1269</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>];</td></tr>
<tr><th id="1270">1270</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1271">1271</th><td>  }</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <b>if</b> ((<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a> || <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a>) &amp;&amp;</td></tr>
<tr><th id="1274">1274</th><td>      !(<a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> &amp; <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>)) {</td></tr>
<tr><th id="1275">1275</th><td>    <i>// The instruction tables make no distinction between instructions that</i></td></tr>
<tr><th id="1276">1276</th><td><i>    // allow OpSize anywhere (i.e., 16-bit operations) and that need it in a</i></td></tr>
<tr><th id="1277">1277</th><td><i>    // particular spot (i.e., many MMX operations). In general we're</i></td></tr>
<tr><th id="1278">1278</th><td><i>    // conservative, but in the specific case where OpSize is present but not in</i></td></tr>
<tr><th id="1279">1279</th><td><i>    // the right place we check if there's a 16-bit operation.</i></td></tr>
<tr><th id="1280">1280</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col3 decl" id="73spec" title='spec' data-type='const struct InstructionSpecifier *' data-ref="73spec" data-ref-filename="73spec">spec</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="74instructionIDWithOpsize" title='instructionIDWithOpsize' data-type='uint16_t' data-ref="74instructionIDWithOpsize" data-ref-filename="74instructionIDWithOpsize">instructionIDWithOpsize</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>    <span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev" data-ref-filename="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col5 decl" id="75specName" title='specName' data-type='llvm::StringRef' data-ref="75specName" data-ref-filename="75specName">specName</dfn>, <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev" data-ref-filename="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col6 decl" id="76specWithOpSizeName" title='specWithOpSizeName' data-type='llvm::StringRef' data-ref="76specWithOpSizeName" data-ref-filename="76specWithOpSizeName">specWithOpSizeName</dfn>;</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>    <a class="local col3 ref" href="#73spec" title='spec' data-ref="73spec" data-ref-filename="73spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>];</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-use='c' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</a>(&amp;<a class="local col4 ref" href="#74instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="74instructionIDWithOpsize" data-ref-filename="74instructionIDWithOpsize">instructionIDWithOpsize</a>, <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>,</td></tr>
<tr><th id="1287">1287</th><td>                                     <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a> | <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ATTR_OPSIZE" title='llvm::X86Disassembler::ATTR_OPSIZE' data-ref="llvm::X86Disassembler::ATTR_OPSIZE" data-ref-filename="llvm..X86Disassembler..ATTR_OPSIZE">ATTR_OPSIZE</a>)) {</td></tr>
<tr><th id="1288">1288</th><td>      <i>// ModRM required with OpSize but not present. Give up and return the</i></td></tr>
<tr><th id="1289">1289</th><td><i>      // version without OpSize set.</i></td></tr>
<tr><th id="1290">1290</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1291">1291</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = <a class="local col3 ref" href="#73spec" title='spec' data-ref="73spec" data-ref-filename="73spec">spec</a>;</td></tr>
<tr><th id="1292">1292</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1293">1293</th><td>    }</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>    <a class="local col5 ref" href="#75specName" title='specName' data-ref="75specName" data-ref-filename="75specName">specName</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col8 ref" href="#68mii" title='mii' data-ref="68mii" data-ref-filename="68mii">mii</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj" data-ref-filename="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>);</td></tr>
<tr><th id="1296">1296</th><td>    <a class="local col6 ref" href="#76specWithOpSizeName" title='specWithOpSizeName' data-ref="76specWithOpSizeName" data-ref-filename="76specWithOpSizeName">specWithOpSizeName</a> <a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="local col8 ref" href="#68mii" title='mii' data-ref="68mii" data-ref-filename="68mii">mii</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj" data-ref-filename="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col4 ref" href="#74instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="74instructionIDWithOpsize" data-ref-filename="74instructionIDWithOpsize">instructionIDWithOpsize</a>);</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL17is16BitEquivalentPKcS0_" title='is16BitEquivalent' data-use='c' data-ref="_ZL17is16BitEquivalentPKcS0_" data-ref-filename="_ZL17is16BitEquivalentPKcS0_">is16BitEquivalent</a>(<a class="local col5 ref" href="#75specName" title='specName' data-ref="75specName" data-ref-filename="75specName">specName</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv" data-ref-filename="_ZNK4llvm9StringRef4dataEv">data</a>(), <a class="local col6 ref" href="#76specWithOpSizeName" title='specWithOpSizeName' data-ref="76specWithOpSizeName" data-ref-filename="76specWithOpSizeName">specWithOpSizeName</a>.<a class="ref fn" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv" data-ref-filename="_ZNK4llvm9StringRef4dataEv">data</a>()) &amp;&amp;</td></tr>
<tr><th id="1299">1299</th><td>        (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>) ^ <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a>) {</td></tr>
<tr><th id="1300">1300</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col4 ref" href="#74instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="74instructionIDWithOpsize" data-ref-filename="74instructionIDWithOpsize">instructionIDWithOpsize</a>;</td></tr>
<tr><th id="1301">1301</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col4 ref" href="#74instructionIDWithOpsize" title='instructionIDWithOpsize' data-ref="74instructionIDWithOpsize" data-ref-filename="74instructionIDWithOpsize">instructionIDWithOpsize</a>];</td></tr>
<tr><th id="1302">1302</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1304">1304</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = <a class="local col3 ref" href="#73spec" title='spec' data-ref="73spec" data-ref-filename="73spec">spec</a>;</td></tr>
<tr><th id="1305">1305</th><td>    }</td></tr>
<tr><th id="1306">1306</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1307">1307</th><td>  }</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <b>if</b> (<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeType" title='llvm::X86Disassembler::InternalInstruction::opcodeType' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeType">opcodeType</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::ONEBYTE" title='llvm::X86Disassembler::ONEBYTE' data-ref="llvm::X86Disassembler::ONEBYTE" data-ref-filename="llvm..X86Disassembler..ONEBYTE">ONEBYTE</a> &amp;&amp; <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> == <var>0x90</var> &amp;&amp;</td></tr>
<tr><th id="1310">1310</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> &amp; <var>0x01</var>) {</td></tr>
<tr><th id="1311">1311</th><td>    <i>// NOOP shouldn't decode as NOOP if REX.b is set. Instead it should decode</i></td></tr>
<tr><th id="1312">1312</th><td><i>    // as XCHG %r8, %eax.</i></td></tr>
<tr><th id="1313">1313</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col7 decl" id="77spec" title='spec' data-type='const struct InstructionSpecifier *' data-ref="77spec" data-ref-filename="77spec">spec</dfn>;</td></tr>
<tr><th id="1314">1314</th><td>    <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="78instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-type='uint16_t' data-ref="78instructionIDWithNewOpcode" data-ref-filename="78instructionIDWithNewOpcode">instructionIDWithNewOpcode</dfn>;</td></tr>
<tr><th id="1315">1315</th><td>    <em>const</em> <b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier" title='llvm::X86Disassembler::InstructionSpecifier' data-ref="llvm::X86Disassembler::InstructionSpecifier" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier">InstructionSpecifier</a> *<dfn class="local col9 decl" id="79specWithNewOpcode" title='specWithNewOpcode' data-type='const struct InstructionSpecifier *' data-ref="79specWithNewOpcode" data-ref-filename="79specWithNewOpcode">specWithNewOpcode</dfn>;</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td>    <a class="local col7 ref" href="#77spec" title='spec' data-ref="77spec" data-ref-filename="77spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>];</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>    <i>// Borrow opcode from one of the other XCHGar opcodes</i></td></tr>
<tr><th id="1320">1320</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> = <var>0x91</var>;</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" title='getInstructionIDWithAttrMask' data-use='c' data-ref="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt" data-ref-filename="_ZL28getInstructionIDWithAttrMaskPtPN4llvm15X86Disassembler19InternalInstructionEt">getInstructionIDWithAttrMask</a>(&amp;<a class="local col8 ref" href="#78instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="78instructionIDWithNewOpcode" data-ref-filename="78instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>, <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>,</td></tr>
<tr><th id="1323">1323</th><td>                                     <a class="local col9 ref" href="#69attrMask" title='attrMask' data-ref="69attrMask" data-ref-filename="69attrMask">attrMask</a>)) {</td></tr>
<tr><th id="1324">1324</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> = <var>0x90</var>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1327">1327</th><td>      <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = <a class="local col7 ref" href="#77spec" title='spec' data-ref="77spec" data-ref-filename="77spec">spec</a>;</td></tr>
<tr><th id="1328">1328</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1329">1329</th><td>    }</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>    <a class="local col9 ref" href="#79specWithNewOpcode" title='specWithNewOpcode' data-ref="79specWithNewOpcode" data-ref-filename="79specWithNewOpcode">specWithNewOpcode</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col8 ref" href="#78instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="78instructionIDWithNewOpcode" data-ref-filename="78instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>];</td></tr>
<tr><th id="1332">1332</th><td></td></tr>
<tr><th id="1333">1333</th><td>    <i>// Change back</i></td></tr>
<tr><th id="1334">1334</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> = <var>0x90</var>;</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col8 ref" href="#78instructionIDWithNewOpcode" title='instructionIDWithNewOpcode' data-ref="78instructionIDWithNewOpcode" data-ref-filename="78instructionIDWithNewOpcode">instructionIDWithNewOpcode</a>;</td></tr>
<tr><th id="1337">1337</th><td>    <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = <a class="local col9 ref" href="#79specWithNewOpcode" title='specWithNewOpcode' data-ref="79specWithNewOpcode" data-ref-filename="79specWithNewOpcode">specWithNewOpcode</a>;</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1340">1340</th><td>  }</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> = <a class="local col0 ref" href="#70instructionID" title='instructionID' data-ref="70instructionID" data-ref-filename="70instructionID">instructionID</a>;</td></tr>
<tr><th id="1343">1343</th><td>  <a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a> = &amp;<a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#24" title="x86DisassemblerInstrSpecifiers" data-ref="_M/INSTRUCTIONS_SYM">INSTRUCTIONS_SYM</a>[<a class="local col7 ref" href="#67insn" title='insn' data-ref="67insn" data-ref-filename="67insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a>];</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1346">1346</th><td>}</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">// Read an operand from the opcode field of an instruction and interprets it</i></td></tr>
<tr><th id="1349">1349</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">// appropriately given the operand width. Handles AddRegFrm instructions.</i></td></tr>
<tr><th id="1350">1350</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">//</i></td></tr>
<tr><th id="1351">1351</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">// @param insn  - the instruction whose opcode field is to be read.</i></td></tr>
<tr><th id="1352">1352</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">// @param size  - The width (in bytes) of the register being specified.</i></td></tr>
<tr><th id="1353">1353</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">//                1 means AL and friends, 2 means AX, 4 means EAX, and 8 means</i></td></tr>
<tr><th id="1354">1354</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">//                RAX.</i></td></tr>
<tr><th id="1355">1355</th><td><i  data-doc="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">// @return      - 0 on success; nonzero otherwise.</i></td></tr>
<tr><th id="1356">1356</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-type='int readOpcodeRegister(struct InternalInstruction * insn, uint8_t size)' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col0 decl" id="80insn" title='insn' data-type='struct InternalInstruction *' data-ref="80insn" data-ref-filename="80insn">insn</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="81size" title='size' data-type='uint8_t' data-ref="81size" data-ref-filename="81size">size</dfn>) {</td></tr>
<tr><th id="1357">1357</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readOpcodeRegister()"</q>);</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>  <b>if</b> (<a class="local col1 ref" href="#81size" title='size' data-ref="81size" data-ref-filename="81size">size</a> == <var>0</var>)</td></tr>
<tr><th id="1360">1360</th><td>    <a class="local col1 ref" href="#81size" title='size' data-ref="81size" data-ref-filename="81size">size</a> = <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::registerSize" title='llvm::X86Disassembler::InternalInstruction::registerSize' data-ref="llvm::X86Disassembler::InternalInstruction::registerSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..registerSize">registerSize</a>;</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <b>switch</b> (<a class="local col1 ref" href="#81size" title='size' data-ref="81size" data-ref-filename="81size">size</a>) {</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1364">1364</th><td>    <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(</td></tr>
<tr><th id="1365">1365</th><td>        <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AL' data-ref="llvm::X86Disassembler::MODRM_REG_AL" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AL">MODRM_REG_AL</a> + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>) | (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1366">1366</th><td>    <b>if</b> (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a> &amp;&amp; <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> &gt;= <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AL' data-ref="llvm::X86Disassembler::MODRM_REG_AL" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AL">MODRM_REG_AL</a> + <var>0x4</var> &amp;&amp;</td></tr>
<tr><th id="1367">1367</th><td>        <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> &lt; <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AL' data-ref="llvm::X86Disassembler::MODRM_REG_AL" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AL">MODRM_REG_AL</a> + <var>0x8</var>) {</td></tr>
<tr><th id="1368">1368</th><td>      <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> =</td></tr>
<tr><th id="1369">1369</th><td>          (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_SPL' data-ref="llvm::X86Disassembler::MODRM_REG_SPL" data-ref-filename="llvm..X86Disassembler..MODRM_REG_SPL">MODRM_REG_SPL</a> + (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> - <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AL' data-ref="llvm::X86Disassembler::MODRM_REG_AL" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AL">MODRM_REG_AL</a> - <var>4</var>));</td></tr>
<tr><th id="1370">1370</th><td>    }</td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td>    <b>break</b>;</td></tr>
<tr><th id="1373">1373</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1374">1374</th><td>    <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(</td></tr>
<tr><th id="1375">1375</th><td>        <a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_AX' data-ref="llvm::X86Disassembler::MODRM_REG_AX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_AX">MODRM_REG_AX</a> + ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>) | (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1376">1376</th><td>    <b>break</b>;</td></tr>
<tr><th id="1377">1377</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1378">1378</th><td>    <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> =</td></tr>
<tr><th id="1379">1379</th><td>        (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_EAX' data-ref="llvm::X86Disassembler::MODRM_REG_EAX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_EAX">MODRM_REG_EAX</a> +</td></tr>
<tr><th id="1380">1380</th><td>              ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>) | (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1381">1381</th><td>    <b>break</b>;</td></tr>
<tr><th id="1382">1382</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1383">1383</th><td>    <a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a> =</td></tr>
<tr><th id="1384">1384</th><td>        (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#471" title='llvm::X86Disassembler::MODRM_REG_RAX' data-ref="llvm::X86Disassembler::MODRM_REG_RAX" data-ref-filename="llvm..X86Disassembler..MODRM_REG_RAX">MODRM_REG_RAX</a> +</td></tr>
<tr><th id="1385">1385</th><td>              ((<a class="macro" href="X86DisassemblerDecoder.h.html#34" title="((insn-&gt;rexPrefix) &amp; 0x1)" data-ref="_M/bFromREX">bFromREX</a>(<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::rexPrefix" title='llvm::X86Disassembler::InternalInstruction::rexPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::rexPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..rexPrefix">rexPrefix</a>) &lt;&lt; <var>3</var>) | (<a class="local col0 ref" href="#80insn" title='insn' data-ref="80insn" data-ref-filename="80insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>7</var>)));</td></tr>
<tr><th id="1386">1386</th><td>    <b>break</b>;</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1390">1390</th><td>}</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">// Consume an immediate operand from an instruction, given the desired operand</i></td></tr>
<tr><th id="1393">1393</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">// size.</i></td></tr>
<tr><th id="1394">1394</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">//</i></td></tr>
<tr><th id="1395">1395</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">// @param insn  - The instruction whose operand is to be read.</i></td></tr>
<tr><th id="1396">1396</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">// @param size  - The width (in bytes) of the operand.</i></td></tr>
<tr><th id="1397">1397</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">// @return      - 0 if the immediate was successfully consumed; nonzero</i></td></tr>
<tr><th id="1398">1398</th><td><i  data-doc="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">//                otherwise.</i></td></tr>
<tr><th id="1399">1399</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-type='int readImmediate(struct InternalInstruction * insn, uint8_t size)' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col2 decl" id="82insn" title='insn' data-type='struct InternalInstruction *' data-ref="82insn" data-ref-filename="82insn">insn</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="83size" title='size' data-type='uint8_t' data-ref="83size" data-ref-filename="83size">size</dfn>) {</td></tr>
<tr><th id="1400">1400</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="84imm8" title='imm8' data-type='uint8_t' data-ref="84imm8" data-ref-filename="84imm8">imm8</dfn>;</td></tr>
<tr><th id="1401">1401</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="85imm16" title='imm16' data-type='uint16_t' data-ref="85imm16" data-ref-filename="85imm16">imm16</dfn>;</td></tr>
<tr><th id="1402">1402</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="86imm32" title='imm32' data-type='uint32_t' data-ref="86imm32" data-ref-filename="86imm32">imm32</dfn>;</td></tr>
<tr><th id="1403">1403</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87imm64" title='imm64' data-type='uint64_t' data-ref="87imm64" data-ref-filename="87imm64">imm64</dfn>;</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readImmediate()"</q>);</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(insn-&gt;numImmediatesConsumed &lt; <var>2</var> &amp;&amp; <q>"Already consumed two immediates"</q>);</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>  <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a> = <a class="local col3 ref" href="#83size" title='size' data-ref="83size" data-ref-filename="83size">size</a>;</td></tr>
<tr><th id="1410">1410</th><td>  <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateOffset">immediateOffset</a> = <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <b>switch</b> (<a class="local col3 ref" href="#83size" title='size' data-ref="83size" data-ref-filename="83size">size</a>) {</td></tr>
<tr><th id="1413">1413</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1414">1414</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>, <span class='refarg'><a class="local col4 ref" href="#84imm8" title='imm8' data-ref="84imm8" data-ref-filename="84imm8">imm8</a></span>))</td></tr>
<tr><th id="1415">1415</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1416">1416</th><td>    <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col4 ref" href="#84imm8" title='imm8' data-ref="84imm8" data-ref-filename="84imm8">imm8</a>;</td></tr>
<tr><th id="1417">1417</th><td>    <b>break</b>;</td></tr>
<tr><th id="1418">1418</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1419">1419</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>, <span class='refarg'><a class="local col5 ref" href="#85imm16" title='imm16' data-ref="85imm16" data-ref-filename="85imm16">imm16</a></span>))</td></tr>
<tr><th id="1420">1420</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1421">1421</th><td>    <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col5 ref" href="#85imm16" title='imm16' data-ref="85imm16" data-ref-filename="85imm16">imm16</a>;</td></tr>
<tr><th id="1422">1422</th><td>    <b>break</b>;</td></tr>
<tr><th id="1423">1423</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1424">1424</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>, <span class='refarg'><a class="local col6 ref" href="#86imm32" title='imm32' data-ref="86imm32" data-ref-filename="86imm32">imm32</a></span>))</td></tr>
<tr><th id="1425">1425</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col6 ref" href="#86imm32" title='imm32' data-ref="86imm32" data-ref-filename="86imm32">imm32</a>;</td></tr>
<tr><th id="1427">1427</th><td>    <b>break</b>;</td></tr>
<tr><th id="1428">1428</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1429">1429</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" title='consume' data-use='c' data-ref="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_" data-ref-filename="_ZL7consumePN4llvm15X86Disassembler19InternalInstructionERT_">consume</a>(<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>, <span class='refarg'><a class="local col7 ref" href="#87imm64" title='imm64' data-ref="87imm64" data-ref-filename="87imm64">imm64</a></span>))</td></tr>
<tr><th id="1430">1430</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1431">1431</th><td>    <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>] = <a class="local col7 ref" href="#87imm64" title='imm64' data-ref="87imm64" data-ref-filename="87imm64">imm64</a>;</td></tr>
<tr><th id="1432">1432</th><td>    <b>break</b>;</td></tr>
<tr><th id="1433">1433</th><td>  <b>default</b>:</td></tr>
<tr><th id="1434">1434</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid size"</q>);</td></tr>
<tr><th id="1435">1435</th><td>  }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <a class="local col2 ref" href="#82insn" title='insn' data-ref="82insn" data-ref-filename="82insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>++;</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1440">1440</th><td>}</td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td><i  data-doc="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">// Consume vvvv from an instruction if it has a VEX prefix.</i></td></tr>
<tr><th id="1443">1443</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" title='readVVVV' data-type='int readVVVV(struct InternalInstruction * insn)' data-ref="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">readVVVV</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col8 decl" id="88insn" title='insn' data-type='struct InternalInstruction *' data-ref="88insn" data-ref-filename="88insn">insn</dfn>) {</td></tr>
<tr><th id="1444">1444</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readVVVV()"</q>);</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>  <em>int</em> <dfn class="local col9 decl" id="89vvvv" title='vvvv' data-type='int' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</dfn>;</td></tr>
<tr><th id="1447">1447</th><td>  <b>if</b> (<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>)</td></tr>
<tr><th id="1448">1448</th><td>    <a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a> = (<a class="macro" href="X86DisassemblerDecoder.h.html#48" title="(((~insn-&gt;vectorExtensionPrefix[3]) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/v2FromEVEX4of4">v2FromEVEX4of4</a>(<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]) &lt;&lt; <var>4</var> |</td></tr>
<tr><th id="1449">1449</th><td>            <a class="macro" href="X86DisassemblerDecoder.h.html#42" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromEVEX3of4">vvvvFromEVEX3of4</a>(<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]));</td></tr>
<tr><th id="1450">1450</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_3B" title='llvm::X86Disassembler::TYPE_VEX_3B' data-ref="llvm::X86Disassembler::TYPE_VEX_3B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_3B">TYPE_VEX_3B</a>)</td></tr>
<tr><th id="1451">1451</th><td>    <a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#56" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromVEX3of3">vvvvFromVEX3of3</a>(<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="1452">1452</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_VEX_2B" title='llvm::X86Disassembler::TYPE_VEX_2B' data-ref="llvm::X86Disassembler::TYPE_VEX_2B" data-ref-filename="llvm..X86Disassembler..TYPE_VEX_2B">TYPE_VEX_2B</a>)</td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#61" title="(((~(insn-&gt;vectorExtensionPrefix[1])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromVEX2of2">vvvvFromVEX2of2</a>(<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>1</var>]);</td></tr>
<tr><th id="1454">1454</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_XOP" title='llvm::X86Disassembler::TYPE_XOP' data-ref="llvm::X86Disassembler::TYPE_XOP" data-ref-filename="llvm..X86Disassembler..TYPE_XOP">TYPE_XOP</a>)</td></tr>
<tr><th id="1455">1455</th><td>    <a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a> = <a class="macro" href="X86DisassemblerDecoder.h.html#70" title="(((~(insn-&gt;vectorExtensionPrefix[2])) &amp; 0x78) &gt;&gt; 3)" data-ref="_M/vvvvFromXOP3of3">vvvvFromXOP3of3</a>(<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>2</var>]);</td></tr>
<tr><th id="1456">1456</th><td>  <b>else</b></td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <b>if</b> (<a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a> &amp;= <var>0xf</var>; <i>// Can only clear bit 4. Bit 3 must be cleared later.</i></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>  <a class="local col8 ref" href="#88insn" title='insn' data-ref="88insn" data-ref-filename="88insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> = <b>static_cast</b>&lt;<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>&gt;(<a class="local col9 ref" href="#89vvvv" title='vvvv' data-ref="89vvvv" data-ref-filename="89vvvv">vvvv</a>);</td></tr>
<tr><th id="1463">1463</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1464">1464</th><td>}</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">// Read an mask register from the opcode field of an instruction.</i></td></tr>
<tr><th id="1467">1467</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">//</i></td></tr>
<tr><th id="1468">1468</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">// @param insn    - The instruction whose opcode field is to be read.</i></td></tr>
<tr><th id="1469">1469</th><td><i  data-doc="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">// @return        - 0 on success; nonzero otherwise.</i></td></tr>
<tr><th id="1470">1470</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE" title='readMaskRegister' data-type='int readMaskRegister(struct InternalInstruction * insn)' data-ref="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">readMaskRegister</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col0 decl" id="90insn" title='insn' data-type='struct InternalInstruction *' data-ref="90insn" data-ref-filename="90insn">insn</dfn>) {</td></tr>
<tr><th id="1471">1471</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readMaskRegister()"</q>);</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <b>if</b> (<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn" data-ref-filename="90insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a>)</td></tr>
<tr><th id="1474">1474</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>  <a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn" data-ref-filename="90insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::writemask" title='llvm::X86Disassembler::InternalInstruction::writemask' data-ref="llvm::X86Disassembler::InternalInstruction::writemask" data-ref-filename="llvm..X86Disassembler..InternalInstruction..writemask">writemask</a> =</td></tr>
<tr><th id="1477">1477</th><td>      <b>static_cast</b>&lt;<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>&gt;(<a class="macro" href="X86DisassemblerDecoder.h.html#49" title="((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x7)" data-ref="_M/aaaFromEVEX4of4">aaaFromEVEX4of4</a>(<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn" data-ref-filename="90insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]));</td></tr>
<tr><th id="1478">1478</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1479">1479</th><td>}</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">// Consults the specifier for an instruction and consumes all</i></td></tr>
<tr><th id="1482">1482</th><td><i  data-doc="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">// operands for that instruction, interpreting them as it goes.</i></td></tr>
<tr><th id="1483">1483</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" title='readOperands' data-type='int readOperands(struct InternalInstruction * insn)' data-ref="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">readOperands</dfn>(<b>struct</b> <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> *<dfn class="local col1 decl" id="91insn" title='insn' data-type='struct InternalInstruction *' data-ref="91insn" data-ref-filename="91insn">insn</dfn>) {</td></tr>
<tr><th id="1484">1484</th><td>  <em>int</em> <dfn class="local col2 decl" id="92hasVVVV" title='hasVVVV' data-type='int' data-ref="92hasVVVV" data-ref-filename="92hasVVVV">hasVVVV</dfn>, <dfn class="local col3 decl" id="93needVVVV" title='needVVVV' data-type='int' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</dfn>;</td></tr>
<tr><th id="1485">1485</th><td>  <em>int</em> <dfn class="local col4 decl" id="94sawRegImm" title='sawRegImm' data-type='int' data-ref="94sawRegImm" data-ref-filename="94sawRegImm">sawRegImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>  <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"readOperands()"</q>);</td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td>  <i>// If non-zero vvvv specified, make sure one of the operands uses it.</i></td></tr>
<tr><th id="1490">1490</th><td>  <a class="local col2 ref" href="#92hasVVVV" title='hasVVVV' data-ref="92hasVVVV" data-ref-filename="92hasVVVV">hasVVVV</a> = !<a class="tu ref fn" href="#_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" title='readVVVV' data-use='c' data-ref="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL8readVVVVPN4llvm15X86Disassembler19InternalInstructionE">readVVVV</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>);</td></tr>
<tr><th id="1491">1491</th><td>  <a class="local col3 ref" href="#93needVVVV" title='needVVVV' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</a> = <a class="local col2 ref" href="#92hasVVVV" title='hasVVVV' data-ref="92hasVVVV" data-ref-filename="92hasVVVV">hasVVVV</a> &amp;&amp; (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> != <var>0</var>);</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="95Op" title='Op' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="95Op" data-ref-filename="95Op">Op</dfn> : <a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#x86OperandSets" title='x86OperandSets' data-ref="x86OperandSets" data-ref-filename="x86OperandSets">x86OperandSets</a>[<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier::operands" title='llvm::X86Disassembler::InstructionSpecifier::operands' data-ref="llvm::X86Disassembler::InstructionSpecifier::operands" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier..operands">operands</a>]) {</td></tr>
<tr><th id="1494">1494</th><td>    <b>switch</b> (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a>) {</td></tr>
<tr><th id="1495">1495</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_NONE' data-ref="llvm::X86Disassembler::ENCODING_NONE" data-ref-filename="llvm..X86Disassembler..ENCODING_NONE">ENCODING_NONE</a>:</td></tr>
<tr><th id="1496">1496</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_SI' data-ref="llvm::X86Disassembler::ENCODING_SI" data-ref-filename="llvm..X86Disassembler..ENCODING_SI">ENCODING_SI</a>:</td></tr>
<tr><th id="1497">1497</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_DI' data-ref="llvm::X86Disassembler::ENCODING_DI" data-ref-filename="llvm..X86Disassembler..ENCODING_DI">ENCODING_DI</a>:</td></tr>
<tr><th id="1498">1498</th><td>      <b>break</b>;</td></tr>
<tr><th id="1499">1499</th><td>    <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#344" title="case ENCODING_VSIB: case ENCODING_VSIB_CD2: case ENCODING_VSIB_CD4: case ENCODING_VSIB_CD8: case ENCODING_VSIB_CD16: case ENCODING_VSIB_CD32: case ENCODING_VSIB_CD64" data-ref="_M/CASE_ENCODING_VSIB">CASE_ENCODING_VSIB</a>:</td></tr>
<tr><th id="1500">1500</th><td>      <i>// VSIB can use the V2 bit so check only the other bits.</i></td></tr>
<tr><th id="1501">1501</th><td>      <b>if</b> (<a class="local col3 ref" href="#93needVVVV" title='needVVVV' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</a>)</td></tr>
<tr><th id="1502">1502</th><td>        <a class="local col3 ref" href="#93needVVVV" title='needVVVV' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</a> = <a class="local col2 ref" href="#92hasVVVV" title='hasVVVV' data-ref="92hasVVVV" data-ref-filename="92hasVVVV">hasVVVV</a> &amp; ((<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> &amp; <var>0xf</var>) != <var>0</var>);</td></tr>
<tr><th id="1503">1503</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>))</td></tr>
<tr><th id="1504">1504</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>      <i>// Reject if SIB wasn't used.</i></td></tr>
<tr><th id="1507">1507</th><td>      <b>if</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a> &amp;&amp; <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EA_BASE_sib64" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib64">EA_BASE_sib64</a>)</td></tr>
<tr><th id="1508">1508</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td>      <i>// If sibIndex was set to SIB_INDEX_NONE, index offset is 4.</i></td></tr>
<tr><th id="1511">1511</th><td>      <b>if</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIB_INDEX_NONE" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_NONE">SIB_INDEX_NONE</a>)</td></tr>
<tr><th id="1512">1512</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a> + <var>4</var>);</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>      <i>// If EVEX.v2 is set this is one of the 16-31 registers.</i></td></tr>
<tr><th id="1515">1515</th><td>      <b>if</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionType" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionType" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionType">vectorExtensionType</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::TYPE_EVEX" title='llvm::X86Disassembler::TYPE_EVEX' data-ref="llvm::X86Disassembler::TYPE_EVEX" data-ref-filename="llvm..X86Disassembler..TYPE_EVEX">TYPE_EVEX</a> &amp;&amp; <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a> &amp;&amp;</td></tr>
<tr><th id="1516">1516</th><td>          <a class="macro" href="X86DisassemblerDecoder.h.html#48" title="(((~insn-&gt;vectorExtensionPrefix[3]) &amp; 0x8) &gt;&gt; 3)" data-ref="_M/v2FromEVEX4of4">v2FromEVEX4of4</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]))</td></tr>
<tr><th id="1517">1517</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> = (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> + <var>16</var>);</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>      <i>// Adjust the index register to the correct size.</i></td></tr>
<tr><th id="1520">1520</th><td>      <b>switch</b> ((<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a>)<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>) {</td></tr>
<tr><th id="1521">1521</th><td>      <b>default</b>:</td></tr>
<tr><th id="1522">1522</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unhandled VSIB index type"</q>);</td></tr>
<tr><th id="1523">1523</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1524">1524</th><td>      <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::TYPE_MVSIBX" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBX">TYPE_MVSIBX</a>:</td></tr>
<tr><th id="1525">1525</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> =</td></tr>
<tr><th id="1526">1526</th><td>            (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#444" title='llvm::X86Disassembler::SIB_INDEX_XMM0' data-ref="llvm::X86Disassembler::SIB_INDEX_XMM0" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_XMM0">SIB_INDEX_XMM0</a> + (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> - <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a>));</td></tr>
<tr><th id="1527">1527</th><td>        <b>break</b>;</td></tr>
<tr><th id="1528">1528</th><td>      <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::TYPE_MVSIBY" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBY">TYPE_MVSIBY</a>:</td></tr>
<tr><th id="1529">1529</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> =</td></tr>
<tr><th id="1530">1530</th><td>            (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#445" title='llvm::X86Disassembler::SIB_INDEX_YMM0' data-ref="llvm::X86Disassembler::SIB_INDEX_YMM0" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_YMM0">SIB_INDEX_YMM0</a> + (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> - <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a>));</td></tr>
<tr><th id="1531">1531</th><td>        <b>break</b>;</td></tr>
<tr><th id="1532">1532</th><td>      <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::TYPE_MVSIBZ" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBZ">TYPE_MVSIBZ</a>:</td></tr>
<tr><th id="1533">1533</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> =</td></tr>
<tr><th id="1534">1534</th><td>            (<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIBIndex" title='llvm::X86Disassembler::SIBIndex' data-ref="llvm::X86Disassembler::SIBIndex" data-ref-filename="llvm..X86Disassembler..SIBIndex">SIBIndex</a>)(<a class="enum" href="X86DisassemblerDecoder.h.html#446" title='llvm::X86Disassembler::SIB_INDEX_ZMM0' data-ref="llvm::X86Disassembler::SIB_INDEX_ZMM0" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_ZMM0">SIB_INDEX_ZMM0</a> + (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> - <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndexBase" title='llvm::X86Disassembler::InternalInstruction::sibIndexBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndexBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndexBase">sibIndexBase</a>));</td></tr>
<tr><th id="1535">1535</th><td>        <b>break</b>;</td></tr>
<tr><th id="1536">1536</th><td>      }</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>      <i>// Apply the AVX512 compressed displacement scaling factor.</i></td></tr>
<tr><th id="1539">1539</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_REG' data-ref="llvm::X86Disassembler::ENCODING_REG" data-ref-filename="llvm..X86Disassembler..ENCODING_REG">ENCODING_REG</a> &amp;&amp; <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a>)</td></tr>
<tr><th id="1540">1540</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> *= <var>1</var> &lt;&lt; (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a> - <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_VSIB' data-ref="llvm::X86Disassembler::ENCODING_VSIB" data-ref-filename="llvm..X86Disassembler..ENCODING_VSIB">ENCODING_VSIB</a>);</td></tr>
<tr><th id="1541">1541</th><td>      <b>break</b>;</td></tr>
<tr><th id="1542">1542</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_SIB' data-ref="llvm::X86Disassembler::ENCODING_SIB" data-ref-filename="llvm..X86Disassembler..ENCODING_SIB">ENCODING_SIB</a>:</td></tr>
<tr><th id="1543">1543</th><td>      <i>// Reject if SIB wasn't used.</i></td></tr>
<tr><th id="1544">1544</th><td>      <b>if</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a> &amp;&amp; <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EA_BASE_sib64" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib64">EA_BASE_sib64</a>)</td></tr>
<tr><th id="1545">1545</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1546">1546</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>))</td></tr>
<tr><th id="1547">1547</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1548">1548</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" title='fixupReg' data-use='c' data-ref="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" data-ref-filename="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">fixupReg</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, &amp;<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>))</td></tr>
<tr><th id="1549">1549</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1550">1550</th><td>      <b>break</b>;</td></tr>
<tr><th id="1551">1551</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_REG' data-ref="llvm::X86Disassembler::ENCODING_REG" data-ref-filename="llvm..X86Disassembler..ENCODING_REG">ENCODING_REG</a>:</td></tr>
<tr><th id="1552">1552</th><td>    <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#335" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="1553">1553</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" title='readModRM' data-use='c' data-ref="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE">readModRM</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>))</td></tr>
<tr><th id="1554">1554</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1555">1555</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" title='fixupReg' data-use='c' data-ref="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" data-ref-filename="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">fixupReg</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, &amp;<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>))</td></tr>
<tr><th id="1556">1556</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1557">1557</th><td>      <i>// Apply the AVX512 compressed displacement scaling factor.</i></td></tr>
<tr><th id="1558">1558</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_REG' data-ref="llvm::X86Disassembler::ENCODING_REG" data-ref-filename="llvm..X86Disassembler..ENCODING_REG">ENCODING_REG</a> &amp;&amp; <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_8" title='llvm::X86Disassembler::EA_DISP_8' data-ref="llvm::X86Disassembler::EA_DISP_8" data-ref-filename="llvm..X86Disassembler..EA_DISP_8">EA_DISP_8</a>)</td></tr>
<tr><th id="1559">1559</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> *= <var>1</var> &lt;&lt; (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a> - <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RM' data-ref="llvm::X86Disassembler::ENCODING_RM" data-ref-filename="llvm..X86Disassembler..ENCODING_RM">ENCODING_RM</a>);</td></tr>
<tr><th id="1560">1560</th><td>      <b>break</b>;</td></tr>
<tr><th id="1561">1561</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IB' data-ref="llvm::X86Disassembler::ENCODING_IB" data-ref-filename="llvm..X86Disassembler..ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="1562">1562</th><td>      <b>if</b> (<a class="local col4 ref" href="#94sawRegImm" title='sawRegImm' data-ref="94sawRegImm" data-ref-filename="94sawRegImm">sawRegImm</a>) {</td></tr>
<tr><th id="1563">1563</th><td>        <i>// Saw a register immediate so don't read again and instead split the</i></td></tr>
<tr><th id="1564">1564</th><td><i>        // previous immediate. FIXME: This is a hack.</i></td></tr>
<tr><th id="1565">1565</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>] =</td></tr>
<tr><th id="1566">1566</th><td>            <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a> - <var>1</var>] &amp; <var>0xf</var>;</td></tr>
<tr><th id="1567">1567</th><td>        ++<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" title='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesConsumed">numImmediatesConsumed</a>;</td></tr>
<tr><th id="1568">1568</th><td>        <b>break</b>;</td></tr>
<tr><th id="1569">1569</th><td>      }</td></tr>
<tr><th id="1570">1570</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>1</var>))</td></tr>
<tr><th id="1571">1571</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1572">1572</th><td>      <b>if</b> (<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_XMM' data-ref="llvm::X86Disassembler::TYPE_XMM" data-ref-filename="llvm..X86Disassembler..TYPE_XMM">TYPE_XMM</a> || <a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_YMM' data-ref="llvm::X86Disassembler::TYPE_YMM" data-ref-filename="llvm..X86Disassembler..TYPE_YMM">TYPE_YMM</a>)</td></tr>
<tr><th id="1573">1573</th><td>        <a class="local col4 ref" href="#94sawRegImm" title='sawRegImm' data-ref="94sawRegImm" data-ref-filename="94sawRegImm">sawRegImm</a> = <var>1</var>;</td></tr>
<tr><th id="1574">1574</th><td>      <b>break</b>;</td></tr>
<tr><th id="1575">1575</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IW' data-ref="llvm::X86Disassembler::ENCODING_IW" data-ref-filename="llvm..X86Disassembler..ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="1576">1576</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>2</var>))</td></tr>
<tr><th id="1577">1577</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1578">1578</th><td>      <b>break</b>;</td></tr>
<tr><th id="1579">1579</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_ID' data-ref="llvm::X86Disassembler::ENCODING_ID" data-ref-filename="llvm..X86Disassembler..ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="1580">1580</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>4</var>))</td></tr>
<tr><th id="1581">1581</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1582">1582</th><td>      <b>break</b>;</td></tr>
<tr><th id="1583">1583</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IO' data-ref="llvm::X86Disassembler::ENCODING_IO" data-ref-filename="llvm..X86Disassembler..ENCODING_IO">ENCODING_IO</a>:</td></tr>
<tr><th id="1584">1584</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>8</var>))</td></tr>
<tr><th id="1585">1585</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1586">1586</th><td>      <b>break</b>;</td></tr>
<tr><th id="1587">1587</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Iv' data-ref="llvm::X86Disassembler::ENCODING_Iv" data-ref-filename="llvm..X86Disassembler..ENCODING_Iv">ENCODING_Iv</a>:</td></tr>
<tr><th id="1588">1588</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a>))</td></tr>
<tr><th id="1589">1589</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1590">1590</th><td>      <b>break</b>;</td></tr>
<tr><th id="1591">1591</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Ia' data-ref="llvm::X86Disassembler::ENCODING_Ia" data-ref-filename="llvm..X86Disassembler..ENCODING_Ia">ENCODING_Ia</a>:</td></tr>
<tr><th id="1592">1592</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" title='readImmediate' data-use='c' data-ref="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL13readImmediatePN4llvm15X86Disassembler19InternalInstructionEh">readImmediate</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a>))</td></tr>
<tr><th id="1593">1593</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1594">1594</th><td>      <b>break</b>;</td></tr>
<tr><th id="1595">1595</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IRC' data-ref="llvm::X86Disassembler::ENCODING_IRC" data-ref-filename="llvm..X86Disassembler..ENCODING_IRC">ENCODING_IRC</a>:</td></tr>
<tr><th id="1596">1596</th><td>      <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::RC" title='llvm::X86Disassembler::InternalInstruction::RC' data-ref="llvm::X86Disassembler::InternalInstruction::RC" data-ref-filename="llvm..X86Disassembler..InternalInstruction..RC">RC</a> = (<a class="macro" href="X86DisassemblerDecoder.h.html#45" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x40) &gt;&gt; 6)" data-ref="_M/l2FromEVEX4of4">l2FromEVEX4of4</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]) &lt;&lt; <var>1</var>) |</td></tr>
<tr><th id="1597">1597</th><td>                 <a class="macro" href="X86DisassemblerDecoder.h.html#46" title="(((insn-&gt;vectorExtensionPrefix[3]) &amp; 0x20) &gt;&gt; 5)" data-ref="_M/lFromEVEX4of4">lFromEVEX4of4</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" title='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vectorExtensionPrefix">vectorExtensionPrefix</a>[<var>3</var>]);</td></tr>
<tr><th id="1598">1598</th><td>      <b>break</b>;</td></tr>
<tr><th id="1599">1599</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RB' data-ref="llvm::X86Disassembler::ENCODING_RB" data-ref-filename="llvm..X86Disassembler..ENCODING_RB">ENCODING_RB</a>:</td></tr>
<tr><th id="1600">1600</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-use='c' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>1</var>))</td></tr>
<tr><th id="1601">1601</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1602">1602</th><td>      <b>break</b>;</td></tr>
<tr><th id="1603">1603</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RW' data-ref="llvm::X86Disassembler::ENCODING_RW" data-ref-filename="llvm..X86Disassembler..ENCODING_RW">ENCODING_RW</a>:</td></tr>
<tr><th id="1604">1604</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-use='c' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>2</var>))</td></tr>
<tr><th id="1605">1605</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1606">1606</th><td>      <b>break</b>;</td></tr>
<tr><th id="1607">1607</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RD' data-ref="llvm::X86Disassembler::ENCODING_RD" data-ref-filename="llvm..X86Disassembler..ENCODING_RD">ENCODING_RD</a>:</td></tr>
<tr><th id="1608">1608</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-use='c' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>4</var>))</td></tr>
<tr><th id="1609">1609</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1610">1610</th><td>      <b>break</b>;</td></tr>
<tr><th id="1611">1611</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RO' data-ref="llvm::X86Disassembler::ENCODING_RO" data-ref-filename="llvm..X86Disassembler..ENCODING_RO">ENCODING_RO</a>:</td></tr>
<tr><th id="1612">1612</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-use='c' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>8</var>))</td></tr>
<tr><th id="1613">1613</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1614">1614</th><td>      <b>break</b>;</td></tr>
<tr><th id="1615">1615</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Rv' data-ref="llvm::X86Disassembler::ENCODING_Rv" data-ref-filename="llvm..X86Disassembler..ENCODING_Rv">ENCODING_Rv</a>:</td></tr>
<tr><th id="1616">1616</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" title='readOpcodeRegister' data-use='c' data-ref="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh" data-ref-filename="_ZL18readOpcodeRegisterPN4llvm15X86Disassembler19InternalInstructionEh">readOpcodeRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, <var>0</var>))</td></tr>
<tr><th id="1617">1617</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1618">1618</th><td>      <b>break</b>;</td></tr>
<tr><th id="1619">1619</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_CC' data-ref="llvm::X86Disassembler::ENCODING_CC" data-ref-filename="llvm..X86Disassembler..ENCODING_CC">ENCODING_CC</a>:</td></tr>
<tr><th id="1620">1620</th><td>      <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<var>1</var>] = <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="1621">1621</th><td>      <b>break</b>;</td></tr>
<tr><th id="1622">1622</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_FP' data-ref="llvm::X86Disassembler::ENCODING_FP" data-ref-filename="llvm..X86Disassembler..ENCODING_FP">ENCODING_FP</a>:</td></tr>
<tr><th id="1623">1623</th><td>      <b>break</b>;</td></tr>
<tr><th id="1624">1624</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_VVVV' data-ref="llvm::X86Disassembler::ENCODING_VVVV" data-ref-filename="llvm..X86Disassembler..ENCODING_VVVV">ENCODING_VVVV</a>:</td></tr>
<tr><th id="1625">1625</th><td>      <a class="local col3 ref" href="#93needVVVV" title='needVVVV' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</a> = <var>0</var>; <i>// Mark that we have found a VVVV operand.</i></td></tr>
<tr><th id="1626">1626</th><td>      <b>if</b> (!<a class="local col2 ref" href="#92hasVVVV" title='hasVVVV' data-ref="92hasVVVV" data-ref-filename="92hasVVVV">hasVVVV</a>)</td></tr>
<tr><th id="1627">1627</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1628">1628</th><td>      <b>if</b> (<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1629">1629</th><td>        <a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> = <b>static_cast</b>&lt;<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a>&gt;(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a> &amp; <var>0x7</var>);</td></tr>
<tr><th id="1630">1630</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" title='fixupReg' data-use='c' data-ref="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE" data-ref-filename="_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE">fixupReg</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>, &amp;<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op" data-ref-filename="95Op">Op</a>))</td></tr>
<tr><th id="1631">1631</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1632">1632</th><td>      <b>break</b>;</td></tr>
<tr><th id="1633">1633</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::ENCODING_WRITEMASK" data-ref-filename="llvm..X86Disassembler..ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>:</td></tr>
<tr><th id="1634">1634</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE" title='readMaskRegister' data-use='c' data-ref="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE">readMaskRegister</a>(<a class="local col1 ref" href="#91insn" title='insn' data-ref="91insn" data-ref-filename="91insn">insn</a>))</td></tr>
<tr><th id="1635">1635</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1636">1636</th><td>      <b>break</b>;</td></tr>
<tr><th id="1637">1637</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_DUP' data-ref="llvm::X86Disassembler::ENCODING_DUP" data-ref-filename="llvm..X86Disassembler..ENCODING_DUP">ENCODING_DUP</a>:</td></tr>
<tr><th id="1638">1638</th><td>      <b>break</b>;</td></tr>
<tr><th id="1639">1639</th><td>    <b>default</b>:</td></tr>
<tr><th id="1640">1640</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Encountered an operand with an unknown encoding."</q>);</td></tr>
<tr><th id="1641">1641</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1642">1642</th><td>    }</td></tr>
<tr><th id="1643">1643</th><td>  }</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <i>// If we didn't find ENCODING_VVVV operand, but non-zero vvvv present, fail</i></td></tr>
<tr><th id="1646">1646</th><td>  <b>if</b> (<a class="local col3 ref" href="#93needVVVV" title='needVVVV' data-ref="93needVVVV" data-ref-filename="93needVVVV">needVVVV</a>)</td></tr>
<tr><th id="1647">1647</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1650">1650</th><td>}</td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><i>// Fill-ins to make the compiler happy. These constants are never actually</i></td></tr>
<tr><th id="1655">1655</th><td><i>// assigned; they are just filler to make an automatically-generated switch</i></td></tr>
<tr><th id="1656">1656</th><td><i>// statement work.</i></td></tr>
<tr><th id="1657">1657</th><td><b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="1658">1658</th><td>  <b>enum</b> {</td></tr>
<tr><th id="1659">1659</th><td>    <dfn class="enum" id="llvm::X86::BX_SI" title='llvm::X86::BX_SI' data-ref="llvm::X86::BX_SI" data-ref-filename="llvm..X86..BX_SI">BX_SI</dfn> = <var>500</var>,</td></tr>
<tr><th id="1660">1660</th><td>    <dfn class="enum" id="llvm::X86::BX_DI" title='llvm::X86::BX_DI' data-ref="llvm::X86::BX_DI" data-ref-filename="llvm..X86..BX_DI">BX_DI</dfn> = <var>501</var>,</td></tr>
<tr><th id="1661">1661</th><td>    <dfn class="enum" id="llvm::X86::BP_SI" title='llvm::X86::BP_SI' data-ref="llvm::X86::BP_SI" data-ref-filename="llvm..X86..BP_SI">BP_SI</dfn> = <var>502</var>,</td></tr>
<tr><th id="1662">1662</th><td>    <dfn class="enum" id="llvm::X86::BP_DI" title='llvm::X86::BP_DI' data-ref="llvm::X86::BP_DI" data-ref-filename="llvm..X86..BP_DI">BP_DI</dfn> = <var>503</var>,</td></tr>
<tr><th id="1663">1663</th><td>    <dfn class="enum" id="llvm::X86::sib" title='llvm::X86::sib' data-ref="llvm::X86::sib" data-ref-filename="llvm..X86..sib">sib</dfn>   = <var>504</var>,</td></tr>
<tr><th id="1664">1664</th><td>    <dfn class="enum" id="llvm::X86::sib64" title='llvm::X86::sib64' data-ref="llvm::X86::sib64" data-ref-filename="llvm..X86..sib64">sib64</dfn> = <var>505</var></td></tr>
<tr><th id="1665">1665</th><td>  };</td></tr>
<tr><th id="1666">1666</th><td>} <i>// namespace X86</i></td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><em>static</em> <em>bool</em> <a class="tu decl fn" href="#_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-type='bool translateInstruction(llvm::MCInst &amp; target, llvm::X86Disassembler::InternalInstruction &amp; source, const llvm::MCDisassembler * Dis)' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="96target" title='target' data-type='llvm::MCInst &amp;' data-ref="96target" data-ref-filename="96target">target</dfn>,</td></tr>
<tr><th id="1671">1671</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col7 decl" id="97source" title='source' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="97source" data-ref-filename="97source">source</dfn>,</td></tr>
<tr><th id="1672">1672</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col8 decl" id="98Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="98Dis" data-ref-filename="98Dis">Dis</dfn>);</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><b>namespace</b> {</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// Generic disassembler for all X86 platforms. All each platform class should</i></td></tr>
<tr><th id="1677">1677</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// have to do is subclass the constructor, and provide a different</i></td></tr>
<tr><th id="1678">1678</th><td><i class="doc" data-doc="(anonymousnamespace)::X86GenericDisassembler">/// disassemblerMode value.</i></td></tr>
<tr><th id="1679">1679</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler">X86GenericDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="1680">1680</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..MII">MII</dfn>;</td></tr>
<tr><th id="1681">1681</th><td><b>public</b>:</td></tr>
<tr><th id="1682">1682</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-type='void (anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, std::unique_ptr&lt;const MCInstrInfo&gt; MII)' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">X86GenericDisassembler</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="99STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="99STI" data-ref-filename="99STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="100Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="100Ctx" data-ref-filename="100Ctx">Ctx</dfn>,</td></tr>
<tr><th id="1683">1683</th><td>                         <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col1 decl" id="101MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="101MII" data-ref-filename="101MII">MII</dfn>);</td></tr>
<tr><th id="1684">1684</th><td><b>public</b>:</td></tr>
<tr><th id="1685">1685</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" title='(anonymous namespace)::X86GenericDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::X86GenericDisassembler::getInstruction(llvm::MCInst &amp; instr, uint64_t &amp; size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; cStream) const' data-ref="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" data-ref-filename="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102instr" title='instr' data-type='llvm::MCInst &amp;' data-ref="102instr" data-ref-filename="102instr">instr</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col3 decl" id="103size" title='size' data-type='uint64_t &amp;' data-ref="103size" data-ref-filename="103size">size</dfn>,</td></tr>
<tr><th id="1686">1686</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col4 decl" id="104Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="104Bytes" data-ref-filename="104Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="105Address" title='Address' data-type='uint64_t' data-ref="105Address" data-ref-filename="105Address">Address</dfn>,</td></tr>
<tr><th id="1687">1687</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="106cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="106cStream" data-ref-filename="106cStream">cStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><b>private</b>:</td></tr>
<tr><th id="1690">1690</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::DisassemblerMode" title='llvm::X86Disassembler::DisassemblerMode' data-ref="llvm::X86Disassembler::DisassemblerMode" data-ref-filename="llvm..X86Disassembler..DisassemblerMode">DisassemblerMode</a>              <dfn class="tu decl field" id="(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-type='llvm::X86Disassembler::DisassemblerMode' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..fMode">fMode</dfn>;</td></tr>
<tr><th id="1691">1691</th><td>};</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>} <i>// namespace</i></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler">X86GenericDisassembler</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-type='void (anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, std::unique_ptr&lt;const MCInstrInfo&gt; MII)' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">X86GenericDisassembler</dfn>(</td></tr>
<tr><th id="1696">1696</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="107STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="107STI" data-ref-filename="107STI">STI</dfn>,</td></tr>
<tr><th id="1697">1697</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="108Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="108Ctx" data-ref-filename="108Ctx">Ctx</dfn>,</td></tr>
<tr><th id="1698">1698</th><td>                                         <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col9 decl" id="109MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="109MII" data-ref-filename="109MII">MII</dfn>)</td></tr>
<tr><th id="1699">1699</th><td>  : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a><a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col7 ref" href="#107STI" title='STI' data-ref="107STI" data-ref-filename="107STI">STI</a>, <a class="local col8 ref" href="#108Ctx" title='Ctx' data-ref="108Ctx" data-ref-filename="108Ctx">Ctx</a>), <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..MII">MII</a><span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col9 ref" href="#109MII" title='MII' data-ref="109MII" data-ref-filename="109MII">MII</a></span>)) {</td></tr>
<tr><th id="1700">1700</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col0 decl" id="110FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="110FB" data-ref-filename="110FB">FB</dfn> = <a class="local col7 ref" href="#107STI" title='STI' data-ref="107STI" data-ref-filename="107STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>();</td></tr>
<tr><th id="1701">1701</th><td>  <b>if</b> (<a class="local col0 ref" href="#110FB" title='FB' data-ref="110FB" data-ref-filename="110FB">FB</a><a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::Mode16Bit" title='llvm::X86::Mode16Bit' data-ref="llvm::X86::Mode16Bit" data-ref-filename="llvm..X86..Mode16Bit">Mode16Bit</a>]</a>) {</td></tr>
<tr><th id="1702">1702</th><td>    <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_16BIT" title='llvm::X86Disassembler::MODE_16BIT' data-ref="llvm::X86Disassembler::MODE_16BIT" data-ref-filename="llvm..X86Disassembler..MODE_16BIT">MODE_16BIT</a>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>return</b>;</td></tr>
<tr><th id="1704">1704</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#110FB" title='FB' data-ref="110FB" data-ref-filename="110FB">FB</a><a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::Mode32Bit" title='llvm::X86::Mode32Bit' data-ref="llvm::X86::Mode32Bit" data-ref-filename="llvm..X86..Mode32Bit">Mode32Bit</a>]</a>) {</td></tr>
<tr><th id="1705">1705</th><td>    <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_32BIT" title='llvm::X86Disassembler::MODE_32BIT' data-ref="llvm::X86Disassembler::MODE_32BIT" data-ref-filename="llvm..X86Disassembler..MODE_32BIT">MODE_32BIT</a>;</td></tr>
<tr><th id="1706">1706</th><td>    <b>return</b>;</td></tr>
<tr><th id="1707">1707</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#110FB" title='FB' data-ref="110FB" data-ref-filename="110FB">FB</a><a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenSubtargetInfo.inc.html#llvm::X86::Mode64Bit" title='llvm::X86::Mode64Bit' data-ref="llvm::X86::Mode64Bit" data-ref-filename="llvm..X86..Mode64Bit">Mode64Bit</a>]</a>) {</td></tr>
<tr><th id="1708">1708</th><td>    <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='w' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..fMode">fMode</a> = <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>;</td></tr>
<tr><th id="1709">1709</th><td>    <b>return</b>;</td></tr>
<tr><th id="1710">1710</th><td>  }</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid CPU mode"</q>);</td></tr>
<tr><th id="1713">1713</th><td>}</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td><a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler">X86GenericDisassembler</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" title='(anonymous namespace)::X86GenericDisassembler::getInstruction' data-type='MCDisassembler::DecodeStatus (anonymous namespace)::X86GenericDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" data-ref-filename="_ZNK12_GLOBAL__N_122X86GenericDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE">getInstruction</dfn>(</td></tr>
<tr><th id="1716">1716</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="111Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="111Instr" data-ref-filename="111Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col2 decl" id="112Size" title='Size' data-type='uint64_t &amp;' data-ref="112Size" data-ref-filename="112Size">Size</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col3 decl" id="113Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="113Bytes" data-ref-filename="113Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="114Address" title='Address' data-type='uint64_t' data-ref="114Address" data-ref-filename="114Address">Address</dfn>,</td></tr>
<tr><th id="1717">1717</th><td>    <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="115CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="115CStream" data-ref-filename="115CStream">CStream</dfn>) <em>const</em> {</td></tr>
<tr><th id="1718">1718</th><td>  <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::CommentStream" title='llvm::MCDisassembler::CommentStream' data-ref="llvm::MCDisassembler::CommentStream" data-ref-filename="llvm..MCDisassembler..CommentStream">CommentStream</a> = &amp;<a class="local col5 ref" href="#115CStream" title='CStream' data-ref="115CStream" data-ref-filename="115CStream">CStream</a>;</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>  <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> <a class="ref fn fake" href="X86DisassemblerDecoder.h.html#524" title='llvm::X86Disassembler::InternalInstruction::InternalInstruction' data-ref="_ZN4llvm15X86Disassembler19InternalInstructionC1Ev" data-ref-filename="_ZN4llvm15X86Disassembler19InternalInstructionC1Ev"></a><dfn class="local col6 decl" id="116Insn" title='Insn' data-type='llvm::X86Disassembler::InternalInstruction' data-ref="116Insn" data-ref-filename="116Insn">Insn</dfn>;</td></tr>
<tr><th id="1721">1721</th><td>  <a class="ref fn" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(&amp;<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>, <var>0</var>, <b>sizeof</b>(<a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a>));</td></tr>
<tr><th id="1722">1722</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::bytes" title='llvm::X86Disassembler::InternalInstruction::bytes' data-ref="llvm::X86Disassembler::InternalInstruction::bytes" data-ref-filename="llvm..X86Disassembler..InternalInstruction..bytes">bytes</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned char&gt;::operator=' data-ref="_ZN4llvm8ArrayRefIhEaSERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIhEaSERKS1_">=</a> <a class="local col3 ref" href="#113Bytes" title='Bytes' data-ref="113Bytes" data-ref-filename="113Bytes">Bytes</a>;</td></tr>
<tr><th id="1723">1723</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a> = <a class="local col4 ref" href="#114Address" title='Address' data-ref="114Address" data-ref-filename="114Address">Address</a>;</td></tr>
<tr><th id="1724">1724</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> = <a class="local col4 ref" href="#114Address" title='Address' data-ref="114Address" data-ref-filename="114Address">Address</a>;</td></tr>
<tr><th id="1725">1725</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> = <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::fMode" title='(anonymous namespace)::X86GenericDisassembler::fMode' data-use='r' data-ref="(anonymousnamespace)::X86GenericDisassembler::fMode" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..fMode">fMode</a>;</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>  <b>if</b> (<a class="local col3 ref" href="#113Bytes" title='Bytes' data-ref="113Bytes" data-ref-filename="113Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() || <a class="tu ref fn" href="#_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" title='readPrefixes' data-use='c' data-ref="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL12readPrefixesPN4llvm15X86Disassembler19InternalInstructionE">readPrefixes</a>(&amp;<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>) || <a class="tu ref fn" href="#_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" title='readOpcode' data-use='c' data-ref="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL10readOpcodePN4llvm15X86Disassembler19InternalInstructionE">readOpcode</a>(&amp;<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>) ||</td></tr>
<tr><th id="1728">1728</th><td>      <a class="tu ref fn" href="#_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE" title='getInstructionID' data-use='c' data-ref="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE" data-ref-filename="_ZL16getInstructionIDPN4llvm15X86Disassembler19InternalInstructionEPKNS_11MCInstrInfoE">getInstructionID</a>(&amp;<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>, <a class="tu member field" href="#(anonymousnamespace)::X86GenericDisassembler::MII" title='(anonymous namespace)::X86GenericDisassembler::MII' data-use='m' data-ref="(anonymousnamespace)::X86GenericDisassembler::MII" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler..MII">MII</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>()) || <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a> == <var>0</var> ||</td></tr>
<tr><th id="1729">1729</th><td>      <a class="tu ref fn" href="#_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" title='readOperands' data-use='c' data-ref="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL12readOperandsPN4llvm15X86Disassembler19InternalInstructionE">readOperands</a>(&amp;<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>)) {</td></tr>
<tr><th id="1730">1730</th><td>    <a class="local col2 ref" href="#112Size" title='Size' data-ref="112Size" data-ref-filename="112Size">Size</a> = <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col4 ref" href="#114Address" title='Address' data-ref="114Address" data-ref-filename="114Address">Address</a>;</td></tr>
<tr><th id="1731">1731</th><td>    <b>return</b> <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1732">1732</th><td>  }</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands" data-ref-filename="llvm..X86Disassembler..InternalInstruction..operands">operands</a> <a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::X86Disassembler::OperandSpecifier&gt;::operator=' data-ref="_ZN4llvm8ArrayRefINS_15X86Disassembler16OperandSpecifierEEaSEOS3_" data-ref-filename="_ZN4llvm8ArrayRefINS_15X86Disassembler16OperandSpecifierEEaSEOS3_">=</a> <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="ref" href="../../../../../build/lib/Target/X86/X86GenDisassemblerTables.inc.html#x86OperandSets" title='x86OperandSets' data-ref="x86OperandSets" data-ref-filename="x86OperandSets">x86OperandSets</a>[<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a>-&gt;<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InstructionSpecifier::operands" title='llvm::X86Disassembler::InstructionSpecifier::operands' data-ref="llvm::X86Disassembler::InstructionSpecifier::operands" data-ref-filename="llvm..X86Disassembler..InstructionSpecifier..operands">operands</a>];</td></tr>
<tr><th id="1735">1735</th><td>  <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length" data-ref-filename="llvm..X86Disassembler..InternalInstruction..length">length</a> = <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::readerCursor" title='llvm::X86Disassembler::InternalInstruction::readerCursor' data-ref="llvm::X86Disassembler::InternalInstruction::readerCursor" data-ref-filename="llvm..X86Disassembler..InternalInstruction..readerCursor">readerCursor</a> - <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>;</td></tr>
<tr><th id="1736">1736</th><td>  <a class="local col2 ref" href="#112Size" title='Size' data-ref="112Size" data-ref-filename="112Size">Size</a> = <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::length" title='llvm::X86Disassembler::InternalInstruction::length' data-ref="llvm::X86Disassembler::InternalInstruction::length" data-ref-filename="llvm..X86Disassembler..InternalInstruction..length">length</a>;</td></tr>
<tr><th id="1737">1737</th><td>  <b>if</b> (<a class="local col2 ref" href="#112Size" title='Size' data-ref="112Size" data-ref-filename="112Size">Size</a> &gt; <var>15</var>)</td></tr>
<tr><th id="1738">1738</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Instruction exceeds 15-byte limit"</q>);</td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td>  <em>bool</em> <dfn class="local col7 decl" id="117Ret" title='Ret' data-type='bool' data-ref="117Ret" data-ref-filename="117Ret">Ret</dfn> = <a class="tu ref fn" href="#_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-use='c' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</a>(<span class='refarg'><a class="local col1 ref" href="#111Instr" title='Instr' data-ref="111Instr" data-ref-filename="111Instr">Instr</a></span>, <span class='refarg'><a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a></span>, <b>this</b>);</td></tr>
<tr><th id="1741">1741</th><td>  <b>if</b> (!<a class="local col7 ref" href="#117Ret" title='Ret' data-ref="117Ret" data-ref-filename="117Ret">Ret</a>) {</td></tr>
<tr><th id="1742">1742</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="118Flags" title='Flags' data-type='unsigned int' data-ref="118Flags" data-ref-filename="118Flags">Flags</dfn> = <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_NO_PREFIX" title='llvm::X86::IP_NO_PREFIX' data-ref="llvm::X86::IP_NO_PREFIX" data-ref-filename="llvm..X86..IP_NO_PREFIX">IP_NO_PREFIX</a>;</td></tr>
<tr><th id="1743">1743</th><td>    <b>if</b> (<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a>)</td></tr>
<tr><th id="1744">1744</th><td>      <a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_HAS_AD_SIZE" title='llvm::X86::IP_HAS_AD_SIZE' data-ref="llvm::X86::IP_HAS_AD_SIZE" data-ref-filename="llvm..X86..IP_HAS_AD_SIZE">IP_HAS_AD_SIZE</a>;</td></tr>
<tr><th id="1745">1745</th><td>    <b>if</b> (!<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" title='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::mandatoryPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mandatoryPrefix">mandatoryPrefix</a>) {</td></tr>
<tr><th id="1746">1746</th><td>      <b>if</b> (<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasOpSize" title='llvm::X86Disassembler::InternalInstruction::hasOpSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasOpSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasOpSize">hasOpSize</a>)</td></tr>
<tr><th id="1747">1747</th><td>        <a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_HAS_OP_SIZE" title='llvm::X86::IP_HAS_OP_SIZE' data-ref="llvm::X86::IP_HAS_OP_SIZE" data-ref-filename="llvm..X86..IP_HAS_OP_SIZE">IP_HAS_OP_SIZE</a>;</td></tr>
<tr><th id="1748">1748</th><td>      <b>if</b> (<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> == <var>0xf2</var>)</td></tr>
<tr><th id="1749">1749</th><td>        <a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_HAS_REPEAT_NE" title='llvm::X86::IP_HAS_REPEAT_NE' data-ref="llvm::X86::IP_HAS_REPEAT_NE" data-ref-filename="llvm..X86..IP_HAS_REPEAT_NE">IP_HAS_REPEAT_NE</a>;</td></tr>
<tr><th id="1750">1750</th><td>      <b>else</b> <b>if</b> (<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::repeatPrefix" title='llvm::X86Disassembler::InternalInstruction::repeatPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::repeatPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..repeatPrefix">repeatPrefix</a> == <var>0xf3</var> &amp;&amp;</td></tr>
<tr><th id="1751">1751</th><td>               <i>// It should not be 'pause' f3 90</i></td></tr>
<tr><th id="1752">1752</th><td>               <a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcode" title='llvm::X86Disassembler::InternalInstruction::opcode' data-ref="llvm::X86Disassembler::InternalInstruction::opcode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcode">opcode</a> != <var>0x90</var>)</td></tr>
<tr><th id="1753">1753</th><td>        <a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_HAS_REPEAT" title='llvm::X86::IP_HAS_REPEAT' data-ref="llvm::X86::IP_HAS_REPEAT" data-ref-filename="llvm..X86..IP_HAS_REPEAT">IP_HAS_REPEAT</a>;</td></tr>
<tr><th id="1754">1754</th><td>      <b>if</b> (<a class="local col6 ref" href="#116Insn" title='Insn' data-ref="116Insn" data-ref-filename="116Insn">Insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasLockPrefix" title='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' data-ref="llvm::X86Disassembler::InternalInstruction::hasLockPrefix" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasLockPrefix">hasLockPrefix</a>)</td></tr>
<tr><th id="1755">1755</th><td>        <a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a> |= <span class="namespace">X86::</span><a class="enum" href="../MCTargetDesc/X86BaseInfo.h.html#llvm::X86::IP_HAS_LOCK" title='llvm::X86::IP_HAS_LOCK' data-ref="llvm::X86::IP_HAS_LOCK" data-ref-filename="llvm..X86..IP_HAS_LOCK">IP_HAS_LOCK</a>;</td></tr>
<tr><th id="1756">1756</th><td>    }</td></tr>
<tr><th id="1757">1757</th><td>    <a class="local col1 ref" href="#111Instr" title='Instr' data-ref="111Instr" data-ref-filename="111Instr">Instr</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst8setFlagsEj" title='llvm::MCInst::setFlags' data-ref="_ZN4llvm6MCInst8setFlagsEj" data-ref-filename="_ZN4llvm6MCInst8setFlagsEj">setFlags</a>(<a class="local col8 ref" href="#118Flags" title='Flags' data-ref="118Flags" data-ref-filename="118Flags">Flags</a>);</td></tr>
<tr><th id="1758">1758</th><td>  }</td></tr>
<tr><th id="1759">1759</th><td>  <b>return</b> (!<a class="local col7 ref" href="#117Ret" title='Ret' data-ref="117Ret" data-ref-filename="117Ret">Ret</a>) ? <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a> : <a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="1760">1760</th><td>}</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">//</i></td></tr>
<tr><th id="1763">1763</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">// Private code that translates from struct InternalInstructions to MCInsts.</i></td></tr>
<tr><th id="1764">1764</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">//</i></td></tr>
<tr><th id="1765">1765</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE"></i></td></tr>
<tr><th id="1766">1766</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// translateRegister - Translates an internal register to the appropriate LLVM</i></td></tr>
<tr><th id="1767">1767</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">///   register, and appends it as an operand to an MCInst.</i></td></tr>
<tr><th id="1768">1768</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">///</i></td></tr>
<tr><th id="1769">1769</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// @param mcInst     - The MCInst to append to.</i></td></tr>
<tr><th id="1770">1770</th><td><i  data-doc="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">/// @param reg        - The Reg to append.</i></td></tr>
<tr><th id="1771">1771</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-type='void translateRegister(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::Reg reg)' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" data-ref-filename="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="119mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="119mcInst" data-ref-filename="119mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::Reg" title='llvm::X86Disassembler::Reg' data-ref="llvm::X86Disassembler::Reg" data-ref-filename="llvm..X86Disassembler..Reg">Reg</a> <dfn class="local col0 decl" id="120reg" title='reg' data-type='llvm::X86Disassembler::Reg' data-ref="120reg" data-ref-filename="120reg">reg</dfn>) {</td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) X86::x,</u></td></tr>
<tr><th id="1773">1773</th><td>  <em>static</em> <b>constexpr</b> <a class="typedef" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="121llvmRegnums" title='llvmRegnums' data-type='const llvm::MCPhysReg [235]' data-ref="121llvmRegnums" data-ref-filename="121llvmRegnums">llvmRegnums</dfn>[] = {<a class="macro" href="X86DisassemblerDecoder.h.html#403" title="X86::AL, X86::CL, X86::DL, X86::BL, X86::AH, X86::CH, X86::DH, X86::BH, X86::R8B, X86::R9B, X86::R10B, X86::R11B, X86::R12B, X86::R13B, X86::R14B, X86::R15B, X86::SPL, X86::BPL, X86::SIL, X86::DIL, X86::AX, X86::CX, X86::DX, X86::BX, X86::SP, X86::BP, X86::SI, X86::DI, X86::R8W, X86::R9W, X86::R10W, X86::R11W, X86::R12W, X86::R13W, X86::R14W, X86::R15W, X86::EAX, X86::ECX, X86::EDX, X86::EBX, X86::ESP, X86::EBP, X86::ESI, X86::EDI, X86::R8D, X86::R9D, X86::R10D, X86::R11D, X86::R12D, X86::R13D, X86::R14D, X86::R15D, X86::RAX, X86::RCX, X86::RDX, X86::RBX, X86::RSP, X86::RBP, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::R12, X86::R13, X86::R14, X86::R15, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::XMM16, X86::XMM17, X86::XMM18, X86::XMM19, X86::XMM20, X86::XMM21, X86::XMM22, X86::XMM23, X86::XMM24, X86::XMM25, X86::XMM26, X86::XMM27, X86::XMM28, X86::XMM29, X86::XMM30, X86::XMM31, X86::YMM0, X86::YMM1, X86::YMM2, X86::YMM3, X86::YMM4, X86::YMM5, X86::YMM6, X86::YMM7, X86::YMM8, X86::YMM9, X86::YMM10, X86::YMM11, X86::YMM12, X86::YMM13, X86::YMM14, X86::YMM15, X86::YMM16, X86::YMM17, X86::YMM18, X86::YMM19, X86::YMM20, X86::YMM21, X86::YMM22, X86::YMM23, X86::YMM24, X86::YMM25, X86::YMM26, X86::YMM27, X86::YMM28, X86::YMM29, X86::YMM30, X86::YMM31, X86::ZMM0, X86::ZMM1, X86::ZMM2, X86::ZMM3, X86::ZMM4, X86::ZMM5, X86::ZMM6, X86::ZMM7, X86::ZMM8, X86::ZMM9, X86::ZMM10, X86::ZMM11, X86::ZMM12, X86::ZMM13, X86::ZMM14, X86::ZMM15, X86::ZMM16, X86::ZMM17, X86::ZMM18, X86::ZMM19, X86::ZMM20, X86::ZMM21, X86::ZMM22, X86::ZMM23, X86::ZMM24, X86::ZMM25, X86::ZMM26, X86::ZMM27, X86::ZMM28, X86::ZMM29, X86::ZMM30, X86::ZMM31, X86::K0, X86::K1, X86::K2, X86::K3, X86::K4, X86::K5, X86::K6, X86::K7, X86::K0_K1, X86::K2_K3, X86::K4_K5, X86::K6_K7, X86::ES, X86::CS, X86::SS, X86::DS, X86::FS, X86::GS, X86::DR0, X86::DR1, X86::DR2, X86::DR3, X86::DR4, X86::DR5, X86::DR6, X86::DR7, X86::DR8, X86::DR9, X86::DR10, X86::DR11, X86::DR12, X86::DR13, X86::DR14, X86::DR15, X86::CR0, X86::CR1, X86::CR2, X86::CR3, X86::CR4, X86::CR5, X86::CR6, X86::CR7, X86::CR8, X86::CR9, X86::CR10, X86::CR11, X86::CR12, X86::CR13, X86::CR14, X86::CR15, X86::BND0, X86::BND1, X86::BND2, X86::BND3, X86::TMM0, X86::TMM1, X86::TMM2, X86::TMM3, X86::TMM4, X86::TMM5, X86::TMM6, X86::TMM7, X86::RIP," data-ref="_M/ALL_REGS">ALL_REGS</a>};</td></tr>
<tr><th id="1774">1774</th><td><u>#undef <a class="macro" href="#1772" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <a class="typedef" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="122llvmRegnum" title='llvmRegnum' data-type='llvm::MCPhysReg' data-ref="122llvmRegnum" data-ref-filename="122llvmRegnum">llvmRegnum</dfn> = <a class="local col1 ref" href="#121llvmRegnums" title='llvmRegnums' data-ref="121llvmRegnums" data-ref-filename="121llvmRegnums">llvmRegnums</a>[<a class="local col0 ref" href="#120reg" title='reg' data-ref="120reg" data-ref-filename="120reg">reg</a>];</td></tr>
<tr><th id="1777">1777</th><td>  <a class="local col9 ref" href="#119mcInst" title='mcInst' data-ref="119mcInst" data-ref-filename="119mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col2 ref" href="#122llvmRegnum" title='llvmRegnum' data-ref="122llvmRegnum" data-ref-filename="122llvmRegnum">llvmRegnum</a>));</td></tr>
<tr><th id="1778">1778</th><td>}</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// tryAddingSymbolicOperand - trys to add a symbolic operand in place of the</i></td></tr>
<tr><th id="1781">1781</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// immediate Value in the MCInst.</i></td></tr>
<tr><th id="1782">1782</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="1783">1783</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Value</span>      - The immediate Value, has had any PC adjustment made by</i></td></tr>
<tr><th id="1784">1784</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///                     the caller.</i></td></tr>
<tr><th id="1785">1785</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">isBranch</span>   - If the instruction is a branch instruction</i></td></tr>
<tr><th id="1786">1786</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Address</span>    - The starting address of the instruction</i></td></tr>
<tr><th id="1787">1787</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Offset</span>     - The byte offset to this immediate in the instruction</i></td></tr>
<tr><th id="1788">1788</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">Width</span>      - The byte width of this immediate in the instruction</i></td></tr>
<tr><th id="1789">1789</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="1790">1790</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// If the getOpInfo() function was set when setupForSymbolicDisassembly() was</i></td></tr>
<tr><th id="1791">1791</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// called then that function is called to get any symbolic information for the</i></td></tr>
<tr><th id="1792">1792</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// immediate in the instruction using the Address, Offset and Width.  If that</i></td></tr>
<tr><th id="1793">1793</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// returns non-zero then the symbolic information it returns is used to create</i></td></tr>
<tr><th id="1794">1794</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// an MCExpr and that is added as an operand to the MCInst.  If getOpInfo()</i></td></tr>
<tr><th id="1795">1795</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// returns zero and isBranch is true then a symbol look up for immediate Value</i></td></tr>
<tr><th id="1796">1796</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// is done and if a symbol is found an MCExpr is created with that, else</i></td></tr>
<tr><th id="1797">1797</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// an MCExpr with the immediate Value is created.  This function returns true</i></td></tr>
<tr><th id="1798">1798</th><td><i class="doc" data-doc="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">/// if it adds an operand to the MCInst and false otherwise.</i></td></tr>
<tr><th id="1799">1799</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-type='bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t Width, llvm::MCInst &amp; MI, const llvm::MCDisassembler * Dis)' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" data-ref-filename="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="123Value" title='Value' data-type='int64_t' data-ref="123Value" data-ref-filename="123Value">Value</dfn>, <em>bool</em> <dfn class="local col4 decl" id="124isBranch" title='isBranch' data-type='bool' data-ref="124isBranch" data-ref-filename="124isBranch">isBranch</dfn>,</td></tr>
<tr><th id="1800">1800</th><td>                                     <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="125Address" title='Address' data-type='uint64_t' data-ref="125Address" data-ref-filename="125Address">Address</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="126Offset" title='Offset' data-type='uint64_t' data-ref="126Offset" data-ref-filename="126Offset">Offset</dfn>,</td></tr>
<tr><th id="1801">1801</th><td>                                     <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="127Width" title='Width' data-type='uint64_t' data-ref="127Width" data-ref-filename="127Width">Width</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="128MI" data-ref-filename="128MI">MI</dfn>,</td></tr>
<tr><th id="1802">1802</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col9 decl" id="129Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="129Dis" data-ref-filename="129Dis">Dis</dfn>) {</td></tr>
<tr><th id="1803">1803</th><td>  <b>return</b> <a class="local col9 ref" href="#129Dis" title='Dis' data-ref="129Dis" data-ref-filename="129Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" title='llvm::MCDisassembler::tryAddingSymbolicOperand' data-ref="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm" data-ref-filename="_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm">tryAddingSymbolicOperand</a>(<span class='refarg'><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI" data-ref-filename="128MI">MI</a></span>, <a class="local col3 ref" href="#123Value" title='Value' data-ref="123Value" data-ref-filename="123Value">Value</a>, <a class="local col5 ref" href="#125Address" title='Address' data-ref="125Address" data-ref-filename="125Address">Address</a>, <a class="local col4 ref" href="#124isBranch" title='isBranch' data-ref="124isBranch" data-ref-filename="124isBranch">isBranch</a>,</td></tr>
<tr><th id="1804">1804</th><td>                                       <a class="local col6 ref" href="#126Offset" title='Offset' data-ref="126Offset" data-ref-filename="126Offset">Offset</a>, <a class="local col7 ref" href="#127Width" title='Width' data-ref="127Width" data-ref-filename="127Width">Width</a>);</td></tr>
<tr><th id="1805">1805</th><td>}</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// tryAddingPcLoadReferenceComment - trys to add a comment as to what is being</i></td></tr>
<tr><th id="1808">1808</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// referenced by a load instruction with the base register that is the rip.</i></td></tr>
<tr><th id="1809">1809</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// These can often be addresses in a literal pool.  The Address of the</i></td></tr>
<tr><th id="1810">1810</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// instruction and its immediate Value are used to determine the address</i></td></tr>
<tr><th id="1811">1811</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// being referenced in the literal pool entry.  The SymbolLookUp call back will</i></td></tr>
<tr><th id="1812">1812</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// return a pointer to a literal 'C' string if the referenced address is an</i></td></tr>
<tr><th id="1813">1813</th><td><i class="doc" data-doc="_ZL31tryAddingPcLoadReferenceCommentmmPKv">/// address into a section with 'C' string literals.</i></td></tr>
<tr><th id="1814">1814</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL31tryAddingPcLoadReferenceCommentmmPKv" title='tryAddingPcLoadReferenceComment' data-type='void tryAddingPcLoadReferenceComment(uint64_t Address, uint64_t Value, const void * Decoder)' data-ref="_ZL31tryAddingPcLoadReferenceCommentmmPKv" data-ref-filename="_ZL31tryAddingPcLoadReferenceCommentmmPKv">tryAddingPcLoadReferenceComment</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="130Address" title='Address' data-type='uint64_t' data-ref="130Address" data-ref-filename="130Address">Address</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="131Value" title='Value' data-type='uint64_t' data-ref="131Value" data-ref-filename="131Value">Value</dfn>,</td></tr>
<tr><th id="1815">1815</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="132Decoder" title='Decoder' data-type='const void *' data-ref="132Decoder" data-ref-filename="132Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="1816">1816</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col3 decl" id="133Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="133Dis" data-ref-filename="133Dis">Dis</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>*&gt;(<a class="local col2 ref" href="#132Decoder" title='Decoder' data-ref="132Decoder" data-ref-filename="132Decoder">Decoder</a>);</td></tr>
<tr><th id="1817">1817</th><td>  <a class="local col3 ref" href="#133Dis" title='Dis' data-ref="133Dis" data-ref-filename="133Dis">Dis</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm" title='llvm::MCDisassembler::tryAddingPcLoadReferenceComment' data-ref="_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm" data-ref-filename="_ZNK4llvm14MCDisassembler31tryAddingPcLoadReferenceCommentElm">tryAddingPcLoadReferenceComment</a>(<a class="local col1 ref" href="#131Value" title='Value' data-ref="131Value" data-ref-filename="131Value">Value</a>, <a class="local col0 ref" href="#130Address" title='Address' data-ref="130Address" data-ref-filename="130Address">Address</a>);</td></tr>
<tr><th id="1818">1818</th><td>}</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl def" id="segmentRegnums" title='segmentRegnums' data-type='const uint8_t [7]' data-ref="segmentRegnums" data-ref-filename="segmentRegnums">segmentRegnums</dfn>[<a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SEG_OVERRIDE_max" title='llvm::X86Disassembler::SEG_OVERRIDE_max' data-ref="llvm::X86Disassembler::SEG_OVERRIDE_max" data-ref-filename="llvm..X86Disassembler..SEG_OVERRIDE_max">SEG_OVERRIDE_max</a>] = {</td></tr>
<tr><th id="1821">1821</th><td>  <var>0</var>,        <i>// SEG_OVERRIDE_NONE</i></td></tr>
<tr><th id="1822">1822</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CS" title='llvm::X86::CS' data-ref="llvm::X86::CS" data-ref-filename="llvm..X86..CS">CS</a>,</td></tr>
<tr><th id="1823">1823</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SS" title='llvm::X86::SS' data-ref="llvm::X86::SS" data-ref-filename="llvm..X86..SS">SS</a>,</td></tr>
<tr><th id="1824">1824</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DS" title='llvm::X86::DS' data-ref="llvm::X86::DS" data-ref-filename="llvm..X86..DS">DS</a>,</td></tr>
<tr><th id="1825">1825</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ES" title='llvm::X86::ES' data-ref="llvm::X86::ES" data-ref-filename="llvm..X86..ES">ES</a>,</td></tr>
<tr><th id="1826">1826</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FS" title='llvm::X86::FS' data-ref="llvm::X86::FS" data-ref-filename="llvm..X86..FS">FS</a>,</td></tr>
<tr><th id="1827">1827</th><td>  <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GS" title='llvm::X86::GS' data-ref="llvm::X86::GS" data-ref-filename="llvm..X86..GS">GS</a></td></tr>
<tr><th id="1828">1828</th><td>};</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateSrcIndex   - Appends a source index operand to an MCInst.</i></td></tr>
<tr><th id="1831">1831</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///</i></td></tr>
<tr><th id="1832">1832</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="1833">1833</th><td><i class="doc" data-doc="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="1834">1834</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateSrcIndex' data-type='bool translateSrcIndex(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateSrcIndex</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="134mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="134mcInst" data-ref-filename="134mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col5 decl" id="135insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="135insn" data-ref-filename="135insn">insn</dfn>) {</td></tr>
<tr><th id="1835">1835</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136baseRegNo" title='baseRegNo' data-type='unsigned int' data-ref="136baseRegNo" data-ref-filename="136baseRegNo">baseRegNo</dfn>;</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>  <b>if</b> (<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1838">1838</th><td>    <a class="local col6 ref" href="#136baseRegNo" title='baseRegNo' data-ref="136baseRegNo" data-ref-filename="136baseRegNo">baseRegNo</a> = <a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESI" title='llvm::X86::ESI' data-ref="llvm::X86::ESI" data-ref-filename="llvm..X86..ESI">ESI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSI" title='llvm::X86::RSI' data-ref="llvm::X86::RSI" data-ref-filename="llvm..X86..RSI">RSI</a>;</td></tr>
<tr><th id="1839">1839</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_32BIT" title='llvm::X86Disassembler::MODE_32BIT' data-ref="llvm::X86Disassembler::MODE_32BIT" data-ref-filename="llvm..X86Disassembler..MODE_32BIT">MODE_32BIT</a>)</td></tr>
<tr><th id="1840">1840</th><td>    <a class="local col6 ref" href="#136baseRegNo" title='baseRegNo' data-ref="136baseRegNo" data-ref-filename="136baseRegNo">baseRegNo</a> = <a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SI" title='llvm::X86::SI' data-ref="llvm::X86::SI" data-ref-filename="llvm..X86..SI">SI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESI" title='llvm::X86::ESI' data-ref="llvm::X86::ESI" data-ref-filename="llvm..X86..ESI">ESI</a>;</td></tr>
<tr><th id="1841">1841</th><td>  <b>else</b> {</td></tr>
<tr><th id="1842">1842</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(insn.mode == MODE_16BIT);</td></tr>
<tr><th id="1843">1843</th><td>    <a class="local col6 ref" href="#136baseRegNo" title='baseRegNo' data-ref="136baseRegNo" data-ref-filename="136baseRegNo">baseRegNo</a> = <a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ESI" title='llvm::X86::ESI' data-ref="llvm::X86::ESI" data-ref-filename="llvm..X86..ESI">ESI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SI" title='llvm::X86::SI' data-ref="llvm::X86::SI" data-ref-filename="llvm..X86..SI">SI</a>;</td></tr>
<tr><th id="1844">1844</th><td>  }</td></tr>
<tr><th id="1845">1845</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col7 decl" id="137baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="137baseReg" data-ref-filename="137baseReg">baseReg</dfn> = <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col6 ref" href="#136baseRegNo" title='baseRegNo' data-ref="136baseRegNo" data-ref-filename="136baseRegNo">baseRegNo</a>);</td></tr>
<tr><th id="1846">1846</th><td>  <a class="local col4 ref" href="#134mcInst" title='mcInst' data-ref="134mcInst" data-ref-filename="134mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#137baseReg" title='baseReg' data-ref="137baseReg" data-ref-filename="137baseReg">baseReg</a>);</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col8 decl" id="138segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="138segmentReg" data-ref-filename="138segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="1849">1849</th><td>  <a class="local col8 ref" href="#138segmentReg" title='segmentReg' data-ref="138segmentReg" data-ref-filename="138segmentReg">segmentReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums" data-ref-filename="segmentRegnums">segmentRegnums</a>[<a class="local col5 ref" href="#135insn" title='insn' data-ref="135insn" data-ref-filename="135insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="1850">1850</th><td>  <a class="local col4 ref" href="#134mcInst" title='mcInst' data-ref="134mcInst" data-ref-filename="134mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#138segmentReg" title='segmentReg' data-ref="138segmentReg" data-ref-filename="138segmentReg">segmentReg</a>);</td></tr>
<tr><th id="1851">1851</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1852">1852</th><td>}</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateDstIndex   - Appends a destination index operand to an MCInst.</i></td></tr>
<tr><th id="1855">1855</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///</i></td></tr>
<tr><th id="1856">1856</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="1857">1857</th><td><i class="doc" data-doc="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateDstIndex' data-type='bool translateDstIndex(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateDstIndex</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="139mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="139mcInst" data-ref-filename="139mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col0 decl" id="140insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="140insn" data-ref-filename="140insn">insn</dfn>) {</td></tr>
<tr><th id="1860">1860</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141baseRegNo" title='baseRegNo' data-type='unsigned int' data-ref="141baseRegNo" data-ref-filename="141baseRegNo">baseRegNo</dfn>;</td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td>  <b>if</b> (<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn" data-ref-filename="140insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>)</td></tr>
<tr><th id="1863">1863</th><td>    <a class="local col1 ref" href="#141baseRegNo" title='baseRegNo' data-ref="141baseRegNo" data-ref-filename="141baseRegNo">baseRegNo</a> = <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn" data-ref-filename="140insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EDI" title='llvm::X86::EDI' data-ref="llvm::X86::EDI" data-ref-filename="llvm..X86..EDI">EDI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RDI" title='llvm::X86::RDI' data-ref="llvm::X86::RDI" data-ref-filename="llvm..X86..RDI">RDI</a>;</td></tr>
<tr><th id="1864">1864</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn" data-ref-filename="140insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_32BIT" title='llvm::X86Disassembler::MODE_32BIT' data-ref="llvm::X86Disassembler::MODE_32BIT" data-ref-filename="llvm..X86Disassembler..MODE_32BIT">MODE_32BIT</a>)</td></tr>
<tr><th id="1865">1865</th><td>    <a class="local col1 ref" href="#141baseRegNo" title='baseRegNo' data-ref="141baseRegNo" data-ref-filename="141baseRegNo">baseRegNo</a> = <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn" data-ref-filename="140insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DI" title='llvm::X86::DI' data-ref="llvm::X86::DI" data-ref-filename="llvm..X86..DI">DI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EDI" title='llvm::X86::EDI' data-ref="llvm::X86::EDI" data-ref-filename="llvm..X86..EDI">EDI</a>;</td></tr>
<tr><th id="1866">1866</th><td>  <b>else</b> {</td></tr>
<tr><th id="1867">1867</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(insn.mode == MODE_16BIT);</td></tr>
<tr><th id="1868">1868</th><td>    <a class="local col1 ref" href="#141baseRegNo" title='baseRegNo' data-ref="141baseRegNo" data-ref-filename="141baseRegNo">baseRegNo</a> = <a class="local col0 ref" href="#140insn" title='insn' data-ref="140insn" data-ref-filename="140insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::hasAdSize" title='llvm::X86Disassembler::InternalInstruction::hasAdSize' data-ref="llvm::X86Disassembler::InternalInstruction::hasAdSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..hasAdSize">hasAdSize</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EDI" title='llvm::X86::EDI' data-ref="llvm::X86::EDI" data-ref-filename="llvm..X86..EDI">EDI</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DI" title='llvm::X86::DI' data-ref="llvm::X86::DI" data-ref-filename="llvm..X86..DI">DI</a>;</td></tr>
<tr><th id="1869">1869</th><td>  }</td></tr>
<tr><th id="1870">1870</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <dfn class="local col2 decl" id="142baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="142baseReg" data-ref-filename="142baseReg">baseReg</dfn> = <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#141baseRegNo" title='baseRegNo' data-ref="141baseRegNo" data-ref-filename="141baseRegNo">baseRegNo</a>);</td></tr>
<tr><th id="1871">1871</th><td>  <a class="local col9 ref" href="#139mcInst" title='mcInst' data-ref="139mcInst" data-ref-filename="139mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#142baseReg" title='baseReg' data-ref="142baseReg" data-ref-filename="142baseReg">baseReg</a>);</td></tr>
<tr><th id="1872">1872</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1873">1873</th><td>}</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateImmediate  - Appends an immediate operand to an MCInst.</i></td></tr>
<tr><th id="1876">1876</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="1877">1877</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="1878">1878</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">immediate</span>    - The immediate value to append.</i></td></tr>
<tr><th id="1879">1879</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="1880">1880</th><td><i class="doc" data-doc="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="1881">1881</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateImmediate' data-type='void translateImmediate(llvm::MCInst &amp; mcInst, uint64_t immediate, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateImmediate</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="143mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="144immediate" title='immediate' data-type='uint64_t' data-ref="144immediate" data-ref-filename="144immediate">immediate</dfn>,</td></tr>
<tr><th id="1882">1882</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier" data-ref-filename="llvm..X86Disassembler..OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col5 decl" id="145operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="145operand" data-ref-filename="145operand">operand</dfn>,</td></tr>
<tr><th id="1883">1883</th><td>                               <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col6 decl" id="146insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="146insn" data-ref-filename="146insn">insn</dfn>,</td></tr>
<tr><th id="1884">1884</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col7 decl" id="147Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="147Dis" data-ref-filename="147Dis">Dis</dfn>) {</td></tr>
<tr><th id="1885">1885</th><td>  <i>// Sign-extend the immediate if necessary.</i></td></tr>
<tr><th id="1886">1886</th><td></td></tr>
<tr><th id="1887">1887</th><td>  <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a> <dfn class="local col8 decl" id="148type" title='type' data-type='llvm::X86Disassembler::OperandType' data-ref="148type" data-ref-filename="148type">type</dfn> = (<a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType" data-ref-filename="llvm..X86Disassembler..OperandType">OperandType</a>)<a class="local col5 ref" href="#145operand" title='operand' data-ref="145operand" data-ref-filename="145operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>;</td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td>  <em>bool</em> <dfn class="local col9 decl" id="149isBranch" title='isBranch' data-type='bool' data-ref="149isBranch" data-ref-filename="149isBranch">isBranch</dfn> = <b>false</b>;</td></tr>
<tr><th id="1890">1890</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="150pcrel" title='pcrel' data-type='uint64_t' data-ref="150pcrel" data-ref-filename="150pcrel">pcrel</dfn> = <var>0</var>;</td></tr>
<tr><th id="1891">1891</th><td>  <b>if</b> (<a class="local col8 ref" href="#148type" title='type' data-ref="148type" data-ref-filename="148type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_REL' data-ref="llvm::X86Disassembler::TYPE_REL" data-ref-filename="llvm..X86Disassembler..TYPE_REL">TYPE_REL</a>) {</td></tr>
<tr><th id="1892">1892</th><td>    <a class="local col9 ref" href="#149isBranch" title='isBranch' data-ref="149isBranch" data-ref-filename="149isBranch">isBranch</a> = <b>true</b>;</td></tr>
<tr><th id="1893">1893</th><td>    <a class="local col0 ref" href="#150pcrel" title='pcrel' data-ref="150pcrel" data-ref-filename="150pcrel">pcrel</a> = <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a> +</td></tr>
<tr><th id="1894">1894</th><td>            <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateOffset">immediateOffset</a> + <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a>;</td></tr>
<tr><th id="1895">1895</th><td>    <b>switch</b> (<a class="local col5 ref" href="#145operand" title='operand' data-ref="145operand" data-ref-filename="145operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a>) {</td></tr>
<tr><th id="1896">1896</th><td>    <b>default</b>:</td></tr>
<tr><th id="1897">1897</th><td>      <b>break</b>;</td></tr>
<tr><th id="1898">1898</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Iv' data-ref="llvm::X86Disassembler::ENCODING_Iv" data-ref-filename="llvm..X86Disassembler..ENCODING_Iv">ENCODING_Iv</a>:</td></tr>
<tr><th id="1899">1899</th><td>      <b>switch</b> (<a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a>) {</td></tr>
<tr><th id="1900">1900</th><td>      <b>default</b>:</td></tr>
<tr><th id="1901">1901</th><td>        <b>break</b>;</td></tr>
<tr><th id="1902">1902</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1903">1903</th><td>        <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="1904">1904</th><td>          <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="1905">1905</th><td>        <b>break</b>;</td></tr>
<tr><th id="1906">1906</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1907">1907</th><td>        <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="1908">1908</th><td>          <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="1909">1909</th><td>        <b>break</b>;</td></tr>
<tr><th id="1910">1910</th><td>      <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1911">1911</th><td>        <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="1912">1912</th><td>          <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="1913">1913</th><td>        <b>break</b>;</td></tr>
<tr><th id="1914">1914</th><td>      <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1915">1915</th><td>        <b>break</b>;</td></tr>
<tr><th id="1916">1916</th><td>      }</td></tr>
<tr><th id="1917">1917</th><td>      <b>break</b>;</td></tr>
<tr><th id="1918">1918</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IB' data-ref="llvm::X86Disassembler::ENCODING_IB" data-ref-filename="llvm..X86Disassembler..ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="1919">1919</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="1920">1920</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="1921">1921</th><td>      <b>break</b>;</td></tr>
<tr><th id="1922">1922</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IW' data-ref="llvm::X86Disassembler::ENCODING_IW" data-ref-filename="llvm..X86Disassembler..ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="1923">1923</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="1924">1924</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="1925">1925</th><td>      <b>break</b>;</td></tr>
<tr><th id="1926">1926</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_ID' data-ref="llvm::X86Disassembler::ENCODING_ID" data-ref-filename="llvm..X86Disassembler..ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="1927">1927</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="1928">1928</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="1929">1929</th><td>      <b>break</b>;</td></tr>
<tr><th id="1930">1930</th><td>    }</td></tr>
<tr><th id="1931">1931</th><td>  }</td></tr>
<tr><th id="1932">1932</th><td>  <i>// By default sign-extend all X86 immediates based on their encoding.</i></td></tr>
<tr><th id="1933">1933</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#148type" title='type' data-ref="148type" data-ref-filename="148type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_IMM' data-ref="llvm::X86Disassembler::TYPE_IMM" data-ref-filename="llvm..X86Disassembler..TYPE_IMM">TYPE_IMM</a>) {</td></tr>
<tr><th id="1934">1934</th><td>    <b>switch</b> (<a class="local col5 ref" href="#145operand" title='operand' data-ref="145operand" data-ref-filename="145operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a>) {</td></tr>
<tr><th id="1935">1935</th><td>    <b>default</b>:</td></tr>
<tr><th id="1936">1936</th><td>      <b>break</b>;</td></tr>
<tr><th id="1937">1937</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IB' data-ref="llvm::X86Disassembler::ENCODING_IB" data-ref-filename="llvm..X86Disassembler..ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="1938">1938</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80</var>)</td></tr>
<tr><th id="1939">1939</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffull</var>);</td></tr>
<tr><th id="1940">1940</th><td>      <b>break</b>;</td></tr>
<tr><th id="1941">1941</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IW' data-ref="llvm::X86Disassembler::ENCODING_IW" data-ref-filename="llvm..X86Disassembler..ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="1942">1942</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x8000</var>)</td></tr>
<tr><th id="1943">1943</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffull</var>);</td></tr>
<tr><th id="1944">1944</th><td>      <b>break</b>;</td></tr>
<tr><th id="1945">1945</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_ID' data-ref="llvm::X86Disassembler::ENCODING_ID" data-ref-filename="llvm..X86Disassembler..ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="1946">1946</th><td>      <b>if</b>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &amp; <var>0x80000000</var>)</td></tr>
<tr><th id="1947">1947</th><td>        <a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> |= ~(<var>0xffffffffull</var>);</td></tr>
<tr><th id="1948">1948</th><td>      <b>break</b>;</td></tr>
<tr><th id="1949">1949</th><td>    <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IO' data-ref="llvm::X86Disassembler::ENCODING_IO" data-ref-filename="llvm..X86Disassembler..ENCODING_IO">ENCODING_IO</a>:</td></tr>
<tr><th id="1950">1950</th><td>      <b>break</b>;</td></tr>
<tr><th id="1951">1951</th><td>    }</td></tr>
<tr><th id="1952">1952</th><td>  }</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <b>switch</b> (<a class="local col8 ref" href="#148type" title='type' data-ref="148type" data-ref-filename="148type">type</a>) {</td></tr>
<tr><th id="1955">1955</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_XMM' data-ref="llvm::X86Disassembler::TYPE_XMM" data-ref-filename="llvm..X86Disassembler..TYPE_XMM">TYPE_XMM</a>:</td></tr>
<tr><th id="1956">1956</th><td>    <a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM0" title='llvm::X86::XMM0' data-ref="llvm::X86::XMM0" data-ref-filename="llvm..X86..XMM0">XMM0</a> + (<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="1957">1957</th><td>    <b>return</b>;</td></tr>
<tr><th id="1958">1958</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_YMM' data-ref="llvm::X86Disassembler::TYPE_YMM" data-ref-filename="llvm..X86Disassembler..TYPE_YMM">TYPE_YMM</a>:</td></tr>
<tr><th id="1959">1959</th><td>    <a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM0" title='llvm::X86::YMM0' data-ref="llvm::X86::YMM0" data-ref-filename="llvm..X86..YMM0">YMM0</a> + (<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="1960">1960</th><td>    <b>return</b>;</td></tr>
<tr><th id="1961">1961</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_ZMM' data-ref="llvm::X86Disassembler::TYPE_ZMM" data-ref-filename="llvm..X86Disassembler..TYPE_ZMM">TYPE_ZMM</a>:</td></tr>
<tr><th id="1962">1962</th><td>    <a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ZMM0" title='llvm::X86::ZMM0' data-ref="llvm::X86::ZMM0" data-ref-filename="llvm..X86..ZMM0">ZMM0</a> + (<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> &gt;&gt; <var>4</var>)));</td></tr>
<tr><th id="1963">1963</th><td>    <b>return</b>;</td></tr>
<tr><th id="1964">1964</th><td>  <b>default</b>:</td></tr>
<tr><th id="1965">1965</th><td>    <i>// operand is 64 bits wide.  Do nothing.</i></td></tr>
<tr><th id="1966">1966</th><td>    <b>break</b>;</td></tr>
<tr><th id="1967">1967</th><td>  }</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td>  <b>if</b>(!<a class="tu ref fn" href="#_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-use='c' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" data-ref-filename="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</a>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a> + <a class="local col0 ref" href="#150pcrel" title='pcrel' data-ref="150pcrel" data-ref-filename="150pcrel">pcrel</a>, <a class="local col9 ref" href="#149isBranch" title='isBranch' data-ref="149isBranch" data-ref-filename="149isBranch">isBranch</a>, <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>,</td></tr>
<tr><th id="1970">1970</th><td>                               <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateOffset" title='llvm::X86Disassembler::InternalInstruction::immediateOffset' data-ref="llvm::X86Disassembler::InternalInstruction::immediateOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateOffset">immediateOffset</a>, <a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediateSize" title='llvm::X86Disassembler::InternalInstruction::immediateSize' data-ref="llvm::X86Disassembler::InternalInstruction::immediateSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediateSize">immediateSize</a>,</td></tr>
<tr><th id="1971">1971</th><td>                               <span class='refarg'><a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a></span>, <a class="local col7 ref" href="#147Dis" title='Dis' data-ref="147Dis" data-ref-filename="147Dis">Dis</a>))</td></tr>
<tr><th id="1972">1972</th><td>    <a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#144immediate" title='immediate' data-ref="144immediate" data-ref-filename="144immediate">immediate</a>));</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <b>if</b> (<a class="local col8 ref" href="#148type" title='type' data-ref="148type" data-ref-filename="148type">type</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MOFFS' data-ref="llvm::X86Disassembler::TYPE_MOFFS" data-ref-filename="llvm..X86Disassembler..TYPE_MOFFS">TYPE_MOFFS</a>) {</td></tr>
<tr><th id="1975">1975</th><td>    <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col1 decl" id="151segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="151segmentReg" data-ref-filename="151segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="1976">1976</th><td>    <a class="local col1 ref" href="#151segmentReg" title='segmentReg' data-ref="151segmentReg" data-ref-filename="151segmentReg">segmentReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums" data-ref-filename="segmentRegnums">segmentRegnums</a>[<a class="local col6 ref" href="#146insn" title='insn' data-ref="146insn" data-ref-filename="146insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="1977">1977</th><td>    <a class="local col3 ref" href="#143mcInst" title='mcInst' data-ref="143mcInst" data-ref-filename="143mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col1 ref" href="#151segmentReg" title='segmentReg' data-ref="151segmentReg" data-ref-filename="151segmentReg">segmentReg</a>);</td></tr>
<tr><th id="1978">1978</th><td>  }</td></tr>
<tr><th id="1979">1979</th><td>}</td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// translateRMRegister - Translates a register stored in the R/M field of the</i></td></tr>
<tr><th id="1982">1982</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</i></td></tr>
<tr><th id="1983">1983</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="1984">1984</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction to extract the R/M field</i></td></tr>
<tr><th id="1985">1985</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">///                       from.</i></td></tr>
<tr><th id="1986">1986</th><td><i class="doc" data-doc="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">/// <span class="command">@return</span>             - 0 on success; -1 otherwise</i></td></tr>
<tr><th id="1987">1987</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateRMRegister' data-type='bool translateRMRegister(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn)' data-ref="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateRMRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="152mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="152mcInst" data-ref-filename="152mcInst">mcInst</dfn>,</td></tr>
<tr><th id="1988">1988</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col3 decl" id="153insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="153insn" data-ref-filename="153insn">insn</dfn>) {</td></tr>
<tr><th id="1989">1989</th><td>  <b>if</b> (<a class="local col3 ref" href="#153insn" title='insn' data-ref="153insn" data-ref-filename="153insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a> || <a class="local col3 ref" href="#153insn" title='insn' data-ref="153insn" data-ref-filename="153insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EA_BASE_sib64" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib64">EA_BASE_sib64</a>) {</td></tr>
<tr><th id="1990">1990</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M register operand may not have a SIB byte"</q>);</td></tr>
<tr><th id="1991">1991</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1992">1992</th><td>  }</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td>  <b>switch</b> (<a class="local col3 ref" href="#153insn" title='insn' data-ref="153insn" data-ref-filename="153insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a>) {</td></tr>
<tr><th id="1995">1995</th><td>  <b>default</b>:</td></tr>
<tr><th id="1996">1996</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected EA base register"</q>);</td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1998">1998</th><td>  <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_BASE_NONE" title='llvm::X86Disassembler::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EA_BASE_NONE" data-ref-filename="llvm..X86Disassembler..EA_BASE_NONE">EA_BASE_NONE</a>:</td></tr>
<tr><th id="1999">1999</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"EA_BASE_NONE for ModR/M base"</q>);</td></tr>
<tr><th id="2000">2000</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) case EA_BASE_##x:</u></td></tr>
<tr><th id="2002">2002</th><td>  <a class="macro" href="X86DisassemblerDecoder.h.html#394" title="case EA_BASE_BX_SI: case EA_BASE_BX_DI: case EA_BASE_BP_SI: case EA_BASE_BP_DI: case EA_BASE_SI: case EA_BASE_DI: case EA_BASE_BP: case EA_BASE_BX: case EA_BASE_R8W: case EA_BASE_R9W: case EA_BASE_R10W: case EA_BASE_R11W: case EA_BASE_R12W: case EA_BASE_R13W: case EA_BASE_R14W: case EA_BASE_R15W: case EA_BASE_EAX: case EA_BASE_ECX: case EA_BASE_EDX: case EA_BASE_EBX: case EA_BASE_sib: case EA_BASE_EBP: case EA_BASE_ESI: case EA_BASE_EDI: case EA_BASE_R8D: case EA_BASE_R9D: case EA_BASE_R10D: case EA_BASE_R11D: case EA_BASE_R12D: case EA_BASE_R13D: case EA_BASE_R14D: case EA_BASE_R15D: case EA_BASE_RAX: case EA_BASE_RCX: case EA_BASE_RDX: case EA_BASE_RBX: case EA_BASE_sib64: case EA_BASE_RBP: case EA_BASE_RSI: case EA_BASE_RDI: case EA_BASE_R8: case EA_BASE_R9: case EA_BASE_R10: case EA_BASE_R11: case EA_BASE_R12: case EA_BASE_R13: case EA_BASE_R14: case EA_BASE_R15:" data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="2003">2003</th><td><u>#undef <a class="macro" href="#2001" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2004">2004</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M register operand may not have a base; "</q></td></tr>
<tr><th id="2005">2005</th><td>          <q>"the operand must be a register."</q>);</td></tr>
<tr><th id="2006">2006</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                                      \</u></td></tr>
<tr><th id="2008">2008</th><td><u>  case EA_REG_##x:                                                    \</u></td></tr>
<tr><th id="2009">2009</th><td><u>    <a class="local col2 ref" href="#152mcInst" title='mcInst' data-ref="152mcInst" data-ref-filename="152mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x)); break;</u></td></tr>
<tr><th id="2010">2010</th><td>  <a class="macro" href="X86DisassemblerDecoder.h.html#403" title="case EA_REG_AL: mcInst.addOperand(MCOperand::createReg(X86::AL)); break; case EA_REG_CL: mcInst.addOperand(MCOperand::createReg(X86::CL)); break; case EA_REG_DL: mcInst.addOperand(MCOperand::createReg(X86::DL)); break; case EA_REG_BL: mcInst.addOperand(MCOperand::createReg(X86::BL)); break; case EA_REG_AH: mcInst.addOperand(MCOperand::createReg(X86::AH)); break; case EA_REG_CH: mcInst.addOperand(MCOperand::createReg(X86::CH)); break; case EA_REG_DH: mcInst.addOperand(MCOperand::createReg(X86::DH)); break; case EA_REG_BH: mcInst.addOperand(MCOperand::createReg(X86::BH)); break; case EA_REG_R8B: mcInst.addOperand(MCOperand::createReg(X86::R8B)); break; case EA_REG_R9B: mcInst.addOperand(MCOperand::createReg(X86::R9B)); break; case EA_REG_R10B: mcInst.addOperand(MCOperand::createReg(X86::R10B)); break; case EA_REG_R11B: mcInst.addOperand(MCOperand::createReg(X86::R11B)); break; case EA_REG_R12B: mcInst.addOperand(MCOperand::createReg(X86::R12B)); break; case EA_REG_R13B: mcInst.addOperand(MCOperand::createReg(X86::R13B)); break; case EA_REG_R14B: mcInst.addOperand(MCOperand::createReg(X86::R14B)); break; case EA_REG_R15B: mcInst.addOperand(MCOperand::createReg(X86::R15B)); break; case EA_REG_SPL: mcInst.addOperand(MCOperand::createReg(X86::SPL)); break; case EA_REG_BPL: mcInst.addOperand(MCOperand::createReg(X86::BPL)); break; case EA_REG_SIL: mcInst.addOperand(MCOperand::createReg(X86::SIL)); break; case EA_REG_DIL: mcInst.addOperand(MCOperand::createReg(X86::DIL)); break; case EA_REG_AX: mcInst.addOperand(MCOperand::createReg(X86::AX)); break; case EA_REG_CX: mcInst.addOperand(MCOperand::createReg(X86::CX)); break; case EA_REG_DX: mcInst.addOperand(MCOperand::createReg(X86::DX)); break; case EA_REG_BX: mcInst.addOperand(MCOperand::createReg(X86::BX)); break; case EA_REG_SP: mcInst.addOperand(MCOperand::createReg(X86::SP)); break; case EA_REG_BP: mcInst.addOperand(MCOperand::createReg(X86::BP)); break; case EA_REG_SI: mcInst.addOperand(MCOperand::createReg(X86::SI)); break; case EA_REG_DI: mcInst.addOperand(MCOperand::createReg(X86::DI)); break; case EA_REG_R8W: mcInst.addOperand(MCOperand::createReg(X86::R8W)); break; case EA_REG_R9W: mcInst.addOperand(MCOperand::createReg(X86::R9W)); break; case EA_REG_R10W: mcInst.addOperand(MCOperand::createReg(X86::R10W)); break; case EA_REG_R11W: mcInst.addOperand(MCOperand::createReg(X86::R11W)); break; case EA_REG_R12W: mcInst.addOperand(MCOperand::createReg(X86::R12W)); break; case EA_REG_R13W: mcInst.addOperand(MCOperand::createReg(X86::R13W)); break; case EA_REG_R14W: mcInst.addOperand(MCOperand::createReg(X86::R14W)); break; case EA_REG_R15W: mcInst.addOperand(MCOperand::createReg(X86::R15W)); break; case EA_REG_EAX: mcInst.addOperand(MCOperand::createReg(X86::EAX)); break; case EA_REG_ECX: mcInst.addOperand(MCOperand::createReg(X86::ECX)); break; case EA_REG_EDX: mcInst.addOperand(MCOperand::createReg(X86::EDX)); break; case EA_REG_EBX: mcInst.addOperand(MCOperand::createReg(X86::EBX)); break; case EA_REG_ESP: mcInst.addOperand(MCOperand::createReg(X86::ESP)); break; case EA_REG_EBP: mcInst.addOperand(MCOperand::createReg(X86::EBP)); break; case EA_REG_ESI: mcInst.addOperand(MCOperand::createReg(X86::ESI)); break; case EA_REG_EDI: mcInst.addOperand(MCOperand::createReg(X86::EDI)); break; case EA_REG_R8D: mcInst.addOperand(MCOperand::createReg(X86::R8D)); break; case EA_REG_R9D: mcInst.addOperand(MCOperand::createReg(X86::R9D)); break; case EA_REG_R10D: mcInst.addOperand(MCOperand::createReg(X86::R10D)); break; case EA_REG_R11D: mcInst.addOperand(MCOperand::createReg(X86::R11D)); break; case EA_REG_R12D: mcInst.addOperand(MCOperand::createReg(X86::R12D)); break; case EA_REG_R13D: mcInst.addOperand(MCOperand::createReg(X86::R13D)); break; case EA_REG_R14D: mcInst.addOperand(MCOperand::createReg(X86::R14D)); break; case EA_REG_R15D: mcInst.addOperand(MCOperand::createReg(X86::R15D)); break; case EA_REG_RAX: mcInst.addOperand(MCOperand::createReg(X86::RAX)); break; case EA_REG_RCX: mcInst.addOperand(MCOperand::createReg(X86::RCX)); break; case EA_REG_RDX: mcInst.addOperand(MCOperand::createReg(X86::RDX)); break; case EA_REG_RBX: mcInst.addOperand(MCOperand::createReg(X86::RBX)); break; case EA_REG_RSP: mcInst.addOperand(MCOperand::createReg(X86::RSP)); break; case EA_REG_RBP: mcInst.addOperand(MCOperand::createReg(X86::RBP)); break; case EA_REG_RSI: mcInst.addOperand(MCOperand::createReg(X86::RSI)); break; case EA_REG_RDI: mcInst.addOperand(MCOperand::createReg(X86::RDI)); break; case EA_REG_R8: mcInst.addOperand(MCOperand::createReg(X86::R8)); break; case EA_REG_R9: mcInst.addOperand(MCOperand::createReg(X86::R9)); break; case EA_REG_R10: mcInst.addOperand(MCOperand::createReg(X86::R10)); break; case EA_REG_R11: mcInst.addOperand(MCOperand::createReg(X86::R11)); break; case EA_REG_R12: mcInst.addOperand(MCOperand::createReg(X86::R12)); break; case EA_REG_R13: mcInst.addOperand(MCOperand::createReg(X86::R13)); break; case EA_REG_R14: mcInst.addOperand(MCOperand::createReg(X86::R14)); break; case EA_REG_R15: mcInst.addOperand(MCOperand::createReg(X86::R15)); break; case EA_REG_MM0: mcInst.addOperand(MCOperand::createReg(X86::MM0)); break; case EA_REG_MM1: mcInst.addOperand(MCOperand::createReg(X86::MM1)); break; case EA_REG_MM2: mcInst.addOperand(MCOperand::createReg(X86::MM2)); break; case EA_REG_MM3: mcInst.addOperand(MCOperand::createReg(X86::MM3)); break; case EA_REG_MM4: mcInst.addOperand(MCOperand::createReg(X86::MM4)); break; case EA_REG_MM5: mcInst.addOperand(MCOperand::createReg(X86::MM5)); break; case EA_REG_MM6: mcInst.addOperand(MCOperand::createReg(X86::MM6)); break; case EA_REG_MM7: mcInst.addOperand(MCOperand::createReg(X86::MM7)); break; case EA_REG_XMM0: mcInst.addOperand(MCOperand::createReg(X86::XMM0)); break; case EA_REG_XMM1: mcInst.addOperand(MCOperand::createReg(X86::XMM1)); break; case EA_REG_XMM2: mcInst.addOperand(MCOperand::createReg(X86::XMM2)); break; case EA_REG_XMM3: mcInst.addOperand(MCOperand::createReg(X86::XMM3)); break; case EA_REG_XMM4: mcInst.addOperand(MCOperand::createReg(X86::XMM4)); break; case EA_REG_XMM5: mcInst.addOperand(MCOperand::createReg(X86::XMM5)); break; case EA_REG_XMM6: mcInst.addOperand(MCOperand::createReg(X86::XMM6)); break; case EA_REG_XMM7: mcInst.addOperand(MCOperand::createReg(X86::XMM7)); break; case EA_REG_XMM8: mcInst.addOperand(MCOperand::createReg(X86::XMM8)); break; case EA_REG_XMM9: mcInst.addOperand(MCOperand::createReg(X86::XMM9)); break; case EA_REG_XMM10: mcInst.addOperand(MCOperand::createReg(X86::XMM10)); break; case EA_REG_XMM11: mcInst.addOperand(MCOperand::createReg(X86::XMM11)); break; case EA_REG_XMM12: mcInst.addOperand(MCOperand::createReg(X86::XMM12)); break; case EA_REG_XMM13: mcInst.addOperand(MCOperand::createReg(X86::XMM13)); break; case EA_REG_XMM14: mcInst.addOperand(MCOperand::createReg(X86::XMM14)); break; case EA_REG_XMM15: mcInst.addOperand(MCOperand::createReg(X86::XMM15)); break; case EA_REG_XMM16: mcInst.addOperand(MCOperand::createReg(X86::XMM16)); break; case EA_REG_XMM17: mcInst.addOperand(MCOperand::createReg(X86::XMM17)); break; case EA_REG_XMM18: mcInst.addOperand(MCOperand::createReg(X86::XMM18)); break; case EA_REG_XMM19: mcInst.addOperand(MCOperand::createReg(X86::XMM19)); break; case EA_REG_XMM20: mcInst.addOperand(MCOperand::createReg(X86::XMM20)); break; case EA_REG_XMM21: mcInst.addOperand(MCOperand::createReg(X86::XMM21)); break; case EA_REG_XMM22: mcInst.addOperand(MCOperand::createReg(X86::XMM22)); break; case EA_REG_XMM23: mcInst.addOperand(MCOperand::createReg(X86::XMM23)); break; case EA_REG_XMM24: mcInst.addOperand(MCOperand::createReg(X86::XMM24)); break; case EA_REG_XMM25: mcInst.addOperand(MCOperand::createReg(X86::XMM25)); break; case EA_REG_XMM26: mcInst.addOperand(MCOperand::createReg(X86::XMM26)); break; case EA_REG_XMM27: mcInst.addOperand(MCOperand::createReg(X86::XMM27)); break; case EA_REG_XMM28: mcInst.addOperand(MCOperand::createReg(X86::XMM28)); break; case EA_REG_XMM29: mcInst.addOperand(MCOperand::createReg(X86::XMM29)); break; case EA_REG_XMM30: mcInst.addOperand(MCOperand::createReg(X86::XMM30)); break; case EA_REG_XMM31: mcInst.addOperand(MCOperand::createReg(X86::XMM31)); break; case EA_REG_YMM0: mcInst.addOperand(MCOperand::createReg(X86::YMM0)); break; case EA_REG_YMM1: mcInst.addOperand(MCOperand::createReg(X86::YMM1)); break; case EA_REG_YMM2: mcInst.addOperand(MCOperand::createReg(X86::YMM2)); break; case EA_REG_YMM3: mcInst.addOperand(MCOperand::createReg(X86::YMM3)); break; case EA_REG_YMM4: mcInst.addOperand(MCOperand::createReg(X86::YMM4)); break; case EA_REG_YMM5: mcInst.addOperand(MCOperand::createReg(X86::YMM5)); break; case EA_REG_YMM6: mcInst.addOperand(MCOperand::createReg(X86::YMM6)); break; case EA_REG_YMM7: mcInst.addOperand(MCOperand::createReg(X86::YMM7)); break; case EA_REG_YMM8: mcInst.addOperand(MCOperand::createReg(X86::YMM8)); break; case EA_REG_YMM9: mcInst.addOperand(MCOperand::createReg(X86::YMM9)); break; case EA_REG_YMM10: mcInst.addOperand(MCOperand::createReg(X86::YMM10)); break; case EA_REG_YMM11: mcInst.addOperand(MCOperand::createReg(X86::YMM11)); break; case EA_REG_YMM12: mcInst.addOperand(MCOperand::createReg(X86::YMM12)); break; case EA_REG_YMM13: mcInst.addOperand(MCOperand::createReg(X86::YMM13)); break; case EA_REG_YMM14: mcInst.addOperand(MCOperand::createReg(X86::YMM14)); break; case EA_REG_YMM15: mcInst.addOperand(MCOperand::createReg(X86::YMM15)); break; case EA_REG_YMM16: mcInst.addOperand(MCOperand::createReg(X86::YMM16)); break; case EA_REG_YMM17: mcInst.addOperand(MCOperand::createReg(X86::YMM17)); break; case EA_REG_YMM18: mcInst.addOperand(MCOperand::createReg(X86::YMM18)); break; case EA_REG_YMM19: mcInst.addOperand(MCOperand::createReg(X86::YMM19)); break; case EA_REG_YMM20: mcInst.addOperand(MCOperand::createReg(X86::YMM20)); break; case EA_REG_YMM21: mcInst.addOperand(MCOperand::createReg(X86::YMM21)); break; case EA_REG_YMM22: mcInst.addOperand(MCOperand::createReg(X86::YMM22)); break; case EA_REG_YMM23: mcInst.addOperand(MCOperand::createReg(X86::YMM23)); break; case EA_REG_YMM24: mcInst.addOperand(MCOperand::createReg(X86::YMM24)); break; case EA_REG_YMM25: mcInst.addOperand(MCOperand::createReg(X86::YMM25)); break; case EA_REG_YMM26: mcInst.addOperand(MCOperand::createReg(X86::YMM26)); break; case EA_REG_YMM27: mcInst.addOperand(MCOperand::createReg(X86::YMM27)); break; case EA_REG_YMM28: mcInst.addOperand(MCOperand::createReg(X86::YMM28)); break; case EA_REG_YMM29: mcInst.addOperand(MCOperand::createReg(X86::YMM29)); break; case EA_REG_YMM30: mcInst.addOperand(MCOperand::createReg(X86::YMM30)); break; case EA_REG_YMM31: mcInst.addOperand(MCOperand::createReg(X86::YMM31)); break; case EA_REG_ZMM0: mcInst.addOperand(MCOperand::createReg(X86::ZMM0)); break; case EA_REG_ZMM1: mcInst.addOperand(MCOperand::createReg(X86::ZMM1)); break; case EA_REG_ZMM2: mcInst.addOperand(MCOperand::createReg(X86::ZMM2)); break; case EA_REG_ZMM3: mcInst.addOperand(MCOperand::createReg(X86::ZMM3)); break; case EA_REG_ZMM4: mcInst.addOperand(MCOperand::createReg(X86::ZMM4)); break; case EA_REG_ZMM5: mcInst.addOperand(MCOperand::createReg(X86::ZMM5)); break; case EA_REG_ZMM6: mcInst.addOperand(MCOperand::createReg(X86::ZMM6)); break; case EA_REG_ZMM7: mcInst.addOperand(MCOperand::createReg(X86::ZMM7)); break; case EA_REG_ZMM8: mcInst.addOperand(MCOperand::createReg(X86::ZMM8)); break; case EA_REG_ZMM9: mcInst.addOperand(MCOperand::createReg(X86::ZMM9)); break; case EA_REG_ZMM10: mcInst.addOperand(MCOperand::createReg(X86::ZMM10)); break; case EA_REG_ZMM11: mcInst.addOperand(MCOperand::createReg(X86::ZMM11)); break; case EA_REG_ZMM12: mcInst.addOperand(MCOperand::createReg(X86::ZMM12)); break; case EA_REG_ZMM13: mcInst.addOperand(MCOperand::createReg(X86::ZMM13)); break; case EA_REG_ZMM14: mcInst.addOperand(MCOperand::createReg(X86::ZMM14)); break; case EA_REG_ZMM15: mcInst.addOperand(MCOperand::createReg(X86::ZMM15)); break; case EA_REG_ZMM16: mcInst.addOperand(MCOperand::createReg(X86::ZMM16)); break; case EA_REG_ZMM17: mcInst.addOperand(MCOperand::createReg(X86::ZMM17)); break; case EA_REG_ZMM18: mcInst.addOperand(MCOperand::createReg(X86::ZMM18)); break; case EA_REG_ZMM19: mcInst.addOperand(MCOperand::createReg(X86::ZMM19)); break; case EA_REG_ZMM20: mcInst.addOperand(MCOperand::createReg(X86::ZMM20)); break; case EA_REG_ZMM21: mcInst.addOperand(MCOperand::createReg(X86::ZMM21)); break; case EA_REG_ZMM22: mcInst.addOperand(MCOperand::createReg(X86::ZMM22)); break; case EA_REG_ZMM23: mcInst.addOperand(MCOperand::createReg(X86::ZMM23)); break; case EA_REG_ZMM24: mcInst.addOperand(MCOperand::createReg(X86::ZMM24)); break; case EA_REG_ZMM25: mcInst.addOperand(MCOperand::createReg(X86::ZMM25)); break; case EA_REG_ZMM26: mcInst.addOperand(MCOperand::createReg(X86::ZMM26)); break; case EA_REG_ZMM27: mcInst.addOperand(MCOperand::createReg(X86::ZMM27)); break; case EA_REG_ZMM28: mcInst.addOperand(MCOperand::createReg(X86::ZMM28)); break; case EA_REG_ZMM29: mcInst.addOperand(MCOperand::createReg(X86::ZMM29)); break; case EA_REG_ZMM30: mcInst.addOperand(MCOperand::createReg(X86::ZMM30)); break; case EA_REG_ZMM31: mcInst.addOperand(MCOperand::createReg(X86::ZMM31)); break; case EA_REG_K0: mcInst.addOperand(MCOperand::createReg(X86::K0)); break; case EA_REG_K1: mcInst.addOperand(MCOperand::createReg(X86::K1)); break; case EA_REG_K2: mcInst.addOperand(MCOperand::createReg(X86::K2)); break; case EA_REG_K3: mcInst.addOperand(MCOperand::createReg(X86::K3)); break; case EA_REG_K4: mcInst.addOperand(MCOperand::createReg(X86::K4)); break; case EA_REG_K5: mcInst.addOperand(MCOperand::createReg(X86::K5)); break; case EA_REG_K6: mcInst.addOperand(MCOperand::createReg(X86::K6)); break; case EA_REG_K7: mcInst.addOperand(MCOperand::createReg(X86::K7)); break; case EA_REG_K0_K1: mcInst.addOperand(MCOperand::createReg(X86::K0_K1)); break; case EA_REG_K2_K3: mcInst.addOperand(MCOperand::createReg(X86::K2_K3)); break; case EA_REG_K4_K5: mcInst.addOperand(MCOperand::createReg(X86::K4_K5)); break; case EA_REG_K6_K7: mcInst.addOperand(MCOperand::createReg(X86::K6_K7)); break; case EA_REG_ES: mcInst.addOperand(MCOperand::createReg(X86::ES)); break; case EA_REG_CS: mcInst.addOperand(MCOperand::createReg(X86::CS)); break; case EA_REG_SS: mcInst.addOperand(MCOperand::createReg(X86::SS)); break; case EA_REG_DS: mcInst.addOperand(MCOperand::createReg(X86::DS)); break; case EA_REG_FS: mcInst.addOperand(MCOperand::createReg(X86::FS)); break; case EA_REG_GS: mcInst.addOperand(MCOperand::createReg(X86::GS)); break; case EA_REG_DR0: mcInst.addOperand(MCOperand::createReg(X86::DR0)); break; case EA_REG_DR1: mcInst.addOperand(MCOperand::createReg(X86::DR1)); break; case EA_REG_DR2: mcInst.addOperand(MCOperand::createReg(X86::DR2)); break; case EA_REG_DR3: mcInst.addOperand(MCOperand::createReg(X86::DR3)); break; case EA_REG_DR4: mcInst.addOperand(MCOperand::createReg(X86::DR4)); break; case EA_REG_DR5: mcInst.addOperand(MCOperand::createReg(X86::DR5)); break; case EA_REG_DR6: mcInst.addOperand(MCOperand::createReg(X86::DR6)); break; case EA_REG_DR7: mcInst.addOperand(MCOperand::createReg(X86::DR7)); break; case EA_REG_DR8: mcInst.addOperand(MCOperand::createReg(X86::DR8)); break; case EA_REG_DR9: mcInst.addOperand(MCOperand::createReg(X86::DR9)); break; case EA_REG_DR10: mcInst.addOperand(MCOperand::createReg(X86::DR10)); break; case EA_REG_DR11: mcInst.addOperand(MCOperand::createReg(X86::DR11)); break; case EA_REG_DR12: mcInst.addOperand(MCOperand::createReg(X86::DR12)); break; case EA_REG_DR13: mcInst.addOperand(MCOperand::createReg(X86::DR13)); break; case EA_REG_DR14: mcInst.addOperand(MCOperand::createReg(X86::DR14)); break; case EA_REG_DR15: mcInst.addOperand(MCOperand::createReg(X86::DR15)); break; case EA_REG_CR0: mcInst.addOperand(MCOperand::createReg(X86::CR0)); break; case EA_REG_CR1: mcInst.addOperand(MCOperand::createReg(X86::CR1)); break; case EA_REG_CR2: mcInst.addOperand(MCOperand::createReg(X86::CR2)); break; case EA_REG_CR3: mcInst.addOperand(MCOperand::createReg(X86::CR3)); break; case EA_REG_CR4: mcInst.addOperand(MCOperand::createReg(X86::CR4)); break; case EA_REG_CR5: mcInst.addOperand(MCOperand::createReg(X86::CR5)); break; case EA_REG_CR6: mcInst.addOperand(MCOperand::createReg(X86::CR6)); break; case EA_REG_CR7: mcInst.addOperand(MCOperand::createReg(X86::CR7)); break; case EA_REG_CR8: mcInst.addOperand(MCOperand::createReg(X86::CR8)); break; case EA_REG_CR9: mcInst.addOperand(MCOperand::createReg(X86::CR9)); break; case EA_REG_CR10: mcInst.addOperand(MCOperand::createReg(X86::CR10)); break; case EA_REG_CR11: mcInst.addOperand(MCOperand::createReg(X86::CR11)); break; case EA_REG_CR12: mcInst.addOperand(MCOperand::createReg(X86::CR12)); break; case EA_REG_CR13: mcInst.addOperand(MCOperand::createReg(X86::CR13)); break; case EA_REG_CR14: mcInst.addOperand(MCOperand::createReg(X86::CR14)); break; case EA_REG_CR15: mcInst.addOperand(MCOperand::createReg(X86::CR15)); break; case EA_REG_BND0: mcInst.addOperand(MCOperand::createReg(X86::BND0)); break; case EA_REG_BND1: mcInst.addOperand(MCOperand::createReg(X86::BND1)); break; case EA_REG_BND2: mcInst.addOperand(MCOperand::createReg(X86::BND2)); break; case EA_REG_BND3: mcInst.addOperand(MCOperand::createReg(X86::BND3)); break; case EA_REG_TMM0: mcInst.addOperand(MCOperand::createReg(X86::TMM0)); break; case EA_REG_TMM1: mcInst.addOperand(MCOperand::createReg(X86::TMM1)); break; case EA_REG_TMM2: mcInst.addOperand(MCOperand::createReg(X86::TMM2)); break; case EA_REG_TMM3: mcInst.addOperand(MCOperand::createReg(X86::TMM3)); break; case EA_REG_TMM4: mcInst.addOperand(MCOperand::createReg(X86::TMM4)); break; case EA_REG_TMM5: mcInst.addOperand(MCOperand::createReg(X86::TMM5)); break; case EA_REG_TMM6: mcInst.addOperand(MCOperand::createReg(X86::TMM6)); break; case EA_REG_TMM7: mcInst.addOperand(MCOperand::createReg(X86::TMM7)); break; case EA_REG_RIP: mcInst.addOperand(MCOperand::createReg(X86::RIP)); break;" data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="2011">2011</th><td><u>#undef <a class="macro" href="#2007" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2012">2012</th><td>  }</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2015">2015</th><td>}</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</i></td></tr>
<tr><th id="2018">2018</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">///   fields of an internal instruction (and possibly its SIB byte) to a memory</i></td></tr>
<tr><th id="2019">2019</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">///   operand in LLVM's format, and appends it to an MCInst.</i></td></tr>
<tr><th id="2020">2020</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">///</i></td></tr>
<tr><th id="2021">2021</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="2022">2022</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">/// <span class="command">@param</span> <span class="arg">insn</span>         - The instruction to extract Mod, R/M, and SIB fields</i></td></tr>
<tr><th id="2023">2023</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">///                       from.</i></td></tr>
<tr><th id="2024">2024</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">/// <span class="command">@param</span> <span class="arg">ForceSIB</span>     - The instruction must use SIB.</i></td></tr>
<tr><th id="2025">2025</th><td><i class="doc" data-doc="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">/// <span class="command">@return</span>             - 0 on success; nonzero otherwise</i></td></tr>
<tr><th id="2026">2026</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" title='translateRMMemory' data-type='bool translateRMMemory(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis, bool ForceSIB = false)' data-ref="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" data-ref-filename="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">translateRMMemory</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="154mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</dfn>, <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col5 decl" id="155insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="155insn" data-ref-filename="155insn">insn</dfn>,</td></tr>
<tr><th id="2027">2027</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col6 decl" id="156Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="156Dis" data-ref-filename="156Dis">Dis</dfn>,</td></tr>
<tr><th id="2028">2028</th><td>                              <em>bool</em> <dfn class="local col7 decl" id="157ForceSIB" title='ForceSIB' data-type='bool' data-ref="157ForceSIB" data-ref-filename="157ForceSIB">ForceSIB</dfn> = <b>false</b>) {</td></tr>
<tr><th id="2029">2029</th><td>  <i>// Addresses in an MCInst are represented as five operands:</i></td></tr>
<tr><th id="2030">2030</th><td><i>  //   1. basereg       (register)  The R/M base, or (if there is a SIB) the</i></td></tr>
<tr><th id="2031">2031</th><td><i>  //                                SIB base</i></td></tr>
<tr><th id="2032">2032</th><td><i>  //   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified</i></td></tr>
<tr><th id="2033">2033</th><td><i>  //                                scale amount</i></td></tr>
<tr><th id="2034">2034</th><td><i>  //   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</i></td></tr>
<tr><th id="2035">2035</th><td><i>  //                                the index (which is multiplied by the</i></td></tr>
<tr><th id="2036">2036</th><td><i>  //                                scale amount)</i></td></tr>
<tr><th id="2037">2037</th><td><i>  //   4. displacement  (immediate) 0, or the displacement if there is one</i></td></tr>
<tr><th id="2038">2038</th><td><i>  //   5. segmentreg    (register)  x86_registerNONE for now, but could be set</i></td></tr>
<tr><th id="2039">2039</th><td><i>  //                                if we have segment overrides</i></td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col8 decl" id="158baseReg" title='baseReg' data-type='llvm::MCOperand' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</dfn>;</td></tr>
<tr><th id="2042">2042</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col9 decl" id="159scaleAmount" title='scaleAmount' data-type='llvm::MCOperand' data-ref="159scaleAmount" data-ref-filename="159scaleAmount">scaleAmount</dfn>;</td></tr>
<tr><th id="2043">2043</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col0 decl" id="160indexReg" title='indexReg' data-type='llvm::MCOperand' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</dfn>;</td></tr>
<tr><th id="2044">2044</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col1 decl" id="161displacement" title='displacement' data-type='llvm::MCOperand' data-ref="161displacement" data-ref-filename="161displacement">displacement</dfn>;</td></tr>
<tr><th id="2045">2045</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev" data-ref-filename="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col2 decl" id="162segmentReg" title='segmentReg' data-type='llvm::MCOperand' data-ref="162segmentReg" data-ref-filename="162segmentReg">segmentReg</dfn>;</td></tr>
<tr><th id="2046">2046</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="163pcrel" title='pcrel' data-type='uint64_t' data-ref="163pcrel" data-ref-filename="163pcrel">pcrel</dfn> = <var>0</var>;</td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td>  <b>if</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib' data-ref="llvm::X86Disassembler::EA_BASE_sib" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib">EA_BASE_sib</a> || <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_sib64' data-ref="llvm::X86Disassembler::EA_BASE_sib64" data-ref-filename="llvm..X86Disassembler..EA_BASE_sib64">EA_BASE_sib64</a>) {</td></tr>
<tr><th id="2049">2049</th><td>    <b>if</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</a>) {</td></tr>
<tr><th id="2050">2050</th><td>      <b>switch</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a>) {</td></tr>
<tr><th id="2051">2051</th><td>      <b>default</b>:</td></tr>
<tr><th id="2052">2052</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected sibBase"</q>);</td></tr>
<tr><th id="2053">2053</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                          \</u></td></tr>
<tr><th id="2055">2055</th><td><u>      case SIB_BASE_##x:                                  \</u></td></tr>
<tr><th id="2056">2056</th><td><u>        <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x); break;</u></td></tr>
<tr><th id="2057">2057</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#399" title="case SIB_BASE_EAX: baseReg = MCOperand::createReg(X86::EAX); break; case SIB_BASE_ECX: baseReg = MCOperand::createReg(X86::ECX); break; case SIB_BASE_EDX: baseReg = MCOperand::createReg(X86::EDX); break; case SIB_BASE_EBX: baseReg = MCOperand::createReg(X86::EBX); break; case SIB_BASE_ESP: baseReg = MCOperand::createReg(X86::ESP); break; case SIB_BASE_EBP: baseReg = MCOperand::createReg(X86::EBP); break; case SIB_BASE_ESI: baseReg = MCOperand::createReg(X86::ESI); break; case SIB_BASE_EDI: baseReg = MCOperand::createReg(X86::EDI); break; case SIB_BASE_R8D: baseReg = MCOperand::createReg(X86::R8D); break; case SIB_BASE_R9D: baseReg = MCOperand::createReg(X86::R9D); break; case SIB_BASE_R10D: baseReg = MCOperand::createReg(X86::R10D); break; case SIB_BASE_R11D: baseReg = MCOperand::createReg(X86::R11D); break; case SIB_BASE_R12D: baseReg = MCOperand::createReg(X86::R12D); break; case SIB_BASE_R13D: baseReg = MCOperand::createReg(X86::R13D); break; case SIB_BASE_R14D: baseReg = MCOperand::createReg(X86::R14D); break; case SIB_BASE_R15D: baseReg = MCOperand::createReg(X86::R15D); break; case SIB_BASE_RAX: baseReg = MCOperand::createReg(X86::RAX); break; case SIB_BASE_RCX: baseReg = MCOperand::createReg(X86::RCX); break; case SIB_BASE_RDX: baseReg = MCOperand::createReg(X86::RDX); break; case SIB_BASE_RBX: baseReg = MCOperand::createReg(X86::RBX); break; case SIB_BASE_RSP: baseReg = MCOperand::createReg(X86::RSP); break; case SIB_BASE_RBP: baseReg = MCOperand::createReg(X86::RBP); break; case SIB_BASE_RSI: baseReg = MCOperand::createReg(X86::RSI); break; case SIB_BASE_RDI: baseReg = MCOperand::createReg(X86::RDI); break; case SIB_BASE_R8: baseReg = MCOperand::createReg(X86::R8); break; case SIB_BASE_R9: baseReg = MCOperand::createReg(X86::R9); break; case SIB_BASE_R10: baseReg = MCOperand::createReg(X86::R10); break; case SIB_BASE_R11: baseReg = MCOperand::createReg(X86::R11); break; case SIB_BASE_R12: baseReg = MCOperand::createReg(X86::R12); break; case SIB_BASE_R13: baseReg = MCOperand::createReg(X86::R13); break; case SIB_BASE_R14: baseReg = MCOperand::createReg(X86::R14); break; case SIB_BASE_R15: baseReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/ALL_SIB_BASES">ALL_SIB_BASES</a></td></tr>
<tr><th id="2058">2058</th><td><u>#undef <a class="macro" href="#2054" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2059">2059</th><td>      }</td></tr>
<tr><th id="2060">2060</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2061">2061</th><td>      <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="2062">2062</th><td>    }</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>    <b>if</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_INDEX_NONE" title='llvm::X86Disassembler::SIB_INDEX_NONE' data-ref="llvm::X86Disassembler::SIB_INDEX_NONE" data-ref-filename="llvm..X86Disassembler..SIB_INDEX_NONE">SIB_INDEX_NONE</a>) {</td></tr>
<tr><th id="2065">2065</th><td>      <b>switch</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibIndex" title='llvm::X86Disassembler::InternalInstruction::sibIndex' data-ref="llvm::X86Disassembler::InternalInstruction::sibIndex" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibIndex">sibIndex</a>) {</td></tr>
<tr><th id="2066">2066</th><td>      <b>default</b>:</td></tr>
<tr><th id="2067">2067</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected sibIndex"</q>);</td></tr>
<tr><th id="2068">2068</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                          \</u></td></tr>
<tr><th id="2070">2070</th><td><u>      case SIB_INDEX_##x:                                 \</u></td></tr>
<tr><th id="2071">2071</th><td><u>        <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x); break;</u></td></tr>
<tr><th id="2072">2072</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#133" title="case SIB_INDEX_EAX: indexReg = MCOperand::createReg(X86::EAX); break; case SIB_INDEX_ECX: indexReg = MCOperand::createReg(X86::ECX); break; case SIB_INDEX_EDX: indexReg = MCOperand::createReg(X86::EDX); break; case SIB_INDEX_EBX: indexReg = MCOperand::createReg(X86::EBX); break; case SIB_INDEX_sib: indexReg = MCOperand::createReg(X86::sib); break; case SIB_INDEX_EBP: indexReg = MCOperand::createReg(X86::EBP); break; case SIB_INDEX_ESI: indexReg = MCOperand::createReg(X86::ESI); break; case SIB_INDEX_EDI: indexReg = MCOperand::createReg(X86::EDI); break; case SIB_INDEX_R8D: indexReg = MCOperand::createReg(X86::R8D); break; case SIB_INDEX_R9D: indexReg = MCOperand::createReg(X86::R9D); break; case SIB_INDEX_R10D: indexReg = MCOperand::createReg(X86::R10D); break; case SIB_INDEX_R11D: indexReg = MCOperand::createReg(X86::R11D); break; case SIB_INDEX_R12D: indexReg = MCOperand::createReg(X86::R12D); break; case SIB_INDEX_R13D: indexReg = MCOperand::createReg(X86::R13D); break; case SIB_INDEX_R14D: indexReg = MCOperand::createReg(X86::R14D); break; case SIB_INDEX_R15D: indexReg = MCOperand::createReg(X86::R15D); break;" data-ref="_M/EA_BASES_32BIT">EA_BASES_32BIT</a></td></tr>
<tr><th id="2073">2073</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#169" title="case SIB_INDEX_RAX: indexReg = MCOperand::createReg(X86::RAX); break; case SIB_INDEX_RCX: indexReg = MCOperand::createReg(X86::RCX); break; case SIB_INDEX_RDX: indexReg = MCOperand::createReg(X86::RDX); break; case SIB_INDEX_RBX: indexReg = MCOperand::createReg(X86::RBX); break; case SIB_INDEX_sib64: indexReg = MCOperand::createReg(X86::sib64); break; case SIB_INDEX_RBP: indexReg = MCOperand::createReg(X86::RBP); break; case SIB_INDEX_RSI: indexReg = MCOperand::createReg(X86::RSI); break; case SIB_INDEX_RDI: indexReg = MCOperand::createReg(X86::RDI); break; case SIB_INDEX_R8: indexReg = MCOperand::createReg(X86::R8); break; case SIB_INDEX_R9: indexReg = MCOperand::createReg(X86::R9); break; case SIB_INDEX_R10: indexReg = MCOperand::createReg(X86::R10); break; case SIB_INDEX_R11: indexReg = MCOperand::createReg(X86::R11); break; case SIB_INDEX_R12: indexReg = MCOperand::createReg(X86::R12); break; case SIB_INDEX_R13: indexReg = MCOperand::createReg(X86::R13); break; case SIB_INDEX_R14: indexReg = MCOperand::createReg(X86::R14); break; case SIB_INDEX_R15: indexReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/EA_BASES_64BIT">EA_BASES_64BIT</a></td></tr>
<tr><th id="2074">2074</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#215" title="case SIB_INDEX_XMM0: indexReg = MCOperand::createReg(X86::XMM0); break; case SIB_INDEX_XMM1: indexReg = MCOperand::createReg(X86::XMM1); break; case SIB_INDEX_XMM2: indexReg = MCOperand::createReg(X86::XMM2); break; case SIB_INDEX_XMM3: indexReg = MCOperand::createReg(X86::XMM3); break; case SIB_INDEX_XMM4: indexReg = MCOperand::createReg(X86::XMM4); break; case SIB_INDEX_XMM5: indexReg = MCOperand::createReg(X86::XMM5); break; case SIB_INDEX_XMM6: indexReg = MCOperand::createReg(X86::XMM6); break; case SIB_INDEX_XMM7: indexReg = MCOperand::createReg(X86::XMM7); break; case SIB_INDEX_XMM8: indexReg = MCOperand::createReg(X86::XMM8); break; case SIB_INDEX_XMM9: indexReg = MCOperand::createReg(X86::XMM9); break; case SIB_INDEX_XMM10: indexReg = MCOperand::createReg(X86::XMM10); break; case SIB_INDEX_XMM11: indexReg = MCOperand::createReg(X86::XMM11); break; case SIB_INDEX_XMM12: indexReg = MCOperand::createReg(X86::XMM12); break; case SIB_INDEX_XMM13: indexReg = MCOperand::createReg(X86::XMM13); break; case SIB_INDEX_XMM14: indexReg = MCOperand::createReg(X86::XMM14); break; case SIB_INDEX_XMM15: indexReg = MCOperand::createReg(X86::XMM15); break; case SIB_INDEX_XMM16: indexReg = MCOperand::createReg(X86::XMM16); break; case SIB_INDEX_XMM17: indexReg = MCOperand::createReg(X86::XMM17); break; case SIB_INDEX_XMM18: indexReg = MCOperand::createReg(X86::XMM18); break; case SIB_INDEX_XMM19: indexReg = MCOperand::createReg(X86::XMM19); break; case SIB_INDEX_XMM20: indexReg = MCOperand::createReg(X86::XMM20); break; case SIB_INDEX_XMM21: indexReg = MCOperand::createReg(X86::XMM21); break; case SIB_INDEX_XMM22: indexReg = MCOperand::createReg(X86::XMM22); break; case SIB_INDEX_XMM23: indexReg = MCOperand::createReg(X86::XMM23); break; case SIB_INDEX_XMM24: indexReg = MCOperand::createReg(X86::XMM24); break; case SIB_INDEX_XMM25: indexReg = MCOperand::createReg(X86::XMM25); break; case SIB_INDEX_XMM26: indexReg = MCOperand::createReg(X86::XMM26); break; case SIB_INDEX_XMM27: indexReg = MCOperand::createReg(X86::XMM27); break; case SIB_INDEX_XMM28: indexReg = MCOperand::createReg(X86::XMM28); break; case SIB_INDEX_XMM29: indexReg = MCOperand::createReg(X86::XMM29); break; case SIB_INDEX_XMM30: indexReg = MCOperand::createReg(X86::XMM30); break; case SIB_INDEX_XMM31: indexReg = MCOperand::createReg(X86::XMM31); break;" data-ref="_M/REGS_XMM">REGS_XMM</a></td></tr>
<tr><th id="2075">2075</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#249" title="case SIB_INDEX_YMM0: indexReg = MCOperand::createReg(X86::YMM0); break; case SIB_INDEX_YMM1: indexReg = MCOperand::createReg(X86::YMM1); break; case SIB_INDEX_YMM2: indexReg = MCOperand::createReg(X86::YMM2); break; case SIB_INDEX_YMM3: indexReg = MCOperand::createReg(X86::YMM3); break; case SIB_INDEX_YMM4: indexReg = MCOperand::createReg(X86::YMM4); break; case SIB_INDEX_YMM5: indexReg = MCOperand::createReg(X86::YMM5); break; case SIB_INDEX_YMM6: indexReg = MCOperand::createReg(X86::YMM6); break; case SIB_INDEX_YMM7: indexReg = MCOperand::createReg(X86::YMM7); break; case SIB_INDEX_YMM8: indexReg = MCOperand::createReg(X86::YMM8); break; case SIB_INDEX_YMM9: indexReg = MCOperand::createReg(X86::YMM9); break; case SIB_INDEX_YMM10: indexReg = MCOperand::createReg(X86::YMM10); break; case SIB_INDEX_YMM11: indexReg = MCOperand::createReg(X86::YMM11); break; case SIB_INDEX_YMM12: indexReg = MCOperand::createReg(X86::YMM12); break; case SIB_INDEX_YMM13: indexReg = MCOperand::createReg(X86::YMM13); break; case SIB_INDEX_YMM14: indexReg = MCOperand::createReg(X86::YMM14); break; case SIB_INDEX_YMM15: indexReg = MCOperand::createReg(X86::YMM15); break; case SIB_INDEX_YMM16: indexReg = MCOperand::createReg(X86::YMM16); break; case SIB_INDEX_YMM17: indexReg = MCOperand::createReg(X86::YMM17); break; case SIB_INDEX_YMM18: indexReg = MCOperand::createReg(X86::YMM18); break; case SIB_INDEX_YMM19: indexReg = MCOperand::createReg(X86::YMM19); break; case SIB_INDEX_YMM20: indexReg = MCOperand::createReg(X86::YMM20); break; case SIB_INDEX_YMM21: indexReg = MCOperand::createReg(X86::YMM21); break; case SIB_INDEX_YMM22: indexReg = MCOperand::createReg(X86::YMM22); break; case SIB_INDEX_YMM23: indexReg = MCOperand::createReg(X86::YMM23); break; case SIB_INDEX_YMM24: indexReg = MCOperand::createReg(X86::YMM24); break; case SIB_INDEX_YMM25: indexReg = MCOperand::createReg(X86::YMM25); break; case SIB_INDEX_YMM26: indexReg = MCOperand::createReg(X86::YMM26); break; case SIB_INDEX_YMM27: indexReg = MCOperand::createReg(X86::YMM27); break; case SIB_INDEX_YMM28: indexReg = MCOperand::createReg(X86::YMM28); break; case SIB_INDEX_YMM29: indexReg = MCOperand::createReg(X86::YMM29); break; case SIB_INDEX_YMM30: indexReg = MCOperand::createReg(X86::YMM30); break; case SIB_INDEX_YMM31: indexReg = MCOperand::createReg(X86::YMM31); break;" data-ref="_M/REGS_YMM">REGS_YMM</a></td></tr>
<tr><th id="2076">2076</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#283" title="case SIB_INDEX_ZMM0: indexReg = MCOperand::createReg(X86::ZMM0); break; case SIB_INDEX_ZMM1: indexReg = MCOperand::createReg(X86::ZMM1); break; case SIB_INDEX_ZMM2: indexReg = MCOperand::createReg(X86::ZMM2); break; case SIB_INDEX_ZMM3: indexReg = MCOperand::createReg(X86::ZMM3); break; case SIB_INDEX_ZMM4: indexReg = MCOperand::createReg(X86::ZMM4); break; case SIB_INDEX_ZMM5: indexReg = MCOperand::createReg(X86::ZMM5); break; case SIB_INDEX_ZMM6: indexReg = MCOperand::createReg(X86::ZMM6); break; case SIB_INDEX_ZMM7: indexReg = MCOperand::createReg(X86::ZMM7); break; case SIB_INDEX_ZMM8: indexReg = MCOperand::createReg(X86::ZMM8); break; case SIB_INDEX_ZMM9: indexReg = MCOperand::createReg(X86::ZMM9); break; case SIB_INDEX_ZMM10: indexReg = MCOperand::createReg(X86::ZMM10); break; case SIB_INDEX_ZMM11: indexReg = MCOperand::createReg(X86::ZMM11); break; case SIB_INDEX_ZMM12: indexReg = MCOperand::createReg(X86::ZMM12); break; case SIB_INDEX_ZMM13: indexReg = MCOperand::createReg(X86::ZMM13); break; case SIB_INDEX_ZMM14: indexReg = MCOperand::createReg(X86::ZMM14); break; case SIB_INDEX_ZMM15: indexReg = MCOperand::createReg(X86::ZMM15); break; case SIB_INDEX_ZMM16: indexReg = MCOperand::createReg(X86::ZMM16); break; case SIB_INDEX_ZMM17: indexReg = MCOperand::createReg(X86::ZMM17); break; case SIB_INDEX_ZMM18: indexReg = MCOperand::createReg(X86::ZMM18); break; case SIB_INDEX_ZMM19: indexReg = MCOperand::createReg(X86::ZMM19); break; case SIB_INDEX_ZMM20: indexReg = MCOperand::createReg(X86::ZMM20); break; case SIB_INDEX_ZMM21: indexReg = MCOperand::createReg(X86::ZMM21); break; case SIB_INDEX_ZMM22: indexReg = MCOperand::createReg(X86::ZMM22); break; case SIB_INDEX_ZMM23: indexReg = MCOperand::createReg(X86::ZMM23); break; case SIB_INDEX_ZMM24: indexReg = MCOperand::createReg(X86::ZMM24); break; case SIB_INDEX_ZMM25: indexReg = MCOperand::createReg(X86::ZMM25); break; case SIB_INDEX_ZMM26: indexReg = MCOperand::createReg(X86::ZMM26); break; case SIB_INDEX_ZMM27: indexReg = MCOperand::createReg(X86::ZMM27); break; case SIB_INDEX_ZMM28: indexReg = MCOperand::createReg(X86::ZMM28); break; case SIB_INDEX_ZMM29: indexReg = MCOperand::createReg(X86::ZMM29); break; case SIB_INDEX_ZMM30: indexReg = MCOperand::createReg(X86::ZMM30); break; case SIB_INDEX_ZMM31: indexReg = MCOperand::createReg(X86::ZMM31); break;" data-ref="_M/REGS_ZMM">REGS_ZMM</a></td></tr>
<tr><th id="2077">2077</th><td><u>#undef <a class="macro" href="#2069" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2078">2078</th><td>      }</td></tr>
<tr><th id="2079">2079</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2080">2080</th><td>      <i>// Use EIZ/RIZ for a few ambiguous cases where the SIB byte is present,</i></td></tr>
<tr><th id="2081">2081</th><td><i>      // but no index is used and modrm alone should have been enough.</i></td></tr>
<tr><th id="2082">2082</th><td><i>      // -No base register in 32-bit mode. In 64-bit mode this is used to</i></td></tr>
<tr><th id="2083">2083</th><td><i>      //  avoid rip-relative addressing.</i></td></tr>
<tr><th id="2084">2084</th><td><i>      // -Any base register used other than ESP/RSP/R12D/R12. Using these as a</i></td></tr>
<tr><th id="2085">2085</th><td><i>      //  base always requires a SIB byte.</i></td></tr>
<tr><th id="2086">2086</th><td><i>      // -A scale other than 1 is used.</i></td></tr>
<tr><th id="2087">2087</th><td>      <b>if</b> (!<a class="local col7 ref" href="#157ForceSIB" title='ForceSIB' data-ref="157ForceSIB" data-ref-filename="157ForceSIB">ForceSIB</a> &amp;&amp;</td></tr>
<tr><th id="2088">2088</th><td>          (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibScale">sibScale</a> != <var>1</var> ||</td></tr>
<tr><th id="2089">2089</th><td>           (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</a> &amp;&amp; <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>) ||</td></tr>
<tr><th id="2090">2090</th><td>           (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::SIB_BASE_NONE" title='llvm::X86Disassembler::SIB_BASE_NONE' data-ref="llvm::X86Disassembler::SIB_BASE_NONE" data-ref-filename="llvm..X86Disassembler..SIB_BASE_NONE">SIB_BASE_NONE</a> &amp;&amp;</td></tr>
<tr><th id="2091">2091</th><td>            <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_ESP' data-ref="llvm::X86Disassembler::SIB_BASE_ESP" data-ref-filename="llvm..X86Disassembler..SIB_BASE_ESP">SIB_BASE_ESP</a> &amp;&amp; <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_RSP' data-ref="llvm::X86Disassembler::SIB_BASE_RSP" data-ref-filename="llvm..X86Disassembler..SIB_BASE_RSP">SIB_BASE_RSP</a> &amp;&amp;</td></tr>
<tr><th id="2092">2092</th><td>            <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_R12D' data-ref="llvm::X86Disassembler::SIB_BASE_R12D" data-ref-filename="llvm..X86Disassembler..SIB_BASE_R12D">SIB_BASE_R12D</a> &amp;&amp; <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibBase" title='llvm::X86Disassembler::InternalInstruction::sibBase' data-ref="llvm::X86Disassembler::InternalInstruction::sibBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibBase">sibBase</a> != <a class="enum" href="X86DisassemblerDecoder.h.html#455" title='llvm::X86Disassembler::SIB_BASE_R12' data-ref="llvm::X86Disassembler::SIB_BASE_R12" data-ref-filename="llvm..X86Disassembler..SIB_BASE_R12">SIB_BASE_R12</a>))) {</td></tr>
<tr><th id="2093">2093</th><td>        <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> == <var>4</var> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EIZ" title='llvm::X86::EIZ' data-ref="llvm::X86::EIZ" data-ref-filename="llvm..X86..EIZ">EIZ</a> :</td></tr>
<tr><th id="2094">2094</th><td>                                                                <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIZ" title='llvm::X86::RIZ' data-ref="llvm::X86::RIZ" data-ref-filename="llvm..X86..RIZ">RIZ</a>);</td></tr>
<tr><th id="2095">2095</th><td>      } <b>else</b></td></tr>
<tr><th id="2096">2096</th><td>        <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="2097">2097</th><td>    }</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>    <a class="local col9 ref" href="#159scaleAmount" title='scaleAmount' data-ref="159scaleAmount" data-ref-filename="159scaleAmount">scaleAmount</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::sibScale" title='llvm::X86Disassembler::InternalInstruction::sibScale' data-ref="llvm::X86Disassembler::InternalInstruction::sibScale" data-ref-filename="llvm..X86Disassembler..InternalInstruction..sibScale">sibScale</a>);</td></tr>
<tr><th id="2100">2100</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2101">2101</th><td>    <b>switch</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a>) {</td></tr>
<tr><th id="2102">2102</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_BASE_NONE" title='llvm::X86Disassembler::EA_BASE_NONE' data-ref="llvm::X86Disassembler::EA_BASE_NONE" data-ref-filename="llvm..X86Disassembler..EA_BASE_NONE">EA_BASE_NONE</a>:</td></tr>
<tr><th id="2103">2103</th><td>      <b>if</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaDisplacement" title='llvm::X86Disassembler::InternalInstruction::eaDisplacement' data-ref="llvm::X86Disassembler::InternalInstruction::eaDisplacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaDisplacement">eaDisplacement</a> == <a class="enum" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::EA_DISP_NONE" title='llvm::X86Disassembler::EA_DISP_NONE' data-ref="llvm::X86Disassembler::EA_DISP_NONE" data-ref-filename="llvm..X86Disassembler..EA_DISP_NONE">EA_DISP_NONE</a>) {</td></tr>
<tr><th id="2104">2104</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"EA_BASE_NONE and EA_DISP_NONE for ModR/M base"</q>);</td></tr>
<tr><th id="2105">2105</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2106">2106</th><td>      }</td></tr>
<tr><th id="2107">2107</th><td>      <b>if</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::mode" title='llvm::X86Disassembler::InternalInstruction::mode' data-ref="llvm::X86Disassembler::InternalInstruction::mode" data-ref-filename="llvm..X86Disassembler..InternalInstruction..mode">mode</a> == <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::MODE_64BIT" title='llvm::X86Disassembler::MODE_64BIT' data-ref="llvm::X86Disassembler::MODE_64BIT" data-ref-filename="llvm..X86Disassembler..MODE_64BIT">MODE_64BIT</a>){</td></tr>
<tr><th id="2108">2108</th><td>        <a class="local col3 ref" href="#163pcrel" title='pcrel' data-ref="163pcrel" data-ref-filename="163pcrel">pcrel</a> = <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a> +</td></tr>
<tr><th id="2109">2109</th><td>                <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementOffset">displacementOffset</a> + <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a>;</td></tr>
<tr><th id="2110">2110</th><td>        <a class="tu ref fn" href="#_ZL31tryAddingPcLoadReferenceCommentmmPKv" title='tryAddingPcLoadReferenceComment' data-use='c' data-ref="_ZL31tryAddingPcLoadReferenceCommentmmPKv" data-ref-filename="_ZL31tryAddingPcLoadReferenceCommentmmPKv">tryAddingPcLoadReferenceComment</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a> +</td></tr>
<tr><th id="2111">2111</th><td>                                        <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementOffset">displacementOffset</a>,</td></tr>
<tr><th id="2112">2112</th><td>                                        <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> + <a class="local col3 ref" href="#163pcrel" title='pcrel' data-ref="163pcrel" data-ref-filename="163pcrel">pcrel</a>, <a class="local col6 ref" href="#156Dis" title='Dis' data-ref="156Dis" data-ref-filename="156Dis">Dis</a>);</td></tr>
<tr><th id="2113">2113</th><td>        <i>// Section 2.2.1.6</i></td></tr>
<tr><th id="2114">2114</th><td>        <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::addressSize" title='llvm::X86Disassembler::InternalInstruction::addressSize' data-ref="llvm::X86Disassembler::InternalInstruction::addressSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..addressSize">addressSize</a> == <var>4</var> ? <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EIP" title='llvm::X86::EIP' data-ref="llvm::X86::EIP" data-ref-filename="llvm..X86..EIP">EIP</a> :</td></tr>
<tr><th id="2115">2115</th><td>                                                               <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>);</td></tr>
<tr><th id="2116">2116</th><td>      }</td></tr>
<tr><th id="2117">2117</th><td>      <b>else</b></td></tr>
<tr><th id="2118">2118</th><td>        <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="2121">2121</th><td>      <b>break</b>;</td></tr>
<tr><th id="2122">2122</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_BX_SI' data-ref="llvm::X86Disassembler::EA_BASE_BX_SI" data-ref-filename="llvm..X86Disassembler..EA_BASE_BX_SI">EA_BASE_BX_SI</a>:</td></tr>
<tr><th id="2123">2123</th><td>      <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BX" title='llvm::X86::BX' data-ref="llvm::X86::BX" data-ref-filename="llvm..X86..BX">BX</a>);</td></tr>
<tr><th id="2124">2124</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SI" title='llvm::X86::SI' data-ref="llvm::X86::SI" data-ref-filename="llvm..X86..SI">SI</a>);</td></tr>
<tr><th id="2125">2125</th><td>      <b>break</b>;</td></tr>
<tr><th id="2126">2126</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_BX_DI' data-ref="llvm::X86Disassembler::EA_BASE_BX_DI" data-ref-filename="llvm..X86Disassembler..EA_BASE_BX_DI">EA_BASE_BX_DI</a>:</td></tr>
<tr><th id="2127">2127</th><td>      <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BX" title='llvm::X86::BX' data-ref="llvm::X86::BX" data-ref-filename="llvm..X86..BX">BX</a>);</td></tr>
<tr><th id="2128">2128</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DI" title='llvm::X86::DI' data-ref="llvm::X86::DI" data-ref-filename="llvm..X86..DI">DI</a>);</td></tr>
<tr><th id="2129">2129</th><td>      <b>break</b>;</td></tr>
<tr><th id="2130">2130</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_BP_SI' data-ref="llvm::X86Disassembler::EA_BASE_BP_SI" data-ref-filename="llvm..X86Disassembler..EA_BASE_BP_SI">EA_BASE_BP_SI</a>:</td></tr>
<tr><th id="2131">2131</th><td>      <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BP" title='llvm::X86::BP' data-ref="llvm::X86::BP" data-ref-filename="llvm..X86..BP">BP</a>);</td></tr>
<tr><th id="2132">2132</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::SI" title='llvm::X86::SI' data-ref="llvm::X86::SI" data-ref-filename="llvm..X86..SI">SI</a>);</td></tr>
<tr><th id="2133">2133</th><td>      <b>break</b>;</td></tr>
<tr><th id="2134">2134</th><td>    <b>case</b> <a class="enum" href="X86DisassemblerDecoder.h.html#428" title='llvm::X86Disassembler::EA_BASE_BP_DI' data-ref="llvm::X86Disassembler::EA_BASE_BP_DI" data-ref-filename="llvm..X86Disassembler..EA_BASE_BP_DI">EA_BASE_BP_DI</a>:</td></tr>
<tr><th id="2135">2135</th><td>      <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BP" title='llvm::X86::BP' data-ref="llvm::X86::BP" data-ref-filename="llvm..X86..BP">BP</a>);</td></tr>
<tr><th id="2136">2136</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DI" title='llvm::X86::DI' data-ref="llvm::X86::DI" data-ref-filename="llvm..X86..DI">DI</a>);</td></tr>
<tr><th id="2137">2137</th><td>      <b>break</b>;</td></tr>
<tr><th id="2138">2138</th><td>    <b>default</b>:</td></tr>
<tr><th id="2139">2139</th><td>      <a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="2140">2140</th><td>      <b>switch</b> (<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::eaBase" title='llvm::X86Disassembler::InternalInstruction::eaBase' data-ref="llvm::X86Disassembler::InternalInstruction::eaBase" data-ref-filename="llvm..X86Disassembler..InternalInstruction..eaBase">eaBase</a>) {</td></tr>
<tr><th id="2141">2141</th><td>      <b>default</b>:</td></tr>
<tr><th id="2142">2142</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected eaBase"</q>);</td></tr>
<tr><th id="2143">2143</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2144">2144</th><td>        <i>// Here, we will use the fill-ins defined above.  However,</i></td></tr>
<tr><th id="2145">2145</th><td><i>        //   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</i></td></tr>
<tr><th id="2146">2146</th><td><i>        //   sib and sib64 were handled in the top-level if, so they're only</i></td></tr>
<tr><th id="2147">2147</th><td><i>        //   placeholders to keep the compiler happy.</i></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x)                                        \</u></td></tr>
<tr><th id="2149">2149</th><td><u>      case EA_BASE_##x:                                 \</u></td></tr>
<tr><th id="2150">2150</th><td><u>        <a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(X86::x); break;</u></td></tr>
<tr><th id="2151">2151</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#394" title="case EA_BASE_BX_SI: baseReg = MCOperand::createReg(X86::BX_SI); break; case EA_BASE_BX_DI: baseReg = MCOperand::createReg(X86::BX_DI); break; case EA_BASE_BP_SI: baseReg = MCOperand::createReg(X86::BP_SI); break; case EA_BASE_BP_DI: baseReg = MCOperand::createReg(X86::BP_DI); break; case EA_BASE_SI: baseReg = MCOperand::createReg(X86::SI); break; case EA_BASE_DI: baseReg = MCOperand::createReg(X86::DI); break; case EA_BASE_BP: baseReg = MCOperand::createReg(X86::BP); break; case EA_BASE_BX: baseReg = MCOperand::createReg(X86::BX); break; case EA_BASE_R8W: baseReg = MCOperand::createReg(X86::R8W); break; case EA_BASE_R9W: baseReg = MCOperand::createReg(X86::R9W); break; case EA_BASE_R10W: baseReg = MCOperand::createReg(X86::R10W); break; case EA_BASE_R11W: baseReg = MCOperand::createReg(X86::R11W); break; case EA_BASE_R12W: baseReg = MCOperand::createReg(X86::R12W); break; case EA_BASE_R13W: baseReg = MCOperand::createReg(X86::R13W); break; case EA_BASE_R14W: baseReg = MCOperand::createReg(X86::R14W); break; case EA_BASE_R15W: baseReg = MCOperand::createReg(X86::R15W); break; case EA_BASE_EAX: baseReg = MCOperand::createReg(X86::EAX); break; case EA_BASE_ECX: baseReg = MCOperand::createReg(X86::ECX); break; case EA_BASE_EDX: baseReg = MCOperand::createReg(X86::EDX); break; case EA_BASE_EBX: baseReg = MCOperand::createReg(X86::EBX); break; case EA_BASE_sib: baseReg = MCOperand::createReg(X86::sib); break; case EA_BASE_EBP: baseReg = MCOperand::createReg(X86::EBP); break; case EA_BASE_ESI: baseReg = MCOperand::createReg(X86::ESI); break; case EA_BASE_EDI: baseReg = MCOperand::createReg(X86::EDI); break; case EA_BASE_R8D: baseReg = MCOperand::createReg(X86::R8D); break; case EA_BASE_R9D: baseReg = MCOperand::createReg(X86::R9D); break; case EA_BASE_R10D: baseReg = MCOperand::createReg(X86::R10D); break; case EA_BASE_R11D: baseReg = MCOperand::createReg(X86::R11D); break; case EA_BASE_R12D: baseReg = MCOperand::createReg(X86::R12D); break; case EA_BASE_R13D: baseReg = MCOperand::createReg(X86::R13D); break; case EA_BASE_R14D: baseReg = MCOperand::createReg(X86::R14D); break; case EA_BASE_R15D: baseReg = MCOperand::createReg(X86::R15D); break; case EA_BASE_RAX: baseReg = MCOperand::createReg(X86::RAX); break; case EA_BASE_RCX: baseReg = MCOperand::createReg(X86::RCX); break; case EA_BASE_RDX: baseReg = MCOperand::createReg(X86::RDX); break; case EA_BASE_RBX: baseReg = MCOperand::createReg(X86::RBX); break; case EA_BASE_sib64: baseReg = MCOperand::createReg(X86::sib64); break; case EA_BASE_RBP: baseReg = MCOperand::createReg(X86::RBP); break; case EA_BASE_RSI: baseReg = MCOperand::createReg(X86::RSI); break; case EA_BASE_RDI: baseReg = MCOperand::createReg(X86::RDI); break; case EA_BASE_R8: baseReg = MCOperand::createReg(X86::R8); break; case EA_BASE_R9: baseReg = MCOperand::createReg(X86::R9); break; case EA_BASE_R10: baseReg = MCOperand::createReg(X86::R10); break; case EA_BASE_R11: baseReg = MCOperand::createReg(X86::R11); break; case EA_BASE_R12: baseReg = MCOperand::createReg(X86::R12); break; case EA_BASE_R13: baseReg = MCOperand::createReg(X86::R13); break; case EA_BASE_R14: baseReg = MCOperand::createReg(X86::R14); break; case EA_BASE_R15: baseReg = MCOperand::createReg(X86::R15); break;" data-ref="_M/ALL_EA_BASES">ALL_EA_BASES</a></td></tr>
<tr><th id="2152">2152</th><td><u>#undef <a class="macro" href="#2148" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/ENTRY" data-ref="_M/ENTRY">ENTRY</dfn>(x) case EA_REG_##x:</u></td></tr>
<tr><th id="2154">2154</th><td>      <a class="macro" href="X86DisassemblerDecoder.h.html#403" title="case EA_REG_AL: case EA_REG_CL: case EA_REG_DL: case EA_REG_BL: case EA_REG_AH: case EA_REG_CH: case EA_REG_DH: case EA_REG_BH: case EA_REG_R8B: case EA_REG_R9B: case EA_REG_R10B: case EA_REG_R11B: case EA_REG_R12B: case EA_REG_R13B: case EA_REG_R14B: case EA_REG_R15B: case EA_REG_SPL: case EA_REG_BPL: case EA_REG_SIL: case EA_REG_DIL: case EA_REG_AX: case EA_REG_CX: case EA_REG_DX: case EA_REG_BX: case EA_REG_SP: case EA_REG_BP: case EA_REG_SI: case EA_REG_DI: case EA_REG_R8W: case EA_REG_R9W: case EA_REG_R10W: case EA_REG_R11W: case EA_REG_R12W: case EA_REG_R13W: case EA_REG_R14W: case EA_REG_R15W: case EA_REG_EAX: case EA_REG_ECX: case EA_REG_EDX: case EA_REG_EBX: case EA_REG_ESP: case EA_REG_EBP: case EA_REG_ESI: case EA_REG_EDI: case EA_REG_R8D: case EA_REG_R9D: case EA_REG_R10D: case EA_REG_R11D: case EA_REG_R12D: case EA_REG_R13D: case EA_REG_R14D: case EA_REG_R15D: case EA_REG_RAX: case EA_REG_RCX: case EA_REG_RDX: case EA_REG_RBX: case EA_REG_RSP: case EA_REG_RBP: case EA_REG_RSI: case EA_REG_RDI: case EA_REG_R8: case EA_REG_R9: case EA_REG_R10: case EA_REG_R11: case EA_REG_R12: case EA_REG_R13: case EA_REG_R14: case EA_REG_R15: case EA_REG_MM0: case EA_REG_MM1: case EA_REG_MM2: case EA_REG_MM3: case EA_REG_MM4: case EA_REG_MM5: case EA_REG_MM6: case EA_REG_MM7: case EA_REG_XMM0: case EA_REG_XMM1: case EA_REG_XMM2: case EA_REG_XMM3: case EA_REG_XMM4: case EA_REG_XMM5: case EA_REG_XMM6: case EA_REG_XMM7: case EA_REG_XMM8: case EA_REG_XMM9: case EA_REG_XMM10: case EA_REG_XMM11: case EA_REG_XMM12: case EA_REG_XMM13: case EA_REG_XMM14: case EA_REG_XMM15: case EA_REG_XMM16: case EA_REG_XMM17: case EA_REG_XMM18: case EA_REG_XMM19: case EA_REG_XMM20: case EA_REG_XMM21: case EA_REG_XMM22: case EA_REG_XMM23: case EA_REG_XMM24: case EA_REG_XMM25: case EA_REG_XMM26: case EA_REG_XMM27: case EA_REG_XMM28: case EA_REG_XMM29: case EA_REG_XMM30: case EA_REG_XMM31: case EA_REG_YMM0: case EA_REG_YMM1: case EA_REG_YMM2: case EA_REG_YMM3: case EA_REG_YMM4: case EA_REG_YMM5: case EA_REG_YMM6: case EA_REG_YMM7: case EA_REG_YMM8: case EA_REG_YMM9: case EA_REG_YMM10: case EA_REG_YMM11: case EA_REG_YMM12: case EA_REG_YMM13: case EA_REG_YMM14: case EA_REG_YMM15: case EA_REG_YMM16: case EA_REG_YMM17: case EA_REG_YMM18: case EA_REG_YMM19: case EA_REG_YMM20: case EA_REG_YMM21: case EA_REG_YMM22: case EA_REG_YMM23: case EA_REG_YMM24: case EA_REG_YMM25: case EA_REG_YMM26: case EA_REG_YMM27: case EA_REG_YMM28: case EA_REG_YMM29: case EA_REG_YMM30: case EA_REG_YMM31: case EA_REG_ZMM0: case EA_REG_ZMM1: case EA_REG_ZMM2: case EA_REG_ZMM3: case EA_REG_ZMM4: case EA_REG_ZMM5: case EA_REG_ZMM6: case EA_REG_ZMM7: case EA_REG_ZMM8: case EA_REG_ZMM9: case EA_REG_ZMM10: case EA_REG_ZMM11: case EA_REG_ZMM12: case EA_REG_ZMM13: case EA_REG_ZMM14: case EA_REG_ZMM15: case EA_REG_ZMM16: case EA_REG_ZMM17: case EA_REG_ZMM18: case EA_REG_ZMM19: case EA_REG_ZMM20: case EA_REG_ZMM21: case EA_REG_ZMM22: case EA_REG_ZMM23: case EA_REG_ZMM24: case EA_REG_ZMM25: case EA_REG_ZMM26: case EA_REG_ZMM27: case EA_REG_ZMM28: case EA_REG_ZMM29: case EA_REG_ZMM30: case EA_REG_ZMM31: case EA_REG_K0: case EA_REG_K1: case EA_REG_K2: case EA_REG_K3: case EA_REG_K4: case EA_REG_K5: case EA_REG_K6: case EA_REG_K7: case EA_REG_K0_K1: case EA_REG_K2_K3: case EA_REG_K4_K5: case EA_REG_K6_K7: case EA_REG_ES: case EA_REG_CS: case EA_REG_SS: case EA_REG_DS: case EA_REG_FS: case EA_REG_GS: case EA_REG_DR0: case EA_REG_DR1: case EA_REG_DR2: case EA_REG_DR3: case EA_REG_DR4: case EA_REG_DR5: case EA_REG_DR6: case EA_REG_DR7: case EA_REG_DR8: case EA_REG_DR9: case EA_REG_DR10: case EA_REG_DR11: case EA_REG_DR12: case EA_REG_DR13: case EA_REG_DR14: case EA_REG_DR15: case EA_REG_CR0: case EA_REG_CR1: case EA_REG_CR2: case EA_REG_CR3: case EA_REG_CR4: case EA_REG_CR5: case EA_REG_CR6: case EA_REG_CR7: case EA_REG_CR8: case EA_REG_CR9: case EA_REG_CR10: case EA_REG_CR11: case EA_REG_CR12: case EA_REG_CR13: case EA_REG_CR14: case EA_REG_CR15: case EA_REG_BND0: case EA_REG_BND1: case EA_REG_BND2: case EA_REG_BND3: case EA_REG_TMM0: case EA_REG_TMM1: case EA_REG_TMM2: case EA_REG_TMM3: case EA_REG_TMM4: case EA_REG_TMM5: case EA_REG_TMM6: case EA_REG_TMM7: case EA_REG_RIP:" data-ref="_M/ALL_REGS">ALL_REGS</a></td></tr>
<tr><th id="2155">2155</th><td><u>#undef <a class="macro" href="#2153" data-ref="_M/ENTRY">ENTRY</a></u></td></tr>
<tr><th id="2156">2156</th><td>        <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"A R/M memory operand may not be a register; "</q></td></tr>
<tr><th id="2157">2157</th><td>              <q>"the base field must be a base."</q>);</td></tr>
<tr><th id="2158">2158</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2159">2159</th><td>      }</td></tr>
<tr><th id="2160">2160</th><td>    }</td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col9 ref" href="#159scaleAmount" title='scaleAmount' data-ref="159scaleAmount" data-ref-filename="159scaleAmount">scaleAmount</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>1</var>);</td></tr>
<tr><th id="2163">2163</th><td>  }</td></tr>
<tr><th id="2164">2164</th><td></td></tr>
<tr><th id="2165">2165</th><td>  <a class="local col1 ref" href="#161displacement" title='displacement' data-ref="161displacement" data-ref-filename="161displacement">displacement</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a>);</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>  <a class="local col2 ref" href="#162segmentReg" title='segmentReg' data-ref="162segmentReg" data-ref-filename="162segmentReg">segmentReg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_" data-ref-filename="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="tu ref" href="#segmentRegnums" title='segmentRegnums' data-use='r' data-ref="segmentRegnums" data-ref-filename="segmentRegnums">segmentRegnums</a>[<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::segmentOverride" title='llvm::X86Disassembler::InternalInstruction::segmentOverride' data-ref="llvm::X86Disassembler::InternalInstruction::segmentOverride" data-ref-filename="llvm..X86Disassembler..InternalInstruction..segmentOverride">segmentOverride</a>]);</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>  <a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#158baseReg" title='baseReg' data-ref="158baseReg" data-ref-filename="158baseReg">baseReg</a>);</td></tr>
<tr><th id="2170">2170</th><td>  <a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#159scaleAmount" title='scaleAmount' data-ref="159scaleAmount" data-ref-filename="159scaleAmount">scaleAmount</a>);</td></tr>
<tr><th id="2171">2171</th><td>  <a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#160indexReg" title='indexReg' data-ref="160indexReg" data-ref-filename="160indexReg">indexReg</a>);</td></tr>
<tr><th id="2172">2172</th><td>  <b>if</b>(!<a class="tu ref fn" href="#_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" title='tryAddingSymbolicOperand' data-use='c' data-ref="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE" data-ref-filename="_ZL24tryAddingSymbolicOperandlbmmmRN4llvm6MCInstEPKNS_14MCDisassemblerE">tryAddingSymbolicOperand</a>(<a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacement" title='llvm::X86Disassembler::InternalInstruction::displacement' data-ref="llvm::X86Disassembler::InternalInstruction::displacement" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacement">displacement</a> + <a class="local col3 ref" href="#163pcrel" title='pcrel' data-ref="163pcrel" data-ref-filename="163pcrel">pcrel</a>, <b>false</b>,</td></tr>
<tr><th id="2173">2173</th><td>                               <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::startLocation" title='llvm::X86Disassembler::InternalInstruction::startLocation' data-ref="llvm::X86Disassembler::InternalInstruction::startLocation" data-ref-filename="llvm..X86Disassembler..InternalInstruction..startLocation">startLocation</a>, <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementOffset" title='llvm::X86Disassembler::InternalInstruction::displacementOffset' data-ref="llvm::X86Disassembler::InternalInstruction::displacementOffset" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementOffset">displacementOffset</a>,</td></tr>
<tr><th id="2174">2174</th><td>                               <a class="local col5 ref" href="#155insn" title='insn' data-ref="155insn" data-ref-filename="155insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::displacementSize" title='llvm::X86Disassembler::InternalInstruction::displacementSize' data-ref="llvm::X86Disassembler::InternalInstruction::displacementSize" data-ref-filename="llvm..X86Disassembler..InternalInstruction..displacementSize">displacementSize</a>, <span class='refarg'><a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a></span>, <a class="local col6 ref" href="#156Dis" title='Dis' data-ref="156Dis" data-ref-filename="156Dis">Dis</a>))</td></tr>
<tr><th id="2175">2175</th><td>    <a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col1 ref" href="#161displacement" title='displacement' data-ref="161displacement" data-ref-filename="161displacement">displacement</a>);</td></tr>
<tr><th id="2176">2176</th><td>  <a class="local col4 ref" href="#154mcInst" title='mcInst' data-ref="154mcInst" data-ref-filename="154mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#162segmentReg" title='segmentReg' data-ref="162segmentReg" data-ref-filename="162segmentReg">segmentReg</a>);</td></tr>
<tr><th id="2177">2177</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2178">2178</th><td>}</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</i></td></tr>
<tr><th id="2181">2181</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///   byte of an instruction to LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="2182">2182</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="2183">2183</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="2184">2184</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="2185">2185</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The instruction to extract Mod, R/M, and SIB fields</i></td></tr>
<tr><th id="2186">2186</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///                       from.</i></td></tr>
<tr><th id="2187">2187</th><td><i class="doc" data-doc="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - 0 on success; nonzero otherwise</i></td></tr>
<tr><th id="2188">2188</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRM' data-type='bool translateRM(llvm::MCInst &amp; mcInst, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateRM</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="164mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="164mcInst" data-ref-filename="164mcInst">mcInst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier" data-ref-filename="llvm..X86Disassembler..OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col5 decl" id="165operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="165operand" data-ref-filename="165operand">operand</dfn>,</td></tr>
<tr><th id="2189">2189</th><td>                        <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col6 decl" id="166insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="166insn" data-ref-filename="166insn">insn</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col7 decl" id="167Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="167Dis" data-ref-filename="167Dis">Dis</dfn>) {</td></tr>
<tr><th id="2190">2190</th><td>  <b>switch</b> (<a class="local col5 ref" href="#165operand" title='operand' data-ref="165operand" data-ref-filename="165operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a>) {</td></tr>
<tr><th id="2191">2191</th><td>  <b>default</b>:</td></tr>
<tr><th id="2192">2192</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unexpected type for a R/M operand"</q>);</td></tr>
<tr><th id="2193">2193</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2194">2194</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R8' data-ref="llvm::X86Disassembler::TYPE_R8" data-ref-filename="llvm..X86Disassembler..TYPE_R8">TYPE_R8</a>:</td></tr>
<tr><th id="2195">2195</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R16' data-ref="llvm::X86Disassembler::TYPE_R16" data-ref-filename="llvm..X86Disassembler..TYPE_R16">TYPE_R16</a>:</td></tr>
<tr><th id="2196">2196</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R32' data-ref="llvm::X86Disassembler::TYPE_R32" data-ref-filename="llvm..X86Disassembler..TYPE_R32">TYPE_R32</a>:</td></tr>
<tr><th id="2197">2197</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_R64' data-ref="llvm::X86Disassembler::TYPE_R64" data-ref-filename="llvm..X86Disassembler..TYPE_R64">TYPE_R64</a>:</td></tr>
<tr><th id="2198">2198</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_Rv' data-ref="llvm::X86Disassembler::TYPE_Rv" data-ref-filename="llvm..X86Disassembler..TYPE_Rv">TYPE_Rv</a>:</td></tr>
<tr><th id="2199">2199</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MM64' data-ref="llvm::X86Disassembler::TYPE_MM64" data-ref-filename="llvm..X86Disassembler..TYPE_MM64">TYPE_MM64</a>:</td></tr>
<tr><th id="2200">2200</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_XMM' data-ref="llvm::X86Disassembler::TYPE_XMM" data-ref-filename="llvm..X86Disassembler..TYPE_XMM">TYPE_XMM</a>:</td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_YMM' data-ref="llvm::X86Disassembler::TYPE_YMM" data-ref-filename="llvm..X86Disassembler..TYPE_YMM">TYPE_YMM</a>:</td></tr>
<tr><th id="2202">2202</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_ZMM' data-ref="llvm::X86Disassembler::TYPE_ZMM" data-ref-filename="llvm..X86Disassembler..TYPE_ZMM">TYPE_ZMM</a>:</td></tr>
<tr><th id="2203">2203</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_TMM' data-ref="llvm::X86Disassembler::TYPE_TMM" data-ref-filename="llvm..X86Disassembler..TYPE_TMM">TYPE_TMM</a>:</td></tr>
<tr><th id="2204">2204</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::TYPE_VK_PAIR" data-ref-filename="llvm..X86Disassembler..TYPE_VK_PAIR">TYPE_VK_PAIR</a>:</td></tr>
<tr><th id="2205">2205</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_VK' data-ref="llvm::X86Disassembler::TYPE_VK" data-ref-filename="llvm..X86Disassembler..TYPE_VK">TYPE_VK</a>:</td></tr>
<tr><th id="2206">2206</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::TYPE_DEBUGREG" data-ref-filename="llvm..X86Disassembler..TYPE_DEBUGREG">TYPE_DEBUGREG</a>:</td></tr>
<tr><th id="2207">2207</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::TYPE_CONTROLREG" data-ref-filename="llvm..X86Disassembler..TYPE_CONTROLREG">TYPE_CONTROLREG</a>:</td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_BNDR' data-ref="llvm::X86Disassembler::TYPE_BNDR" data-ref-filename="llvm..X86Disassembler..TYPE_BNDR">TYPE_BNDR</a>:</td></tr>
<tr><th id="2209">2209</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateRMRegister' data-use='c' data-ref="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateRMRegister</a>(<span class='refarg'><a class="local col4 ref" href="#164mcInst" title='mcInst' data-ref="164mcInst" data-ref-filename="164mcInst">mcInst</a></span>, <span class='refarg'><a class="local col6 ref" href="#166insn" title='insn' data-ref="166insn" data-ref-filename="166insn">insn</a></span>);</td></tr>
<tr><th id="2210">2210</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_M' data-ref="llvm::X86Disassembler::TYPE_M" data-ref-filename="llvm..X86Disassembler..TYPE_M">TYPE_M</a>:</td></tr>
<tr><th id="2211">2211</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::TYPE_MVSIBX" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBX">TYPE_MVSIBX</a>:</td></tr>
<tr><th id="2212">2212</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::TYPE_MVSIBY" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBY">TYPE_MVSIBY</a>:</td></tr>
<tr><th id="2213">2213</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::TYPE_MVSIBZ" data-ref-filename="llvm..X86Disassembler..TYPE_MVSIBZ">TYPE_MVSIBZ</a>:</td></tr>
<tr><th id="2214">2214</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" title='translateRMMemory' data-use='c' data-ref="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" data-ref-filename="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">translateRMMemory</a>(<span class='refarg'><a class="local col4 ref" href="#164mcInst" title='mcInst' data-ref="164mcInst" data-ref-filename="164mcInst">mcInst</a></span>, <span class='refarg'><a class="local col6 ref" href="#166insn" title='insn' data-ref="166insn" data-ref-filename="166insn">insn</a></span>, <a class="local col7 ref" href="#167Dis" title='Dis' data-ref="167Dis" data-ref-filename="167Dis">Dis</a>);</td></tr>
<tr><th id="2215">2215</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_MSIB' data-ref="llvm::X86Disassembler::TYPE_MSIB" data-ref-filename="llvm..X86Disassembler..TYPE_MSIB">TYPE_MSIB</a>:</td></tr>
<tr><th id="2216">2216</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" title='translateRMMemory' data-use='c' data-ref="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb" data-ref-filename="_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerEb">translateRMMemory</a>(<span class='refarg'><a class="local col4 ref" href="#164mcInst" title='mcInst' data-ref="164mcInst" data-ref-filename="164mcInst">mcInst</a></span>, <span class='refarg'><a class="local col6 ref" href="#166insn" title='insn' data-ref="166insn" data-ref-filename="166insn">insn</a></span>, <a class="local col7 ref" href="#167Dis" title='Dis' data-ref="167Dis" data-ref-filename="167Dis">Dis</a>, <b>true</b>);</td></tr>
<tr><th id="2217">2217</th><td>  }</td></tr>
<tr><th id="2218">2218</th><td>}</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// translateFPRegister - Translates a stack position on the FPU stack to its</i></td></tr>
<tr><th id="2221">2221</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">///   LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="2222">2222</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">///</i></td></tr>
<tr><th id="2223">2223</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="2224">2224</th><td><i class="doc" data-doc="_ZL19translateFPRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">stackPos</span>     - The stack position to translate.</i></td></tr>
<tr><th id="2225">2225</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL19translateFPRegisterRN4llvm6MCInstEh" title='translateFPRegister' data-type='void translateFPRegister(llvm::MCInst &amp; mcInst, uint8_t stackPos)' data-ref="_ZL19translateFPRegisterRN4llvm6MCInstEh" data-ref-filename="_ZL19translateFPRegisterRN4llvm6MCInstEh">translateFPRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="168mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="168mcInst" data-ref-filename="168mcInst">mcInst</dfn>,</td></tr>
<tr><th id="2226">2226</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="169stackPos" title='stackPos' data-type='uint8_t' data-ref="169stackPos" data-ref-filename="169stackPos">stackPos</dfn>) {</td></tr>
<tr><th id="2227">2227</th><td>  <a class="local col8 ref" href="#168mcInst" title='mcInst' data-ref="168mcInst" data-ref-filename="168mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::ST0" title='llvm::X86::ST0' data-ref="llvm::X86::ST0" data-ref-filename="llvm..X86..ST0">ST0</a> + <a class="local col9 ref" href="#169stackPos" title='stackPos' data-ref="169stackPos" data-ref-filename="169stackPos">stackPos</a>));</td></tr>
<tr><th id="2228">2228</th><td>}</td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// translateMaskRegister - Translates a 3-bit mask register number to</i></td></tr>
<tr><th id="2231">2231</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">///   LLVM form, and appends it to an MCInst.</i></td></tr>
<tr><th id="2232">2232</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">///</i></td></tr>
<tr><th id="2233">2233</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="2234">2234</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@param</span> <span class="arg">maskRegNum</span>   - Number of mask register from 0 to 7.</i></td></tr>
<tr><th id="2235">2235</th><td><i class="doc" data-doc="_ZL21translateMaskRegisterRN4llvm6MCInstEh">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="2236">2236</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21translateMaskRegisterRN4llvm6MCInstEh" title='translateMaskRegister' data-type='bool translateMaskRegister(llvm::MCInst &amp; mcInst, uint8_t maskRegNum)' data-ref="_ZL21translateMaskRegisterRN4llvm6MCInstEh" data-ref-filename="_ZL21translateMaskRegisterRN4llvm6MCInstEh">translateMaskRegister</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="170mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="170mcInst" data-ref-filename="170mcInst">mcInst</dfn>,</td></tr>
<tr><th id="2237">2237</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="171maskRegNum" title='maskRegNum' data-type='uint8_t' data-ref="171maskRegNum" data-ref-filename="171maskRegNum">maskRegNum</dfn>) {</td></tr>
<tr><th id="2238">2238</th><td>  <b>if</b> (<a class="local col1 ref" href="#171maskRegNum" title='maskRegNum' data-ref="171maskRegNum" data-ref-filename="171maskRegNum">maskRegNum</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="2239">2239</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Invalid mask register number"</q>);</td></tr>
<tr><th id="2240">2240</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2241">2241</th><td>  }</td></tr>
<tr><th id="2242">2242</th><td></td></tr>
<tr><th id="2243">2243</th><td>  <a class="local col0 ref" href="#170mcInst" title='mcInst' data-ref="170mcInst" data-ref-filename="170mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a> + <a class="local col1 ref" href="#171maskRegNum" title='maskRegNum' data-ref="171maskRegNum" data-ref-filename="171maskRegNum">maskRegNum</a>));</td></tr>
<tr><th id="2244">2244</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2245">2245</th><td>}</td></tr>
<tr><th id="2246">2246</th><td></td></tr>
<tr><th id="2247">2247</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// translateOperand - Translates an operand stored in an internal instruction</i></td></tr>
<tr><th id="2248">2248</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///   to LLVM's format and appends it to an MCInst.</i></td></tr>
<tr><th id="2249">2249</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="2250">2250</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to append to.</i></td></tr>
<tr><th id="2251">2251</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">operand</span>      - The operand, as stored in the descriptor table.</i></td></tr>
<tr><th id="2252">2252</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="2253">2253</th><td><i class="doc" data-doc="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="2254">2254</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-type='bool translateOperand(llvm::MCInst &amp; mcInst, const llvm::X86Disassembler::OperandSpecifier &amp; operand, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="172mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier" title='llvm::X86Disassembler::OperandSpecifier' data-ref="llvm::X86Disassembler::OperandSpecifier" data-ref-filename="llvm..X86Disassembler..OperandSpecifier">OperandSpecifier</a> &amp;<dfn class="local col3 decl" id="173operand" title='operand' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="173operand" data-ref-filename="173operand">operand</dfn>,</td></tr>
<tr><th id="2255">2255</th><td>                             <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col4 decl" id="174insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="174insn" data-ref-filename="174insn">insn</dfn>,</td></tr>
<tr><th id="2256">2256</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col5 decl" id="175Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="175Dis" data-ref-filename="175Dis">Dis</dfn>) {</td></tr>
<tr><th id="2257">2257</th><td>  <b>switch</b> (<a class="local col3 ref" href="#173operand" title='operand' data-ref="173operand" data-ref-filename="173operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a>) {</td></tr>
<tr><th id="2258">2258</th><td>  <b>default</b>:</td></tr>
<tr><th id="2259">2259</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Unhandled operand encoding during translation"</q>);</td></tr>
<tr><th id="2260">2260</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2261">2261</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_REG' data-ref="llvm::X86Disassembler::ENCODING_REG" data-ref-filename="llvm..X86Disassembler..ENCODING_REG">ENCODING_REG</a>:</td></tr>
<tr><th id="2262">2262</th><td>    <a class="tu ref fn" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" data-ref-filename="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::reg" title='llvm::X86Disassembler::InternalInstruction::reg' data-ref="llvm::X86Disassembler::InternalInstruction::reg" data-ref-filename="llvm..X86Disassembler..InternalInstruction..reg">reg</a>);</td></tr>
<tr><th id="2263">2263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2264">2264</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::ENCODING_WRITEMASK" data-ref-filename="llvm..X86Disassembler..ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>:</td></tr>
<tr><th id="2265">2265</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21translateMaskRegisterRN4llvm6MCInstEh" title='translateMaskRegister' data-use='c' data-ref="_ZL21translateMaskRegisterRN4llvm6MCInstEh" data-ref-filename="_ZL21translateMaskRegisterRN4llvm6MCInstEh">translateMaskRegister</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::writemask" title='llvm::X86Disassembler::InternalInstruction::writemask' data-ref="llvm::X86Disassembler::InternalInstruction::writemask" data-ref-filename="llvm..X86Disassembler..InternalInstruction..writemask">writemask</a>);</td></tr>
<tr><th id="2266">2266</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_SIB' data-ref="llvm::X86Disassembler::ENCODING_SIB" data-ref-filename="llvm..X86Disassembler..ENCODING_SIB">ENCODING_SIB</a>:</td></tr>
<tr><th id="2267">2267</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#335" title="case ENCODING_RM: case ENCODING_RM_CD2: case ENCODING_RM_CD4: case ENCODING_RM_CD8: case ENCODING_RM_CD16: case ENCODING_RM_CD32: case ENCODING_RM_CD64" data-ref="_M/CASE_ENCODING_RM">CASE_ENCODING_RM</a>:</td></tr>
<tr><th id="2268">2268</th><td>  <a class="macro" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#344" title="case ENCODING_VSIB: case ENCODING_VSIB_CD2: case ENCODING_VSIB_CD4: case ENCODING_VSIB_CD8: case ENCODING_VSIB_CD16: case ENCODING_VSIB_CD32: case ENCODING_VSIB_CD64" data-ref="_M/CASE_ENCODING_VSIB">CASE_ENCODING_VSIB</a>:</td></tr>
<tr><th id="2269">2269</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateRM' data-use='c' data-ref="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL11translateRMRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateRM</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col3 ref" href="#173operand" title='operand' data-ref="173operand" data-ref-filename="173operand">operand</a>, <span class='refarg'><a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a></span>, <a class="local col5 ref" href="#175Dis" title='Dis' data-ref="175Dis" data-ref-filename="175Dis">Dis</a>);</td></tr>
<tr><th id="2270">2270</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IB' data-ref="llvm::X86Disassembler::ENCODING_IB" data-ref-filename="llvm..X86Disassembler..ENCODING_IB">ENCODING_IB</a>:</td></tr>
<tr><th id="2271">2271</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IW' data-ref="llvm::X86Disassembler::ENCODING_IW" data-ref-filename="llvm..X86Disassembler..ENCODING_IW">ENCODING_IW</a>:</td></tr>
<tr><th id="2272">2272</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_ID' data-ref="llvm::X86Disassembler::ENCODING_ID" data-ref-filename="llvm..X86Disassembler..ENCODING_ID">ENCODING_ID</a>:</td></tr>
<tr><th id="2273">2273</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IO' data-ref="llvm::X86Disassembler::ENCODING_IO" data-ref-filename="llvm..X86Disassembler..ENCODING_IO">ENCODING_IO</a>:</td></tr>
<tr><th id="2274">2274</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Iv' data-ref="llvm::X86Disassembler::ENCODING_Iv" data-ref-filename="llvm..X86Disassembler..ENCODING_Iv">ENCODING_Iv</a>:</td></tr>
<tr><th id="2275">2275</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Ia' data-ref="llvm::X86Disassembler::ENCODING_Ia" data-ref-filename="llvm..X86Disassembler..ENCODING_Ia">ENCODING_Ia</a>:</td></tr>
<tr><th id="2276">2276</th><td>    <a class="tu ref fn" href="#_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateImmediate' data-use='c' data-ref="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL18translateImmediateRN4llvm6MCInstEmRKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateImmediate</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>,</td></tr>
<tr><th id="2277">2277</th><td>                       <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" title='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesTranslated">numImmediatesTranslated</a>++],</td></tr>
<tr><th id="2278">2278</th><td>                       <a class="local col3 ref" href="#173operand" title='operand' data-ref="173operand" data-ref-filename="173operand">operand</a>,</td></tr>
<tr><th id="2279">2279</th><td>                       <span class='refarg'><a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a></span>,</td></tr>
<tr><th id="2280">2280</th><td>                       <a class="local col5 ref" href="#175Dis" title='Dis' data-ref="175Dis" data-ref-filename="175Dis">Dis</a>);</td></tr>
<tr><th id="2281">2281</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2282">2282</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_IRC' data-ref="llvm::X86Disassembler::ENCODING_IRC" data-ref-filename="llvm..X86Disassembler..ENCODING_IRC">ENCODING_IRC</a>:</td></tr>
<tr><th id="2283">2283</th><td>    <a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::RC" title='llvm::X86Disassembler::InternalInstruction::RC' data-ref="llvm::X86Disassembler::InternalInstruction::RC" data-ref-filename="llvm..X86Disassembler..InternalInstruction..RC">RC</a>));</td></tr>
<tr><th id="2284">2284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2285">2285</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_SI' data-ref="llvm::X86Disassembler::ENCODING_SI" data-ref-filename="llvm..X86Disassembler..ENCODING_SI">ENCODING_SI</a>:</td></tr>
<tr><th id="2286">2286</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateSrcIndex' data-use='c' data-ref="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL17translateSrcIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateSrcIndex</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <span class='refarg'><a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a></span>);</td></tr>
<tr><th id="2287">2287</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_DI' data-ref="llvm::X86Disassembler::ENCODING_DI" data-ref-filename="llvm..X86Disassembler..ENCODING_DI">ENCODING_DI</a>:</td></tr>
<tr><th id="2288">2288</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" title='translateDstIndex' data-use='c' data-ref="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE" data-ref-filename="_ZL17translateDstIndexRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE">translateDstIndex</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <span class='refarg'><a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a></span>);</td></tr>
<tr><th id="2289">2289</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RB' data-ref="llvm::X86Disassembler::ENCODING_RB" data-ref-filename="llvm..X86Disassembler..ENCODING_RB">ENCODING_RB</a>:</td></tr>
<tr><th id="2290">2290</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RW' data-ref="llvm::X86Disassembler::ENCODING_RW" data-ref-filename="llvm..X86Disassembler..ENCODING_RW">ENCODING_RW</a>:</td></tr>
<tr><th id="2291">2291</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RD' data-ref="llvm::X86Disassembler::ENCODING_RD" data-ref-filename="llvm..X86Disassembler..ENCODING_RD">ENCODING_RD</a>:</td></tr>
<tr><th id="2292">2292</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_RO' data-ref="llvm::X86Disassembler::ENCODING_RO" data-ref-filename="llvm..X86Disassembler..ENCODING_RO">ENCODING_RO</a>:</td></tr>
<tr><th id="2293">2293</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_Rv' data-ref="llvm::X86Disassembler::ENCODING_Rv" data-ref-filename="llvm..X86Disassembler..ENCODING_Rv">ENCODING_Rv</a>:</td></tr>
<tr><th id="2294">2294</th><td>    <a class="tu ref fn" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" data-ref-filename="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::opcodeRegister" title='llvm::X86Disassembler::InternalInstruction::opcodeRegister' data-ref="llvm::X86Disassembler::InternalInstruction::opcodeRegister" data-ref-filename="llvm..X86Disassembler..InternalInstruction..opcodeRegister">opcodeRegister</a>);</td></tr>
<tr><th id="2295">2295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2296">2296</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_CC' data-ref="llvm::X86Disassembler::ENCODING_CC" data-ref-filename="llvm..X86Disassembler..ENCODING_CC">ENCODING_CC</a>:</td></tr>
<tr><th id="2297">2297</th><td>    <a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::immediates" title='llvm::X86Disassembler::InternalInstruction::immediates' data-ref="llvm::X86Disassembler::InternalInstruction::immediates" data-ref-filename="llvm..X86Disassembler..InternalInstruction..immediates">immediates</a>[<var>1</var>]));</td></tr>
<tr><th id="2298">2298</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2299">2299</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_FP' data-ref="llvm::X86Disassembler::ENCODING_FP" data-ref-filename="llvm..X86Disassembler..ENCODING_FP">ENCODING_FP</a>:</td></tr>
<tr><th id="2300">2300</th><td>    <a class="tu ref fn" href="#_ZL19translateFPRegisterRN4llvm6MCInstEh" title='translateFPRegister' data-use='c' data-ref="_ZL19translateFPRegisterRN4llvm6MCInstEh" data-ref-filename="_ZL19translateFPRegisterRN4llvm6MCInstEh">translateFPRegister</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::modRM" title='llvm::X86Disassembler::InternalInstruction::modRM' data-ref="llvm::X86Disassembler::InternalInstruction::modRM" data-ref-filename="llvm..X86Disassembler..InternalInstruction..modRM">modRM</a> &amp; <var>7</var>);</td></tr>
<tr><th id="2301">2301</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2302">2302</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_VVVV' data-ref="llvm::X86Disassembler::ENCODING_VVVV" data-ref-filename="llvm..X86Disassembler..ENCODING_VVVV">ENCODING_VVVV</a>:</td></tr>
<tr><th id="2303">2303</th><td>    <a class="tu ref fn" href="#_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" title='translateRegister' data-use='c' data-ref="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE" data-ref-filename="_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE">translateRegister</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::vvvv" title='llvm::X86Disassembler::InternalInstruction::vvvv' data-ref="llvm::X86Disassembler::InternalInstruction::vvvv" data-ref-filename="llvm..X86Disassembler..InternalInstruction..vvvv">vvvv</a>);</td></tr>
<tr><th id="2304">2304</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2305">2305</th><td>  <b>case</b> <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_DUP' data-ref="llvm::X86Disassembler::ENCODING_DUP" data-ref-filename="llvm..X86Disassembler..ENCODING_DUP">ENCODING_DUP</a>:</td></tr>
<tr><th id="2306">2306</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-use='c' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</a>(<span class='refarg'><a class="local col2 ref" href="#172mcInst" title='mcInst' data-ref="172mcInst" data-ref-filename="172mcInst">mcInst</a></span>, <a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands" data-ref-filename="llvm..X86Disassembler..InternalInstruction..operands">operands</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#173operand" title='operand' data-ref="173operand" data-ref-filename="173operand">operand</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..type">type</a> - <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#445" title='llvm::X86Disassembler::TYPE_DUP0' data-ref="llvm::X86Disassembler::TYPE_DUP0" data-ref-filename="llvm..X86Disassembler..TYPE_DUP0">TYPE_DUP0</a>]</a>,</td></tr>
<tr><th id="2307">2307</th><td>                            <span class='refarg'><a class="local col4 ref" href="#174insn" title='insn' data-ref="174insn" data-ref-filename="174insn">insn</a></span>, <a class="local col5 ref" href="#175Dis" title='Dis' data-ref="175Dis" data-ref-filename="175Dis">Dis</a>);</td></tr>
<tr><th id="2308">2308</th><td>  }</td></tr>
<tr><th id="2309">2309</th><td>}</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// translateInstruction - Translates an internal instruction and all its</i></td></tr>
<tr><th id="2312">2312</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///   operands to an MCInst.</i></td></tr>
<tr><th id="2313">2313</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">///</i></td></tr>
<tr><th id="2314">2314</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">mcInst</span>       - The MCInst to populate with the instruction's data.</i></td></tr>
<tr><th id="2315">2315</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@param</span> <span class="arg">insn</span>         - The internal instruction.</i></td></tr>
<tr><th id="2316">2316</th><td><i class="doc" data-doc="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">/// <span class="command">@return</span>             - false on success; true otherwise.</i></td></tr>
<tr><th id="2317">2317</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" title='translateInstruction' data-type='bool translateInstruction(llvm::MCInst &amp; mcInst, llvm::X86Disassembler::InternalInstruction &amp; insn, const llvm::MCDisassembler * Dis)' data-ref="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL20translateInstructionRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE">translateInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="176mcInst" title='mcInst' data-type='llvm::MCInst &amp;' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</dfn>,</td></tr>
<tr><th id="2318">2318</th><td>                                <a class="type" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction" title='llvm::X86Disassembler::InternalInstruction' data-ref="llvm::X86Disassembler::InternalInstruction" data-ref-filename="llvm..X86Disassembler..InternalInstruction">InternalInstruction</a> &amp;<dfn class="local col7 decl" id="177insn" title='insn' data-type='llvm::X86Disassembler::InternalInstruction &amp;' data-ref="177insn" data-ref-filename="177insn">insn</dfn>,</td></tr>
<tr><th id="2319">2319</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="local col8 decl" id="178Dis" title='Dis' data-type='const llvm::MCDisassembler *' data-ref="178Dis" data-ref-filename="178Dis">Dis</dfn>) {</td></tr>
<tr><th id="2320">2320</th><td>  <b>if</b> (!<a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::spec" title='llvm::X86Disassembler::InternalInstruction::spec' data-ref="llvm::X86Disassembler::InternalInstruction::spec" data-ref-filename="llvm..X86Disassembler..InternalInstruction..spec">spec</a>) {</td></tr>
<tr><th id="2321">2321</th><td>    <a class="macro" href="#96" title="do { } while (false);" data-ref="_M/debug">debug</a>(<q>"Instruction has no specification"</q>);</td></tr>
<tr><th id="2322">2322</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2323">2323</th><td>  }</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td>  <a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5clearEv" title='llvm::MCInst::clear' data-ref="_ZN4llvm6MCInst5clearEv" data-ref-filename="_ZN4llvm6MCInst5clearEv">clear</a>();</td></tr>
<tr><th id="2326">2326</th><td>  <a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::instructionID" title='llvm::X86Disassembler::InternalInstruction::instructionID' data-ref="llvm::X86Disassembler::InternalInstruction::instructionID" data-ref-filename="llvm..X86Disassembler..InternalInstruction..instructionID">instructionID</a>);</td></tr>
<tr><th id="2327">2327</th><td>  <i>// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</i></td></tr>
<tr><th id="2328">2328</th><td><i>  // prefix bytes should be disassembled as xrelease and xacquire then set the</i></td></tr>
<tr><th id="2329">2329</th><td><i>  // opcode to those instead of the rep and repne opcodes.</i></td></tr>
<tr><th id="2330">2330</th><td>  <b>if</b> (<a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::xAcquireRelease" title='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' data-ref="llvm::X86Disassembler::InternalInstruction::xAcquireRelease" data-ref-filename="llvm..X86Disassembler..InternalInstruction..xAcquireRelease">xAcquireRelease</a>) {</td></tr>
<tr><th id="2331">2331</th><td>    <b>if</b>(<a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::REP_PREFIX" title='llvm::X86::REP_PREFIX' data-ref="llvm::X86::REP_PREFIX" data-ref-filename="llvm..X86..REP_PREFIX">REP_PREFIX</a>)</td></tr>
<tr><th id="2332">2332</th><td>      <a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XRELEASE_PREFIX" title='llvm::X86::XRELEASE_PREFIX' data-ref="llvm::X86::XRELEASE_PREFIX" data-ref-filename="llvm..X86..XRELEASE_PREFIX">XRELEASE_PREFIX</a>);</td></tr>
<tr><th id="2333">2333</th><td>    <b>else</b> <b>if</b>(<a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::REPNE_PREFIX" title='llvm::X86::REPNE_PREFIX' data-ref="llvm::X86::REPNE_PREFIX" data-ref-filename="llvm..X86..REPNE_PREFIX">REPNE_PREFIX</a>)</td></tr>
<tr><th id="2334">2334</th><td>      <a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XACQUIRE_PREFIX" title='llvm::X86::XACQUIRE_PREFIX' data-ref="llvm::X86::XACQUIRE_PREFIX" data-ref-filename="llvm..X86..XACQUIRE_PREFIX">XACQUIRE_PREFIX</a>);</td></tr>
<tr><th id="2335">2335</th><td>  }</td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td>  <a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" title='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' data-ref="llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated" data-ref-filename="llvm..X86Disassembler..InternalInstruction..numImmediatesTranslated">numImmediatesTranslated</a> = <var>0</var>;</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="179Op" title='Op' data-type='const llvm::X86Disassembler::OperandSpecifier &amp;' data-ref="179Op" data-ref-filename="179Op">Op</dfn> : <a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a>.<a class="ref field" href="X86DisassemblerDecoder.h.html#llvm::X86Disassembler::InternalInstruction::operands" title='llvm::X86Disassembler::InternalInstruction::operands' data-ref="llvm::X86Disassembler::InternalInstruction::operands" data-ref-filename="llvm..X86Disassembler..InternalInstruction..operands">operands</a>) {</td></tr>
<tr><th id="2340">2340</th><td>    <b>if</b> (<a class="local col9 ref" href="#179Op" title='Op' data-ref="179Op" data-ref-filename="179Op">Op</a>.<a class="ref field" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding" data-ref-filename="llvm..X86Disassembler..OperandSpecifier..encoding">encoding</a> != <a class="enum" href="../../../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#399" title='llvm::X86Disassembler::ENCODING_NONE' data-ref="llvm::X86Disassembler::ENCODING_NONE" data-ref-filename="llvm..X86Disassembler..ENCODING_NONE">ENCODING_NONE</a>) {</td></tr>
<tr><th id="2341">2341</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" title='translateOperand' data-use='c' data-ref="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE" data-ref-filename="_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE">translateOperand</a>(<span class='refarg'><a class="local col6 ref" href="#176mcInst" title='mcInst' data-ref="176mcInst" data-ref-filename="176mcInst">mcInst</a></span>, <a class="local col9 ref" href="#179Op" title='Op' data-ref="179Op" data-ref-filename="179Op">Op</a>, <span class='refarg'><a class="local col7 ref" href="#177insn" title='insn' data-ref="177insn" data-ref-filename="177insn">insn</a></span>, <a class="local col8 ref" href="#178Dis" title='Dis' data-ref="178Dis" data-ref-filename="178Dis">Dis</a>)) {</td></tr>
<tr><th id="2342">2342</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2343">2343</th><td>      }</td></tr>
<tr><th id="2344">2344</th><td>    }</td></tr>
<tr><th id="2345">2345</th><td>  }</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2348">2348</th><td>}</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def fn" id="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-type='llvm::MCDisassembler * createX86Disassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target">Target</a> &amp;<dfn class="local col0 decl" id="180T" title='T' data-type='const llvm::Target &amp;' data-ref="180T" data-ref-filename="180T">T</dfn>,</td></tr>
<tr><th id="2351">2351</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="181STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="181STI" data-ref-filename="181STI">STI</dfn>,</td></tr>
<tr><th id="2352">2352</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="182Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="182Ctx" data-ref-filename="182Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="2353">2353</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a>&gt; <dfn class="local col3 decl" id="183MII" title='MII' data-type='std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="183MII" data-ref-filename="183MII">MII</dfn><span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</span><a class="local col0 ref" href="#180T" title='T' data-ref="180T" data-ref-filename="180T">T</a>.<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target17createMCInstrInfoEv" title='llvm::Target::createMCInstrInfo' data-ref="_ZNK4llvm6Target17createMCInstrInfoEv" data-ref-filename="_ZNK4llvm6Target17createMCInstrInfoEv">createMCInstrInfo</a>());</td></tr>
<tr><th id="2354">2354</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86GenericDisassembler" title='(anonymous namespace)::X86GenericDisassembler' data-ref="(anonymousnamespace)::X86GenericDisassembler" data-ref-filename="(anonymousnamespace)..X86GenericDisassembler">X86GenericDisassembler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" title='(anonymous namespace)::X86GenericDisassembler::X86GenericDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_122X86GenericDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextESt10unique_ptrIKNS1_11MCInstrInfoESt14default_deleteIS9_EE">(</a><a class="local col1 ref" href="#181STI" title='STI' data-ref="181STI" data-ref-filename="181STI">STI</a>, <a class="local col2 ref" href="#182Ctx" title='Ctx' data-ref="182Ctx" data-ref-filename="182Ctx">Ctx</a>, <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col3 ref" href="#183MII" title='MII' data-ref="183MII" data-ref-filename="183MII">MII</a></span>));</td></tr>
<tr><th id="2355">2355</th><td>}</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td><b>extern</b> <q>"C"</q> <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#128" title="__attribute__ ((visibility(&quot;default&quot;)))" data-ref="_M/LLVM_EXTERNAL_VISIBILITY">LLVM_EXTERNAL_VISIBILITY</a> <em>void</em> <dfn class="decl def fn" id="LLVMInitializeX86Disassembler" title='LLVMInitializeX86Disassembler' data-ref="LLVMInitializeX86Disassembler" data-ref-filename="LLVMInitializeX86Disassembler">LLVMInitializeX86Disassembler</dfn>() {</td></tr>
<tr><th id="2358">2358</th><td>  <i>// Register the disassembler.</i></td></tr>
<tr><th id="2359">2359</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_32TargetEv" title='llvm::getTheX86_32Target' data-ref="_ZN4llvm18getTheX86_32TargetEv" data-ref-filename="_ZN4llvm18getTheX86_32TargetEv">getTheX86_32Target</a>()</span>,</td></tr>
<tr><th id="2360">2360</th><td>                                         <a class="tu ref fn" href="#_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-use='r' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</a>);</td></tr>
<tr><th id="2361">2361</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/X86TargetInfo.h.html#_ZN4llvm18getTheX86_64TargetEv" title='llvm::getTheX86_64Target' data-ref="_ZN4llvm18getTheX86_64TargetEv" data-ref-filename="_ZN4llvm18getTheX86_64TargetEv">getTheX86_64Target</a>()</span>,</td></tr>
<tr><th id="2362">2362</th><td>                                         <a class="tu ref fn" href="#_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createX86Disassembler' data-use='r' data-ref="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL21createX86DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createX86Disassembler</a>);</td></tr>
<tr><th id="2363">2363</th><td>}</td></tr>
<tr><th id="2364">2364</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>