# 1 "../arch/arm64/boot/dts/qcom/sdm710.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/sdm710.dts" 2
# 13 "../arch/arm64/boot/dts/qcom/sdm710.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/sdm710.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm710.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,gcc-sdm845.h" 1
# 16 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,camcc-sdm845.h" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,dispcc-sdm845.h" 1
# 18 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,gpucc-sdm845.h" 1
# 19 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,videocc-sdm845.h" 1
# 20 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,cpucc-sdm845.h" 1
# 21 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,rpmh.h" 1
# 22 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/soc/qcom,tcs-mbox.h" 1
# 23 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 24 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/qcom,aop-qmp.h" 1
# 25 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2



/ {
 model = "Qualcomm Technologies, Inc. SDM670";
 compatible = "qcom,sdm670";
 qcom,msm-id = <336 0x0>;
 interrupt-parent = <&pdc>;

 aliases {
  ufshc1 = &ufshc_mem;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  serial0 = &qupv3_se12_2uart;
  spi0 = &qupv3_se8_spi;
  i2c0 = &qupv3_se10_i2c;
  i2c1 = &qupv3_se3_i2c;


  i2c2 = &qupv3_se4_i2c;

  hsuart0 = &qupv3_se6_4uart;
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 core_ctl_disable_cpumask=6-7";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_0>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "arm,arch-cache";
     cache-size = <0x100000>;
     cache-level = <3>;
    };
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_100>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x200>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_200>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_200: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_200: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_200: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x300>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_300>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_300: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_300: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_300: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x400>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_400>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_400: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_400: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_400: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x500>;
   enable-method = "psci";
   efficiency = <1024>;
   cache-size = <0x10000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_500>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x20000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_500: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };
   L1_D_500: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xa000>;
   };
   L1_TLB_500: l1-tlb {
    qcom,dump-size = <0x3000>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x600>;
   enable-method = "psci";
   efficiency = <1740>;
   cache-size = <0x20000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_600>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x40000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_600: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x24000>;
   };
   L1_D_600: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x14000>;
   };
   L1_TLB_600: l1-tlb {
    qcom,dump-size = <0x3c000>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x700>;
   enable-method = "psci";
   efficiency = <1740>;
   cache-size = <0x20000>;
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_700>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "arm,arch-cache";
    cache-size = <0x40000>;
    cache-level = <2>;
    next-level-cache = <&L3_0>;
   };
   L1_I_700: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x24000>;
   };
   L1_D_700: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x14000>;
   };
   L1_TLB_700: l1-tlb {
    qcom,dump-size = <0x3c000>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };
   };
   cluster1 {
    core0 {
     cpu = <&CPU6>;
    };

    core1 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
     300000 14
     576000 25
     748800 31
     998400 46
    1209600 57
    1324800 84
    1516800 96
    1612800 114
    1708800 139
   >;
   idle-cost-data = <
    12 10 8 6 4
   >;
  };
  CPU_COST_1: core-cost1 {
   busy-cost-data = <
     300000 256
     652800 307
     825600 332
     979200 382
    1132800 408
    1363200 448
    1536000 586
    1747200 641
    1843200 659
    1996800 696
    2016000 865
    2054400 876
    2169600 900
    2208000 924
    2304000 940
    2361600 948
    2400000 1170
    2457600 1200
    2515200 1300
    2611200 1400
   >;
   idle-cost-data = <
    100 80 60 40 20
   >;
  };
  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
     300000 6
     576000 7
     748800 8
     998400 9
    1209600 10
    1324800 13
    1516800 15
    1612800 16
    1708800 19
   >;
   idle-cost-data = <
    5 4 3 2 1
   >;
  };
  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
     300000 25
     652800 30
     825600 33
     979200 38
    1132800 40
    1363200 44
    1536000 58
    1747200 64
    1843200 65
    1996800 69
    2016000 85
    2054400 87
    2169600 90
    2208000 92
    2304000 93
    2361600 94
    2400000 117
    2457600 120
    2515200 130
    2611200 140
   >;
   idle-cost-data = <
    5 4 3 2 1
   >;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 soc: soc { };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";

   vbmeta {
    compatible = "android,vbmeta";



    parts = "vbmeta,boot,system,vendor,dtbo,recovery";

   };


   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
     type = "ext4";


     mnt_flags = "ro,barrier=1,async_discard";





     fsmgr_flags = "wait,avb";

    };
   };

  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_region: hyp_region@85700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x85700000 0 0x600000>;
  };

  xbl_region: xbl_region@85e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x85e00000 0 0x100000>;
  };

  removed_region: removed_region@85fc0000 {
   compatible = "removed-dma-pool";
   no-map;




   reg = <0 0x85fc0000 0 0x4940000>;


  };



  pil_camera_mem: camera_region@8ab00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8ab00000 0 0x500000>;
  };

  pil_modem_mem: modem_region@8b000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8b000000 0 0x9600000>;
  };

  pil_video_mem: pil_video_region@94600000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x94600000 0 0x500000>;
  };

  wlan_msa_mem: wlan_msa_region@94B00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x94B00000 0 0x100000>;
  };

  pil_cdsp_mem: cdsp_regions@94C00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x94C00000 0 0x800000>;
  };

  pil_mba_mem: pil_mba_region@0x95400000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x95400000 0 0x200000>;
  };

  pil_adsp_mem: pil_adsp_region@95600000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x95600000 0 0x1e00000>;
  };

  pil_ipa_fw_mem: ips_fw_region@0x97400000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x97400000 0 0x10000>;
  };

  pil_ipa_gsi_mem: ipa_gsi_region@0x97410000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x97410000 0 0x5000>;
  };

  pil_gpu_mem: gpu_region@0x97415000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x97415000 0 0x2000>;
  };

  qseecom_mem: qseecom_region@0x9e400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x9e400000 0 0x1400000>;
  };
# 656 "../arch/arm64/boot/dts/qcom/sdm670.dtsi"
  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  sdsp_mem: sdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  sp_mem: sp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0xd000000>;
  };

  cont_splash_memory: cont_splash_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x2300000>;
   label = "cont_splash_region";
  };

  dfps_data_memory: dfps_data_region@9e300000 {
   reg = <0x0 0x9e300000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x2400000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x2000000>;
   linux,cma-default;
  };
 };
};


# 1 "../arch/arm64/boot/dts/qcom/sdm670-ion.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   memory-region = <&sp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&sdsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

 };
};
# 725 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-smp2p.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm670-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@1799000c {
  compatible = "qcom,smp2p";
  reg = <0x1799000c 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 451 1>;
 };

 qcom,smp2p-adsp@1799000c {
  compatible = "qcom,smp2p";
  reg = <0x1799000c 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x4000000>;
  interrupts = <0 172 1>;
 };

 qcom,smp2p-cdsp@1799000c {
  compatible = "qcom,smp2p";
  reg = <0x1799000c 0x4>;
  qcom,remote-pid = <5>;
  qcom,irq-bitmask = <0x40>;
  interrupts = <0 576 1>;
 };


 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };

 smp2pgpio_sleepstate_2_out: qcom,smp2pgpio-sleepstate-gpio-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "sleepstate";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio-sleepstate-2-out {
  compatible = "qcom,smp2pgpio-sleepstate-out";
  gpios = <&smp2pgpio_sleepstate_2_out 0 0>;
 };

 smp2pgpio_smp2p_5_in: qcom,smp2pgpio-smp2p-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_5_in {
  compatible = "qcom,smp2pgpio_test_smp2p_5_in";
  gpios = <&smp2pgpio_smp2p_5_in 0 0>;
 };

 smp2pgpio_smp2p_5_out: qcom,smp2pgpio-smp2p-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_5_out {
  compatible = "qcom,smp2pgpio_test_smp2p_5_out";
  gpios = <&smp2pgpio_smp2p_5_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ipa_1_out: qcom,smp2pgpio-ipa-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "ipa";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ipa_1_in: qcom,smp2pgpio-ipa-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "ipa";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_5_in: qcom,smp2pgpio-ssr-smp2p-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_5_out: qcom,smp2pgpio-ssr-smp2p-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_wlan_1_in: qcom,smp2pgpio-wlan-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "wlan";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 727 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };

 smp2pgpio_rdbg_5_in: qcom,smp2pgpio-rdbg-5-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_in {
  compatible = "qcom,smp2pgpio_client_rdbg_5_in";
  gpios = <&smp2pgpio_rdbg_5_in 0 0>;
 };

 smp2pgpio_rdbg_5_out: qcom,smp2pgpio-rdbg-5-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <5>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_5_out {
  compatible = "qcom,smp2pgpio_client_rdbg_5_out";
  gpios = <&smp2pgpio_rdbg_5_out 0 0>;
 };
};
# 729 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi" 2

&soc {

 qupv3_0: qcom,qupv3_0_geni_se@8c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x8c0000 0x6000>;
  qcom,bus-mas-id = <86>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x003 0x0>;
  };
 };





 qupv3_se6_4uart: qcom,qup_uart@0x898000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x898000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
      <&qupv3_se6_tx>;
  pinctrl-1 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
      <&qupv3_se6_tx>;
  interrupts-extended = <&pdc 0 607 0>,
    <&tlmm 48 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
 };

 qupv3_se7_4uart: qcom,qup_uart@0x89c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x89c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
# 71 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi"
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
 };


 qupv3_se0_i2c: i2c@880000 {
  compatible = "qcom,i2c-geni";
  reg = <0x880000 0x4000>;
  interrupts = <0 601 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 76>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@884000 {
  compatible = "qcom,i2c-geni";
  reg = <0x884000 0x4000>;
  interrupts = <0 602 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 78>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@888000 {
  compatible = "qcom,i2c-geni";
  reg = <0x888000 0x4000>;
  interrupts = <0 603 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 80>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@88c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x88c000 0x4000>;
  interrupts = <0 604 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 82>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@890000 {
  compatible = "qcom,i2c-geni";
  reg = <0x890000 0x4000>;
  interrupts = <0 605 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 84>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;




  status = "ok";

 };

 qupv3_se5_i2c: i2c@894000 {
  compatible = "qcom,i2c-geni";
  reg = <0x894000 0x4000>;
  interrupts = <0 606 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 86>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 5 3 64 0>,
   <&gpi_dma0 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@898000 {
  compatible = "qcom,i2c-geni";
  reg = <0x898000 0x4000>;
  interrupts = <0 607 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 6 3 64 0>,
   <&gpi_dma0 1 6 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@89c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x89c000 0x4000>;
  interrupts = <0 608 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  dmas = <&gpi_dma0 0 7 3 64 0>,
   <&gpi_dma0 1 7 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@880000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x880000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 76>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 601 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se1_spi: spi@884000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x884000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 78>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  interrupts = <0 602 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@888000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x888000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 80>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 603 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se3_spi: spi@88c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 82>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_spi_active>;
  pinctrl-1 = <&qupv3_se3_spi_sleep>;
  interrupts = <0 604 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 3 1 64 0>,
   <&gpi_dma0 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se4_spi: spi@890000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 84>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
# 349 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi"
  interrupts = <0 605 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 4 1 64 0>,
   <&gpi_dma0 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se5_spi: spi@894000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x894000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 86>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 606 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 5 1 64 0>,
   <&gpi_dma0 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@898000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x898000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 607 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 6 1 64 0>,
   <&gpi_dma0 1 6 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se7_spi: spi@89c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x89c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 108>,
   <&clock_gcc 109>;






  interrupts = <0 608 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 7 1 64 0>,
   <&gpi_dma0 1 7 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xac0000 0x6000>;
  qcom,bus-mas-id = <84>;
  qcom,bus-slv-id = <512>;
  qcom,iommu-s1-bypass;

  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x6c3 0x0>;
  };
 };




 qupv3_se9_2uart: qcom,qup_uart@0xa84000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_2uart_active>;
  pinctrl-1 = <&qupv3_se9_2uart_sleep>;
  interrupts = <0 354 0>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se10_2uart: qcom,qup_uart@0xa88000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_2uart_active>;
  pinctrl-1 = <&qupv3_se10_2uart_sleep>;
  interrupts = <0 355 0>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se12_2uart: qcom,qup_uart@0xa90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_2uart_active>;
  pinctrl-1 = <&qupv3_se12_2uart_sleep>;
  interrupts = <0 357 0>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se8_i2c: i2c@a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa80000 0x4000>;
  interrupts = <0 353 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa84000 0x4000>;
  interrupts = <0 354 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa88000 0x4000>;
  interrupts = <0 355 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_i2c: i2c@a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa8c000 0x4000>;
  interrupts = <0 356 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_i2c_active>;
  pinctrl-1 = <&qupv3_se11_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_i2c: i2c@a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa90000 0x4000>;
  interrupts = <0 357 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
# 596 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi"
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_i2c: i2c@a94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa94000 0x4000>;
  interrupts = <0 358 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 5 3 64 0>,
   <&gpi_dma1 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_i2c_active>;
  pinctrl-1 = <&qupv3_se13_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se14_i2c: i2c@a98000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa98000 0x4000>;
  interrupts = <0 359 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 104>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 6 3 64 0>,
   <&gpi_dma1 1 6 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_i2c_active>;
  pinctrl-1 = <&qupv3_se14_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se15_i2c: i2c@a9c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa9c000 0x4000>;
  interrupts = <0 360 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  dmas = <&gpi_dma1 0 7 3 64 0>,
   <&gpi_dma1 1 7 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_i2c_active>;
  pinctrl-1 = <&qupv3_se15_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se8_spi: spi@a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_sleep>;
  interrupts = <0 353 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@a84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 354 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se10_spi: spi@a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_spi_active>;
  pinctrl-1 = <&qupv3_se10_spi_sleep>;
  interrupts = <0 355 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 2 1 64 0>,
   <&gpi_dma1 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se11_spi: spi@a8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_spi_active>;
  pinctrl-1 = <&qupv3_se11_spi_sleep>;
  interrupts = <0 356 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se12_spi: spi@a90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
# 767 "../arch/arm64/boot/dts/qcom/sdm670-qupv3.dtsi"
  interrupts = <0 357 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se13_spi: spi@a94000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_spi_active>;
  pinctrl-1 = <&qupv3_se13_spi_sleep>;
  interrupts = <0 358 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 5 1 64 0>,
   <&gpi_dma1 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se14_spi: spi@a98000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa98000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 104>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_spi_active>;
  pinctrl-1 = <&qupv3_se14_spi_sleep>;
  interrupts = <0 359 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 6 1 64 0>,
   <&gpi_dma1 1 6 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se15_spi: spi@a9c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa9c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 110>,
   <&clock_gcc 111>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_spi_active>;
  pinctrl-1 = <&qupv3_se15_spi_sleep>;
  interrupts = <0 360 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 7 1 64 0>,
   <&gpi_dma1 1 7 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };
};
# 731 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-coresight.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/sdm670-coresight.dtsi"
&soc {

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";

  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;
  qcom,blk-size = <1>;
 };

 replicator_qdss: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_tmc_etr: endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  arm,buffer-size = <0x400000>;
  arm,sg-enable;

  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0 &cti8>;
  coresight-csr = <&csr>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  interrupts = <0 270 1>;
  interrupt-names = "byte-cntr-irq";

  port {
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 replicator_swao: replicator@6b0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6b0a000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_swao_in_tmc_etf_swao: endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_swao_out_replicator>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_swao_out_funnel_in2: endpoint {
     remote-endpoint =
           <&funnel_in2_in_replicator_swao>;
    };
   };
  };
 };

 tmc_etf_swao: tmc@6b09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6b09000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf-swao";
  coresight-csr = <&csr>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_swao_out_replicator: endpoint {
     remote-endpoint=
       <&replicator_swao_in_tmc_etf_swao>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_swao_in_funnel_swao: endpoint {
     slave-mode;
     remote-endpoint=
       <&funnel_swao_out_tmc_etf_swao>;
    };
   };
  };
 };

 funnel_swao:funnel@0x6b08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6b08000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_swao_out_tmc_etf_swao: endpoint {
     remote-endpoint =
      <&tmc_etf_swao_in_funnel_swao>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_swao_in_sensor_etm0: endpoint {
     slave-mode;
     remote-endpoint=
      <&sensor_etm0_out_funnel_swao>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_swao_in_tpda_swao: endpoint {
     slave-mode;
     remote-endpoint=
      <&tpda_swao_out_funnel_swao>;
    };
   };
  };
 };

 tpda_swao: tpda@6b01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6b01000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-swao";

  qcom,tpda-atid = <71>;
  qcom,dsb-elem-size = <1 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tpda_swao_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_tpda_swao>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_swao_in_tpdm_swao0: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao0_out_tpda_swao>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_swao_in_tpdm_swao1: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao1_out_tpda_swao>;
    };
   };
  };
 };

 tpdm_swao0: tpdm@6b02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;

  reg = <0x6b02000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_swao0_out_tpda_swao: endpoint {
   remote-endpoint = <&tpda_swao_in_tpdm_swao0>;
    };
  };
 };

 tpdm_swao1: tpdm@6b03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6b03000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name="coresight-tpdm-swao-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_swao1_out_tpda_swao: endpoint {
    remote-endpoint = <&tpda_swao_in_tpdm_swao1>;
   };
  };
 };

 tmc_etf: tmc@6047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-ctis = <&cti0 &cti8>;
  arm,default-sink;
  coresight-csr = <&csr>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator: endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <1>;
    tmc_etf_in_funnel_merg: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };

 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_merg_in_funnel_in2: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in2_out_funnel_merg>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };

 };

 hwevent: hwevent@0x014066f0 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x14066f0 0x4>,
        <0x14166f0 0x4>,
        <0x1406038 0x4>,
        <0x1416038 0x4>;
  reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl",
       "ddr-ch23-ctrl";

  coresight-csr = <&csr>;
  coresight-name = "coresight-hwevent";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 funnel_in0: funnel@0x6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@0x6042000 {
   compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";


  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
       <&funnel_merg_in_funnel_in1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_in1_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&audio_etm0_out_funnel_in1>;
    };
   };

   port@2 {
    reg = <0>;
    funnel_in1_in_tpdm_lpass: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_lpass_out_funnel_in1>;
    };
   };
  };
 };

 funnel_in2: funnel@0x6043000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6043000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in2_out_funnel_merg: endpoint {
     remote-endpoint =
       <&funnel_merg_in_funnel_in2>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_in2_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
       <&modem_etm0_out_funnel_in2>;
    };

   };

   port@2 {
    reg = <1>;
    funnel_in2_in_replicator_swao: endpoint {
     slave-mode;
     remote-endpoint =
       <&replicator_swao_out_funnel_in2>;
    };
   };
   port@3 {
    reg = <2>;
    funnel_in2_in_funnel_modem: endpoint {
     slave-mode;
     remote-endpoint =
       <&funnel_modem_out_funnel_in2>;
    };
   };
   port@4 {
    reg = <5>;
    funnel_in2_in_funnel_apss_merg: endpoint {
     slave-mode;
     remote-endpoint =
       <&funnel_apss_merg_out_funnel_in2>;
    };
   };
   port@5 {
    reg = <6>;
    funnel_in2_in_funnel_gfx: endpoint {
     slave-mode;
     remote-endpoint =
       <&funnel_gfx_out_funnel_in2>;
    };
   };
  };
 };

 funnel_gfx: funnel@0x6943000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6943000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-gfx";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_gfx_out_funnel_in2: endpoint {
     remote-endpoint =
       <&funnel_in2_in_funnel_gfx>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_in2_in_gfx: endpoint {
     slave-mode;
     remote-endpoint =
       <&gfx_out_funnel_in2>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_in2_in_gfx_cx: endpoint {
     slave-mode;
     remote-endpoint =
       <&gfx_cx_out_funnel_in2>;
    };
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <10 32>,
        <13 32>;
  qcom,tc-elem-size = <13 32>;
  qcom,dsb-elem-size = <0 32>,
         <2 32>,
         <3 32>,
         <5 32>,
         <6 32>,
         <10 32>,
         <11 32>,
         <13 32>;
  qcom,cmb-elem-size = <3 64>,
         <7 64>,
         <9 64>,
         <13 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_in_tpdm_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_center_out_tpda>;
    };
   };

   port@2 {
    reg = <2>;
    tpda_in_funnel_dl_mm: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dl_mm_out_tpda>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_in_funnel_ddr_0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_ddr_0_out_tpda>;
    };
   };

   port@4 {
    reg = <6>;
    tpda_in_funnel_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_turing_out_tpda>;
    };
   };

   port@5 {
    reg = <7>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@6 {
    reg = <9>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@7 {
    reg = <11>;
     tpda_in_tpdm_north: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_north_out_tpda>;
    };
   };

   port@8 {
    reg = <12>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };

   port@9 {
    reg = <13>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };
  };
 };

 funnel_modem: funnel@6832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6832000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_modem_out_funnel_in2: endpoint {
     remote-endpoint =
         <&funnel_in2_in_funnel_modem>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_modem_in_tpda_modem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_modem_out_funnel_modem>;
    };
   };
  };
 };

 tpda_modem: tpda@6831000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x6831000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_out_funnel_modem: endpoint {
     remote-endpoint =
      <&funnel_modem_in_tpda_modem>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_in_tpdm_modem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_modem_out_tpda_modem>;
    };
   };
  };
 };

 tpdm_modem: tpdm@6830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_out_tpda_modem: endpoint {
    remote-endpoint = <&tpda_modem_in_tpdm_modem>;
   };
  };
 };

 tpdm_prng: tpdm@684c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x684c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_center: tpdm@6c28000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6c28000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-center";

  qcom,msr-fix-req;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_center_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_center>;
   };
  };
 };

 tpdm_north: tpdm@6a24000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6a24000 0x1000>;
  reg-names = "tpdm-base";

  qcom,msr-fix-req;

  coresight-name = "coresight-tpdm-north";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_north_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_north>;
   };
  };
 };

 tpdm_qm: tpdm@69d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x69d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };
 };

 tpda_apss: tpda@7862000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x7862000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@7860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x7860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_llm_silver: tpda@78c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x78c0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-silver";

  qcom,tpda-atid = <72>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_silver_out_funnel_apss_merg: endpoint {
    remote-endpoint =
     <&funnel_apss_merg_in_tpda_llm_silver>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_silver_in_tpdm_llm_silver: endpoint {
    slave-mode;
    remote-endpoint =
     <&tpdm_llm_silver_out_tpda_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@78a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x78a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_silver_out_tpda_llm_silver: endpoint {
    remote-endpoint =
     <&tpda_llm_silver_in_tpdm_llm_silver>;
   };
  };
 };

 tpda_llm_gold: tpda@78d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x78d0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-gold";

  qcom,tpda-atid = <73>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_gold_out_funnel_apss_merg: endpoint {
     remote-endpoint =
       <&funnel_apss_merg_in_tpda_llm_gold>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_gold_in_tpdm_llm_gold: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpdm_llm_gold_out_tpda_llm_gold>;
    };
   };
  };
 };

 tpdm_llm_gold: tpdm@78b0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x78b0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-gold";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_gold_out_tpda_llm_gold: endpoint {
    remote-endpoint =
        <&tpda_llm_gold_in_tpdm_llm_gold>;
   };
  };
 };

 funnel_dl_mm: funnel@6c0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6c0b000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-mm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_dl_mm_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_dl_mm>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_dl_mm_in_tpdm_mm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_mm_out_funnel_dl_mm>;
    };
   };
  };
 };

 tpdm_mm: tpdm@6c08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6c08000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mm";

  qcom,msr-fix-req;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_mm_out_funnel_dl_mm: endpoint {
    remote-endpoint = <&funnel_dl_mm_in_tpdm_mm>;
   };
  };
 };

 funnel_turing: funnel@6861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6861000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_turing>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };
  };
 };

 funnel_turing_1: funnel_1@6861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6867000 0x10>,
        <0x6861000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-turing-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_1_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_turing_1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_1_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_turing_1>;
    };
   };
  };
 };

 tpdm_turing: tpdm@6860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6860000 0x1000>;
  reg-names = "tpdm-base";

  qcom,msr-fix-req;

  coresight-name = "coresight-tpdm-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_turing>;
   };
  };
 };

 funnel_ddr_0: funnel@69e2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x69e2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_ddr_0_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_ddr_0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_ddr_0_in_tpdm_ddr: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_ddr_out_funnel_ddr_0>;
    };
   };
  };
 };

 tpdm_ddr: tpdm@69e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x69e0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr";

  qcom,msr-fix-req;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_ddr_out_funnel_ddr_0: endpoint {
    remote-endpoint = <&funnel_ddr_0_in_tpdm_ddr>;
   };
  };
 };

 tpdm_pimem: tpdm@6850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 tpdm_vsense: tpdm@6840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6840000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpda_olc: tpda@7832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x7832000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-olc";

  qcom,tpda-atid = <69>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_olc_out_funnel_apss_merg: endpoint {
     remote-endpoint =
      <&funnel_apss_merg_in_tpda_olc>;
    };
   };
   port@1 {
    reg = <0>;
    tpda_olc_in_tpdm_olc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_olc_out_tpda_olc>;
    };
   };
  };
 };

 tpdm_olc: tpdm@7830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x7830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-olc";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port{
   tpdm_olc_out_tpda_olc: endpoint {
    remote-endpoint = <&tpda_olc_in_tpdm_olc>;
   };
  };
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_qatb_in_funnel_turing_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_turing_1_out_funnel_qatb>;
    };
   };
  };
 };

 cti0_ddr0: cti@69e1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69e1000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr1: cti@69e4000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69e4000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr1: cti@69e5000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69e5000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlmm: cti@6c09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c09000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlmm: cti@6c0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c0a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlct: cti@6c29000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c29000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlct: cti@6c2a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c2a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_wcss: cti@69a4000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69a4000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti0";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_wcss: cti@69a5000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69a5000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti1";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_wcss: cti@69a6000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x69a6000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti2";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_mss_q6: cti@683b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x683b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss-q6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_turing: cti@6867000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6867000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_ssc_sdc: cti@6b10000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b10000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_sdc_cti2";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ssc: cti@6b11000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b11000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_cti1";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ssc_q6: cti@6b1b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b1b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_q6_cti0";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ssc_noc: cti@6b1e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b1e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_noc";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti6_ssc_noc: cti@6b1f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b1f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_noc_cti6";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_swao: cti@6b04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b04000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_swao: cti@6b05000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b05000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_swao: cti@6b06000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b06000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti3_swao: cti@6b07000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b07000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_aop_m3: cti@6b21000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6b21000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-aop-m3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_titan: cti@6c13000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c13000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-titan";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_venus_arm9: cti@6c20000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6c20000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-venus-arm9";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_apss: cti@78e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x78e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@78f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x78f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_apss: cti@7900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7900000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu0: cti@7020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@7120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@7220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@7320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@7420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@7520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@7620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@7720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x7720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port{
   turing_etm0_out_funnel_turing_1: endpoint {
    remote-endpoint =
     <&funnel_turing_1_in_turing_etm0>;
   };
  };
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port {
   modem_etm0_out_funnel_in2: endpoint {
    remote-endpoint =
     <&funnel_in2_in_modem_etm0>;
   };
  };
 };

 sensor_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-sensor-etm0";
  qcom,inst-id = <8>;

  port {
   sensor_etm0_out_funnel_swao: endpoint {
    remote-endpoint =
     <&funnel_swao_in_sensor_etm0>;
   };
  };
 };

 tpdm_lpass: tpdm@6b16000 {
  compatible = "qcom,coresight-dummy";
  coresight-name = "coresight-tpdm-lpass";

  qcom,dummy-source;
  port {
   tpdm_lpass_out_funnel_in1: endpoint {
    remote-endpoint = <&funnel_in1_in_tpdm_lpass>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_in1: endpoint {
    remote-endpoint =
     <&funnel_in1_in_audio_etm0>;
   };
  };
 };

 funnel_apss_merg: funnel@7810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_merg_out_funnel_in2: endpoint {
     remote-endpoint =
         <&funnel_in2_in_funnel_apss_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss_merg_in_tpda_olc: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_olc_out_funnel_apss_merg>;
    };
   };

   port@3 {
    reg = <4>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_apss_out_funnel_apss_merg>;
    };
   };
   port@4 {
    reg = <5>;
    funnel_apss_merg_in_tpda_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_llm_silver_out_funnel_apss_merg>;
    };
   };
   port@5 {
    reg = <6>;
    funnel_apss_merg_in_tpda_llm_gold: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpda_llm_gold_out_funnel_apss_merg>;
    };
   };
  };
 };

 etm0: etm@7040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7040000 0x1000>;
  cpu = <&CPU0>;

  coresight-name = "coresight-etm0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm0>;
   };
  };
 };

 etm1: etm@7140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7140000 0x1000>;
  cpu = <&CPU1>;

  coresight-name = "coresight-etm1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm1>;
   };
  };
 };

 etm2: etm@7240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7240000 0x1000>;
  cpu = <&CPU2>;

  coresight-name = "coresight-etm2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm2>;
   };
  };
 };

 etm3: etm@7340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7340000 0x1000>;
  cpu = <&CPU3>;

  coresight-name = "coresight-etm3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm3>;
   };
  };
 };

 etm4: etm@7440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7440000 0x1000>;
  cpu = <&CPU4>;

  coresight-name = "coresight-etm4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm4>;
   };
  };
 };

 etm5: etm@7540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7540000 0x1000>;
  cpu = <&CPU5>;

  coresight-name = "coresight-etm5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm5>;
   };
  };
 };

 etm6: etm@7640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7640000 0x1000>;
  cpu = <&CPU6>;

  coresight-name = "coresight-etm6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm6>;
   };
  };
 };

 etm7: etm@7740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7740000 0x1000>;
  cpu = <&CPU7>;

  coresight-name = "coresight-etm7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm7>;
   };
  };
 };

 ipcb_tgu: tgu@6b0c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b999>;
  reg = <0x6b0c000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <4>;
  tgu-timer-counters = <8>;

  coresight-name = "coresight-tgu-ipcb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 funnel_apss: funnel@7800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x7800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };
};
# 733 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-vidc.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm670-vidc.dtsi"
&soc {
 msm_vidc0: qcom,vidc0 {
  compatible = "qcom,msm-vidc", "qcom,sdm670-vidc";
  status = "ok";
  sku-index = <0>;
  reg = <0xaa00000 0x200000>;
  interrupts = <0 174 4>;


  venus-supply = <&venus_gdsc>;
  venus-core0-supply = <&vcodec0_gdsc>;
  venus-core1-supply = <&vcodec1_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk",
   "core1_clk", "core1_bus_clk";
  clocks = <&clock_videocc 11>,
   <&clock_videocc 8>,
   <&clock_videocc 10>,
   <&clock_videocc 5>,
   <&clock_videocc 4>,
   <&clock_videocc 7>,
   <&clock_videocc 6>;
  qcom,proxy-clock-names = "core_clk", "iface_clk",
   "bus_clk", "core0_clk", "core0_bus_clk",
   "core1_clk", "core1_bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x1 0x0>;
  qcom,allowed-clock-rates = <100000000 200000000 330000000
   380000000 444000000 533000000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "msm-vidc-ddr";
   qcom,bus-range-kbps = <1000 3388000>;
  };
  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x10a0 0x8>,
    <&apps_smmu 0x10b0 0x0>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x79000000 0x67000000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x10a1 0x8>,
    <&apps_smmu 0x10a5 0x8>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x51000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x10a3 0x8>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x29000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x10a4 0x8>,
    <&apps_smmu 0x10b4 0x0>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x28000000>;
   qcom,secure-context-bank;
  };
 };

 msm_vidc1: qcom,vidc1 {
  compatible = "qcom,msm-vidc", "qcom,sdm670-vidc";
  status = "ok";
  sku-index = <1>;
  reg = <0xaa00000 0x200000>;
  interrupts = <0 174 4>;


  venus-supply = <&venus_gdsc>;
  venus-core0-supply = <&vcodec0_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk", "core1_clk",
   "core1_bus_clk";
  clocks = <&clock_videocc 11>,
   <&clock_videocc 8>,
   <&clock_videocc 10>,
   <&clock_videocc 5>,
   <&clock_videocc 4>,
   <&clock_videocc 7>,
   <&clock_videocc 6>;
  qcom,proxy-clock-names = "core_clk", "iface_clk",
   "bus_clk", "core0_clk", "core0_bus_clk",
   "core1_clk", "core1_bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x4 0x4>;
  qcom,allowed-clock-rates = <100000000 200000000 330000000
   364700000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "msm-vidc-ddr";
   qcom,bus-range-kbps = <1000 2128000>;
  };
  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x10a0 0x8>,
    <&apps_smmu 0x10b0 0x0>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x79000000 0x67000000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x10a1 0x8>,
    <&apps_smmu 0x10a5 0x8>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x51000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x10a3 0x8>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x29000000 0x28000000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x10a4 0x8>,
    <&apps_smmu 0x10b4 0x0>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x28000000>;
   qcom,secure-context-bank;
  };
 };
};
# 735 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-sde-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-sde-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@ae94a00 {
  compatible = "qcom,mdss_dsi_pll_10nm";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0xae94a00 0x1e0>,
        <0xae94400 0x800>,
        <0xaf03000 0x8>,
        <0xae94200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@ae96a00 {
  compatible = "qcom,mdss_dsi_pll_10nm";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;
  reg = <0xae96a00 0x1e0>,
        <0xae96400 0x800>,
        <0xaf03000 0x8>,
        <0xae96200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@88ea000 {
  compatible = "qcom,mdss_dp_pll_10nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x088ea000 0x200>,
        <0x088eaa00 0x200>,
        <0x088ea200 0x200>,
        <0x088ea600 0x200>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base", "ln_tx0_base",
   "ln_tx1_base", "gdsc_base";

  gdsc-supply = <&mdss_core_gdsc>;

  clocks = <&clock_dispcc 0>,
    <&clock_rpmh 0>,
    <&clock_gcc 159>,
    <&clock_gcc 169>,
    <&clock_gcc 163>;
  clock-names = "iface_clk", "ref_clk_src", "ref_clk",
   "cfg_ahb_clk", "pipe_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

  };
 };

};
# 737 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/sdm670-sde.dtsi" 1
# 12 "../arch/arm64/boot/dts/qcom/sdm670-sde.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/mdss-10nm-pll-clk.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@ae00000 {
  compatible = "qcom,sde-kms";
  reg = <0x0ae00000 0x81d40>,
        <0x0aeb0000 0x2008>,
        <0x0aeac000 0xf0>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys";

  clocks =
   <&clock_gcc 27>,
   <&clock_gcc 28>,
   <&clock_dispcc 0>,
   <&clock_dispcc 1>,
   <&clock_dispcc 23>,
   <&clock_dispcc 36>;
  clock-names = "gcc_iface", "gcc_bus", "iface_clk",
    "bus_clk", "core_clk", "vsync_clk";
  clock-rate = <0 0 0 0 300000000 19200000 0>;
  clock-max-rate = <0 0 0 0 412500000 19200000 0>;

  sde-vdd-supply = <&mdss_core_gdsc>;


  interrupt-parent = <&pdc>;
  interrupts = <0 83 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  iommus = <&apps_smmu 0x880 0x8>,
   <&apps_smmu 0xc80 0x8>;

  #address-cells = <1>;
  #size-cells = <0>;

  #power-domain-cells = <0>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x45C>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800>;
  qcom,sde-ctl-size = <0xE4>;
  qcom,sde-ctl-display-pref = "primary", "primary", "none",
      "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x0 0x0 0x4a000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "primary", "none",
      "none", "none", "none";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0xc>;

  qcom,sde-dspp-off = <0x55000 0x57000>;
  qcom,sde-dspp-size = <0x17e0>;

  qcom,sde-dest-scaler-top-off = <0x00061000>;
  qcom,sde-dest-scaler-top-size = <0xc>;
  qcom,sde-dest-scaler-off = <0x800 0x1000>;
  qcom,sde-dest-scaler-size = <0x800>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x3b8 24>;

  qcom,sde-intf-off = <0x6b000 0x6b800
     0x6c000 0x6c800>;
  qcom,sde-intf-size = <0x280>;

  qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
  qcom,sde-pp-off = <0x71000 0x71800
       0x72000 0x72800 0x73000>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x1>;
  qcom,sde-pp-size = <0xd4>;

  qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0>;
  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000 0x81400>;
  qcom,sde-dsc-size = <0x140>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "vig",
     "dma", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x7000 0x25000 0x27000 0x29000>;
  qcom,sde-sspp-src-size = <0x1c8>;

  qcom,sde-sspp-xin-id = <0 4 1 5 9>;
  qcom,sde-sspp-excl-rect = <1 1 1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <4 5 1 2 3>;
  qcom,sde-smart-dma-rev = "smart_dma_v2";

  qcom,sde-mixer-pair-mask = <2 1 6 0 0 3>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2b4 0>,
     <0x2ac 8>, <0x2b4 8>, <0x2bc 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <2560>;
  qcom,sde-wb-linewidth = <4096>;
  qcom,sde-mixer-blendstages = <0xb>;
  qcom,sde-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-version = <0x200>;
  qcom,sde-smart-panel-align-mode = <0xc>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-has-dim-layer;
  qcom,sde-has-idle-pc;
  qcom,sde-has-dest-scaler;
  qcom,sde-max-dest-scaler-input-linewidth = <2048>;
  qcom,sde-max-dest-scaler-output-linewidth = <2560>;
  qcom,sde-max-bw-low-kbps = <6800000>;
  qcom,sde-max-bw-high-kbps = <6800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;
  qcom,sde-dspp-ad-version = <0x00040000>;
  qcom,sde-dspp-ad-off = <0x28000 0x27000>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;

  qcom,sde-danger-lut = <0x0000000f 0x0000ffff 0x00000000
   0x00000000>;
  qcom,sde-safe-lut-linear =
   <4 0xfff8>,
   <0 0xfff0>;
  qcom,sde-safe-lut-macrotile =
   <10 0xfe00>,
   <11 0xfc00>,
   <12 0xf800>,
   <0 0xf000>;
  qcom,sde-safe-lut-nrt =
   <0 0xffff>;
  qcom,sde-safe-lut-cwb =
   <0 0xffff>;
  qcom,sde-qos-lut-linear =
   <4 0x00000000 0x00000357>,
   <5 0x00000000 0x00003357>,
   <6 0x00000000 0x00023357>,
   <7 0x00000000 0x00223357>,
   <8 0x00000000 0x02223357>,
   <9 0x00000000 0x22223357>,
   <10 0x00000002 0x22223357>,
   <11 0x00000022 0x22223357>,
   <12 0x00000222 0x22223357>,
   <13 0x00002222 0x22223357>,
   <14 0x00012222 0x22223357>,
   <0 0x00112222 0x22223357>;
  qcom,sde-qos-lut-macrotile =
   <10 0x00000003 0x44556677>,
   <11 0x00000033 0x44556677>,
   <12 0x00000233 0x44556677>,
   <13 0x00002233 0x44556677>,
   <14 0x00012233 0x44556677>,
   <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-nrt =
   <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb =
   <0 0x75300000 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-inline-rotator = <&mdss_rotator 0>;
  qcom,sde-inline-rot-xin = <10 11>;
  qcom,sde-inline-rot-xin-type = "sspp", "wb";


  qcom,sde-inline-rot-clk-ctrl = <0x2bc 0x8>, <0x2bc 0xc>;

  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x1>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-gamut = <0x1000 0x00040000>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "sde-vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x881 0x8>,
          <&apps_smmu 0xc81 0x8>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
       <22 512 0 0>, <23 512 0 0>,
       <22 512 0 6400000>, <23 512 0 6400000>,
       <22 512 0 6400000>, <23 512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
 };

 sde_rscc: qcom,sde_rscc@af20000 {
  cell-index = <0>;
  compatible = "qcom,sde-rsc";
  reg = <0xaf20000 0x1c44>,
   <0xaf30000 0x3fd4>;
  reg-names = "drv", "wrapper";
  qcom,sde-rsc-version = <1>;

  vdd-supply = <&mdss_core_gdsc>;
  clocks = <&clock_dispcc 35>,
   <&clock_dispcc 34>;
  clock-names = "vsync_clk", "iface_clk";
  clock-rate = <0 0>;

  qcom,sde-dram-channels = <2>;

  mboxes = <&disp_rsc 0>;
  mbox-names = "disp_rsc";


  qcom,sde-data-bus {
   qcom,msm-bus,name = "disp_rsc_mnoc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
       <20003 20515 0 0>, <20004 20515 0 0>,
       <20003 20515 0 6400000>, <20004 20515 0 6400000>,
       <20003 20515 0 6400000>, <20004 20515 0 6400000>;
  };

  qcom,sde-llcc-bus {
   qcom,msm-bus,name = "disp_rsc_llcc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20001 20513 0 0>,
       <20001 20513 0 6400000>,
       <20001 20513 0 6400000>;
  };

  qcom,sde-ebi-bus {
   qcom,msm-bus,name = "disp_rsc_ebi";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20000 20512 0 0>,
       <20000 20512 0 6400000>,
       <20000 20512 0 6400000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@ae00000 {
  compatible = "qcom,sde_rotator";
  reg = <0x0ae00000 0xac000>,
        <0x0aeb8000 0x3000>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x1>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 27>,
   <&clock_gcc 28>,
   <&clock_dispcc 0>,
   <&clock_dispcc 32>,
   <&clock_dispcc 1>;
  clock-names = "gcc_iface", "gcc_bus",
   "iface_clk", "rot_clk", "axi_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

   power-domains = <&mdss_mdp>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-vbif-memtype = <3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;



  qcom,mdss-inline-rot-qos-lut = <0x44556677 0x00112233
       0x44556677 0x00112233>;
  qcom,mdss-inline-rot-danger-lut = <0x0055aaff 0x0000ffff>;
  qcom,mdss-inline-rot-safe-lut = <0x0000f000 0x0000ff00>;

  qcom,mdss-rot-qos-cpu-mask = <0xf>;
  qcom,mdss-rot-qos-cpu-dma-latency = <67>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;

  cache-slice-names = "rotator";
  cache-slices = <&llcc 4>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x1090 0x0>;
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x1091 0x0>;
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.2";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  reg = <0xae94000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&pm660_l1>;
  clocks = <&clock_dispcc 2>,
  <&clock_dispcc 3>,
  <&clock_dispcc 4>,
  <&clock_dispcc 26>,
  <&clock_dispcc 27>,
  <&clock_dispcc 19>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
     "pixel_clk", "pixel_clk_rcg",
     "esc_clk";

  qcom,null-insertion-enabled;
  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <4>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi_ctrl1@ae96000 {
  compatible = "qcom,dsi-ctrl-hw-v2.2";
  label = "dsi-ctrl-1";
  cell-index = <1>;
  reg = <0xae96000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <5 0>;
  vdda-1p2-supply = <&pm660_l1>;
  clocks = <&clock_dispcc 5>,
  <&clock_dispcc 6>,
  <&clock_dispcc 7>,
  <&clock_dispcc 28>,
  <&clock_dispcc 29>,
  <&clock_dispcc 21>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";
  qcom,null-insertion-enabled;
  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <4>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94400 {
  compatible = "qcom,dsi-phy-v3.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0xae94400 0x7c0>,
   <0xae94200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  gdsc-supply = <&mdss_core_gdsc>;
  vdda-0p9-supply = <&pm660l_l1>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 80];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <32>;
   };
  };
 };

 mdss_dsi_phy1: qcom,mdss_dsi_phy0@ae96400 {
  compatible = "qcom,dsi-phy-v3.0";
  label = "dsi-phy-1";
  cell-index = <1>;
  reg = <0xae96400 0x7c0>,
   <0xae96200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  gdsc-supply = <&mdss_core_gdsc>;
  vdda-0p9-supply = <&pm660l_l1>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,platform-lane-config = [00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 00
      00 00 00 80];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <32>;
   };
  };
 };

 sde_dp: qcom,dp_display@0{
  cell-index = <0>;
  compatible = "qcom,dp-display";
  status = "disabled";
  vdda-1p2-supply = <&pm660_l1>;
  vdda-0p9-supply = <&pm660l_l1>;

  reg = <0xae90000 0x0dc>,
   <0xae90200 0x0c0>,
   <0xae90400 0x508>,
   <0xae90a00 0x094>,
   <0x88eaa00 0x200>,
   <0x88ea200 0x200>,
   <0x88ea600 0x200>,
   <0xaf02000 0x1a0>,
   <0x780000 0x621c>,
   <0x88ea030 0x10>,
   <0x88e8000 0x20>,
   <0x0aee1000 0x034>;

  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "qfprom_physical", "dp_pll",
   "usb3_dp_com", "hdcp_physical";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 8>,
    <&clock_rpmh 0>,
    <&clock_gcc 159>,
    <&clock_gcc 169>,
    <&clock_gcc 163>,
    <&clock_dispcc 12>,
    <&clock_dispcc 14>,
    <&clock_dispcc 17>,
    <&clock_dispcc 10>,
    <&clock_dispcc 18>,
    <&mdss_dp_pll 5>;
  clock-names = "core_aux_clk", "core_usb_ref_clk_src",
   "core_usb_ref_clk", "core_usb_cfg_ahb_clk",
   "core_usb_pipe_clk", "ctrl_link_clk",
   "ctrl_link_iface_clk", "ctrl_pixel_clk",
   "crypto_clk", "pixel_clk_rcg", "pixel_parent";

  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13 23 1d];
  qcom,aux-cfg2-settings = [28 24];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 bb];
  qcom,aux-cfg9-settings = [44 03];

  qcom,max-pclk-frequency-khz = <300000>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <4>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <36000>;
    qcom,supply-disable-load = <32>;
   };
  };
 };
};
# 739 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 jtag_mm0: jtagmm@7040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@7140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@7240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@7340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@7440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@7540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@7640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@7740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0x17a00000 0x10000>,
        <0x17a60000 0x100000>;
  interrupts = <1 9 4>;
  interrupt-parent = <&intc>;
  ignored-save-restore-irqs = <38>;
 };

 pdc: interrupt-controller@b220000{
  compatible = "qcom,pdc-sdm670";
  reg = <0xb220000 0x400>;
  #interrupt-cells = <3>;
  interrupt-parent = <&intc>;
  interrupt-controller;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;




   label = "modem";
  };
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 qcom_cedev: qcedev@1de0000 {
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 0>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <125 512 0 0>,
    <125 512 393600 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 17>,
     <&clock_gcc 17>,
     <&clock_gcc 15>,
     <&clock_gcc 16>;
  qcom,ce-opp-freq = <171430000>;
  qcom,request-bw-before-clk;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x706 0x1>,
    <&apps_smmu 0x716 0x1>;
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <125 512 0 0>,
   <125 512 393600 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 17>,
     <&clock_gcc 17>,
     <&clock_gcc 15>,
     <&clock_gcc 16>;
  qcom,ce-opp-freq = <171430000>;
  qcom,request-bw-before-clk;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x704 0x1>,
    <&apps_smmu 0x714 0x1>;
 };

 qcom,qbt1000 {
  compatible = "qcom,qbt1000";
  clock-names = "core", "iface";
  clock-frequency = <25000000>;
  qcom,ipc-gpio = <&tlmm 121 0>;
  qcom,finger-detect-gpio = <&tlmm 122 0>;
 };

 qcom_seecom: qseecom@86d00000 {
  compatible = "qcom,qseecom";




  reg = <0x86d00000 0x03C00000>;


  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <125 512 0 0>,
    <125 512 200000 400000>,
    <125 512 300000 800000>,
    <125 512 400000 1000000>;
  clock-names = "core_clk_src", "core_clk",
      "iface_clk", "bus_clk";
  clocks = <&clock_gcc 17>,
    <&clock_gcc 17>,
    <&clock_gcc 15>,
    <&clock_gcc 16>;
  qcom,ce-opp-freq = <171430000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_tzlog: tz-log@146bf720 {
  compatible = "qcom,tz-log";
  reg = <0x146bf720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom_rng: qrng@793000{
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 72>;
  clock-names = "iface_clk";
 };

 thermal_zones: thermal-zones {};

 tsens0: tsens@c222000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc222000 0x4>,
        <0xc263000 0x1ff>;
  reg-names = "tsens_srot_physical",
       "tsens_tm_physical";
  interrupts = <0 506 0>, <0 508 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 tsens1: tsens@c223000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc223000 0x4>,
        <0xc265000 0x1ff>;
  reg-names = "tsens_srot_physical",
       "tsens_tm_physical";
  interrupts = <0 507 0>, <0 509 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 timer@0x17c90000{
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17c90000 0x1000>;
  clock-frequency = <19200000>;

  frame@0x17ca0000 {
   frame-number = <0>;
   interrupts = <0 7 0x4>,
         <0 6 0x4>;
   reg = <0x17ca0000 0x1000>,
         <0x17cb0000 0x1000>;
  };

  frame@17cc0000 {
   frame-number = <1>;
   interrupts = <0 8 0x4>;
   reg = <0x17cc0000 0x1000>;
   status = "disabled";
  };

  frame@17cd0000 {
   frame-number = <2>;
   interrupts = <0 9 0x4>;
   reg = <0x17cd0000 0x1000>;
   status = "disabled";
  };

  frame@17ce0000 {
   frame-number = <3>;
   interrupts = <0 10 0x4>;
   reg = <0x17ce0000 0x1000>;
   status = "disabled";
  };

  frame@17cf0000 {
   frame-number = <4>;
   interrupts = <0 11 0x4>;
   reg = <0x17cf0000 0x1000>;
   status = "disabled";
  };

  frame@17d00000 {
   frame-number = <5>;
   interrupts = <0 12 0x4>;
   reg = <0x17d00000 0x1000>;
   status = "disabled";
  };

  frame@17d10000 {
   frame-number = <6>;
   interrupts = <0 13 0x4>;
   reg = <0x17d10000 0x1000>;
   status = "disabled";
  };
 };

 restart@10ac000 {
  compatible = "qcom,pshold";
  reg = <0xC264000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 aop-msg-client {
  compatible = "qcom,debugfs-qmp-client";
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };

 clock_rpmh: qcom,rpmhclk {
  compatible = "qcom,rpmh-clk-sdm670";
  #clock-cells = <1>;
  mboxes = <&apps_rsc 0>;
  mbox-names = "apps";
 };

 clock_gcc: qcom,gcc@100000 {
  compatible = "qcom,gcc-sdm670", "syscon";
  reg = <0x100000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&pm660l_s3_level>;
  vdd_cx_ao-supply = <&pm660l_s3_level_ao>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@ab00000 {
  compatible = "qcom,video_cc-sdm670", "syscon";
  reg = <0xab00000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&pm660l_s3_level>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_camcc: qcom,camcc@ad00000 {
  compatible = "qcom,cam_cc-sdm670", "syscon";
  reg = <0xad00000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&pm660l_s3_level>;
  vdd_mx-supply = <&pm660l_s1_level>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <&cam_csiphy0>;
  qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <&cam_csiphy1>;
  qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <&cam_csiphy2>;
  qcom,cam_cc_cci_clk_src-opp-handle = <&cam_cci>;
  qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <&cam_csid0>;
  qcom,cam_cc_ife_0_clk_src-opp-handle = <&cam_vfe0>;
  qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <&cam_csid1>;
  qcom,cam_cc_ife_1_clk_src-opp-handle = <&cam_vfe1>;
  qcom,cam_cc_ife_lite_csid_clk_src-opp-handle = <&cam_csid_lite>;
  qcom,cam_cc_ife_lite_clk_src-opp-handle = <&cam_vfe_lite>;
  qcom,cam_cc_icp_clk_src-opp-handle = <&cam_a5>;
  qcom,cam_cc_ipe_0_clk_src-opp-handle = <&cam_ipe0>;
  qcom,cam_cc_ipe_1_clk_src-opp-handle = <&cam_ipe1>;
  qcom,cam_cc_bps_clk_src-opp-handle = <&cam_bps>;
 };

 clock_dispcc: qcom,dispcc@af00000 {
  compatible = "qcom,dispcc-sdm670", "syscon";
  reg = <0xaf00000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&pm660l_s3_level>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpucc: qcom,gpucc@5090000 {
  compatible = "qcom,gpucc-sdm670", "syscon";
  reg = <0x5090000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&pm660l_s3_level>;
  vdd_mx-supply = <&pm660l_s1_level>;
  qcom,gpu_cc_gmu_clk_src-opp-handle = <&gmu>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gfx: qcom,gfxcc@5090000 {
  compatible = "qcom,gfxcc-sdm670";
  reg = <0x5090000 0x9000>;
  reg-names = "cc_base";
  vdd_gfx-supply = <&pm660l_s2_level>;
  qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <&msm_gpu>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cpucc_debug: syscon@17970018 {
  compatible = "syscon";
  reg = <0x17970018 0x4>;
 };

 clock_debug: qcom,cc-debug {
  compatible = "qcom,debugcc-sdm845";
  qcom,cc-count = <6>;
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,camcc = <&clock_camcc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,cpucc = <&cpucc_debug>;
  clock-names = "xo_clk_src";
  clocks = <&clock_rpmh 0>;
  #clock-cells = <1>;
 };

 clock_cpucc: qcom,cpucc@0x17d41000 {
  compatible = "qcom,clk-cpu-osm-sdm670";
  reg = <0x17d41000 0x1400>,
   <0x17d43000 0x1400>,
   <0x17d45800 0x1400>;
  reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
  vdd_l3_mx_ao-supply = <&pm660l_s1_level_ao>;
  vdd_pwrcl_mx_ao-supply = <&pm660l_s1_level_ao>;

  qcom,mx-turbo-freq = <1440000000 1708000000 3300000001>;
  l3-devs = <&l3_cpu0 &l3_cpu6 &l3_cdsp>;

  clock-names = "xo_ao";
  clocks = <&clock_rpmh 1>;
  #clock-cells = <1>;
 };

 clock_aop: qcom,aopclk {
  compatible = "qcom,aop-qmp-clk-v1";
  #clock-cells = <1>;
  mboxes = <&qmp_aop 0>;
  mbox-names = "qdss_clk";
 };

 slim_aud: slim@62dc0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x62dc0000 0x2c000>,
   <0x62d84000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x780000>;
  qcom,ea-pc = <0x290>;
  status = "disabled";
  qcom,iommu-s1-bypass;

  iommu_slim_aud_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x1826 0x0>,
     <&apps_smmu 0x182d 0x0>,
     <&apps_smmu 0x182e 0x1>,
     <&apps_smmu 0x1830 0x1>;
  };

 };

 slim_qca: slim@62e40000 {
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0x62e40000 0x2c000>,
   <0x62e04000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 291 0>, <0 292 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  status = "ok";
  qcom,iommu-s1-bypass;

  iommu_slim_qca_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x1833 0x0>;
  };


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 wdog: qcom,wdt@17980000{
  compatible = "qcom,msm-watchdog";
  reg = <0x17980000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 0>, <0 1 0>;




  qcom,bark-time = <20000>;

  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@c221000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x0c221000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };
 };

 gpi_dma0: qcom,gpi-dma@0x800000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x800000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 244 0>, <0 245 0>, <0 246 0>, <0 247 0>,
        <0 248 0>, <0 249 0>, <0 250 0>, <0 251 0>,
        <0 252 0>, <0 253 0>, <0 254 0>, <0 255 0>,
        <0 256 0>;
  qcom,max-num-gpii = <13>;
  qcom,gpii-mask = <0xfa>;
  qcom,ev-factor = <2>;
  iommus = <&apps_smmu 0x0016 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@0xa00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0xa00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 279 0>, <0 280 0>, <0 281 0>, <0 282 0>,
        <0 283 0>, <0 284 0>, <0 293 0>, <0 294 0>,
        <0 295 0>, <0 296 0>, <0 297 0>, <0 298 0>,
        <0 299 0>;
  qcom,max-num-gpii = <13>;
  qcom,gpii-mask = <0xfa>;
  qcom,ev-factor = <2>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  iommus = <&apps_smmu 0x06d6 0x0>;
  status = "ok";
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache200 {
   qcom,dump-node = <&L1_I_200>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache300 {
   qcom,dump-node = <&L1_I_300>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache400 {
   qcom,dump-node = <&L1_I_400>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache500 {
   qcom,dump-node = <&L1_I_500>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache600 {
   qcom,dump-node = <&L1_I_600>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache700 {
   qcom,dump-node = <&L1_I_700>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache200 {
   qcom,dump-node = <&L1_D_200>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache300 {
   qcom,dump-node = <&L1_D_300>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache400 {
   qcom,dump-node = <&L1_D_400>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache500 {
   qcom,dump-node = <&L1_D_500>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache600 {
   qcom,dump-node = <&L1_D_600>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache700 {
   qcom,dump-node = <&L1_D_700>;
   qcom,dump-id = <0x87>;
  };
  qcom,llcc1_d_cache {
   qcom,dump-node = <&LLCC_1>;
   qcom,dump-id = <0x140>;
  };
  qcom,llcc2_d_cache {
   qcom,dump-node = <&LLCC_2>;
   qcom,dump-id = <0x141>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump200 {
   qcom,dump-node = <&L1_TLB_200>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump300 {
   qcom,dump-node = <&L1_TLB_300>;
   qcom,dump-id = <0x23>;
  };
  qcom,l1_tlb_dump400 {
   qcom,dump-node = <&L1_TLB_400>;
   qcom,dump-id = <0x24>;
  };
  qcom,l1_tlb_dump500 {
   qcom,dump-node = <&L1_TLB_500>;
   qcom,dump-id = <0x25>;
  };
  qcom,l1_tlb_dump600 {
   qcom,dump-node = <&L1_TLB_600>;
   qcom,dump-id = <0x26>;
  };
  qcom,l1_tlb_dump700 {
   qcom,dump-node = <&L1_TLB_700>;
   qcom,dump-id = <0x27>;
  };
 };

 mem_dump: mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpmh {
   qcom,dump-size = <0x2000000>;
   qcom,dump-id = <0xec>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  tmc_etf {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf0>;
  };

  tmc_etfswao {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xf1>;
  };

  tmc_etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  tmc_etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  etfswao_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x102>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

  power_regs {
   qcom,dump-size = <0x100000>;
   qcom,dump-id = <0xed>;
  };
 };

 kryo3xx-erp {
  compatible = "arm,arm64-kryo3xx-cpu-erp";
  interrupts = <1 6 4>,
        <1 7 4>,
        <0 34 4>,
        <0 35 4>;

  interrupt-names = "l1-l2-faultirq",
      "l1-l2-errirq",
      "l3-scu-errirq",
      "l3-scu-faultirq";
 };

 qcom,ipc-spinlock@1f40000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1f40000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86000000 {
  compatible = "qcom,smem";
  reg = <0x86000000 0x200000>,
   <0x17911008 0x4>,
   <0x778000 0x7000>,
   <0x1fd4000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_reg";
  qcom,mpu-enabled;
 };

 qmp_aop: qcom,qmp-aop@c300000 {
  compatible = "qcom,qmp-mbox";
  label = "aop";
  reg = <0xc300000 0x100000>,
   <0x1799000c 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x1>;
  interrupts = <0 389 1>;
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 qcom,glink-smem-native-xprt-modem@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x1799000c 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x1000>;
  interrupts = <0 449 1>;
  label = "mpss";
 };

 qcom,glink-smem-native-xprt-adsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x1799000c 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x1000000>;
  interrupts = <0 170 1>;
  label = "lpass";
  qcom,qos-config = <&glink_qos_adsp>;
  qcom,ramp-time = <0xaf>;
 };

 glink_qos_adsp: qcom,glink-qos-config-adsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 glink_spi_xprt_wdsp: qcom,glink-spi-xprt-wdsp {
  compatible = "qcom,glink-spi-xprt";
  label = "wdsp";
  qcom,remote-fifo-config = <&glink_fifo_wdsp>;
  qcom,qos-config = <&glink_qos_wdsp>;
  qcom,ramp-time = <0x10>,
         <0x20>,
         <0x30>,
         <0x40>;
 };

 glink_fifo_wdsp: qcom,glink-fifo-config-wdsp {
  compatible = "qcom,glink-fifo-config";
  qcom,out-read-idx-reg = <0x12000>;
  qcom,out-write-idx-reg = <0x12004>;
  qcom,in-read-idx-reg = <0x1200C>;
  qcom,in-write-idx-reg = <0x12010>;
 };

 glink_qos_wdsp: qcom,glink-qos-config-wdsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x80 0x0>,
     <0x70 0x1>,
     <0x60 0x2>,
     <0x50 0x3>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink-smem-native-xprt-cdsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x1799000c 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x10>;
  interrupts = <0 574 1>;
  label = "cdsp";
 };

 glink_mpss: qcom,glink-ssr-modem {
  compatible = "qcom,glink_ssr";
  label = "modem";
  qcom,edge = "mpss";
  qcom,notify-edges = <&glink_lpass>, <&glink_cdsp>;
  qcom,xprt = "smem";
 };

 glink_lpass: qcom,glink-ssr-adsp {
  compatible = "qcom,glink_ssr";
  label = "adsp";
  qcom,edge = "lpass";
  qcom,notify-edges = <&glink_mpss>, <&glink_cdsp>;
  qcom,xprt = "smem";
 };

 glink_cdsp: qcom,glink-ssr-cdsp {
  compatible = "qcom,glink_ssr";
  label = "cdsp";
  qcom,edge = "cdsp";
  qcom,notify-edges = <&glink_mpss>, <&glink_lpass>;
  qcom,xprt = "smem";
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "mpss";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "lpass";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_cdsp_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "cdsp";
  qcom,glink-xprt = "smem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,glink_pkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-loopback_cntl {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
  };

  qcom,glinkpkt-loopback_data {
   qcom,glinkpkt-transport = "lloop";
   qcom,glinkpkt-edge = "local";
   qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
   qcom,glinkpkt-dev-name = "glink_pkt_loopback";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-transport = "smem";
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x17e00058 0x17e10058 0x17e20058
     0x17e30058 0x17e40058 0x17e50058>;
  qcom,config-arr = <0x17e00060 0x17e10060 0x17e20060
     0x17e30060 0x17e40060 0x17e50060>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x17e60058 0x17e70058>;
  qcom,config-arr = <0x17e60060 0x17e70060>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect-v2";
  qcom,threshold-arr = <0x1799041c 0x17990420>;
  qcom,config-reg = <0x17990434>;
 };

 qcom,msm-gladiator-v3@17900000 {
  compatible = "qcom,msm-gladiator-v3";
  reg = <0x17900000 0xd080>;
  reg-names = "gladiator_base";
  interrupts = <0 17 0>;
 };

 eud: qcom,msm-eud@88e0000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 492 4>;
  reg = <0x88e0000 0x2000>;
  reg-names = "eud_base";
  clocks = <&clock_gcc 169>;
  clock-names = "cfg_ahb_clk";
 };

 qcom,llcc@1100000 {
  compatible = "qcom,llcc-core", "syscon", "simple-mfd";
  reg = <0x1100000 0x250000>;
  reg-names = "llcc_base";
  qcom,llcc-banks-off = <0x0 0x80000 >;
  qcom,llcc-broadcast-off = <0x200000>;

  llcc: qcom,sdm670-llcc {
   compatible = "qcom,sdm670-llcc";
   #cache-cells = <1>;
   max-slices = <32>;
   qcom,dump-size = <0x80000>;
  };

  qcom,llcc-perfmon {
   compatible = "qcom,llcc-perfmon";
  };

  qcom,llcc-erp {
   compatible = "qcom,llcc-erp";
   interrupt-names = "ecc_irq";
   interrupts = <0 582 4>;
  };

  qcom,llcc-amon {
   compatible = "qcom,llcc-amon";
  };

  LLCC_1: llcc_1_dcache {
   qcom,dump-size = <0xd8000>;
  };

  LLCC_2: llcc_2_dcache {
   qcom,dump-size = <0xd8000>;
  };
 };

 cmd_db: qcom,cmd-db@c3f000c {
  compatible = "qcom,cmd-db";
  reg = <0xc3f000c 0x8>;
 };

 apps_rsc: mailbox@179e0000 {
  compatible = "qcom,tcs-drv";
  label = "apps_rsc";
  reg = <0x179e0000 0x100>, <0x179e0d00 0x3000>;
  interrupts = <0 5 0>;
  #mbox-cells = <1>;
  qcom,drv-id = <2>;
  qcom,tcs-config = <2 2>,
    <0 3>,
    <1 3>,
    <3 1>;
 };

 disp_rsc: mailbox@af20000 {
  compatible = "qcom,tcs-drv";
  label = "display_rsc";
  reg = <0xaf20000 0x100>, <0xaf21c00 0x3000>;
  interrupts = <0 129 0>;
  #mbox-cells = <1>;
  qcom,drv-id = <0>;
  qcom,tcs-config = <0 1>,
    <1 1>,
    <2 0>,
    <3 1>;
 };

 system_pm {
  compatible = "qcom,system-pm";
  mboxes = <&apps_rsc 0>;
 };

 dcc: dcc_v2@10a2000 {
  compatible = "qcom,dcc-v2";
  reg = <0x10a2000 0x1000>,
        <0x10ae000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  dcc-ram-offset = <0x6000>;
 };

 spmi_bus: qcom,spmi@c440000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0xc440000 0x1100>,
        <0xc600000 0x2000000>,
        <0xe600000 0x100000>,
        <0xe700000 0xa0000>,
        <0xc40a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 481 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 ufs_ice: ufsice@1d90000 {
  compatible = "qcom,ice";
  reg = <0x1d90000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 138>,
    <&clock_gcc 136>,
    <&clock_gcc 137>,
    <&clock_gcc 140>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&ufs_phy_gdsc>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 ufsphy_mem: ufsphy_mem@1d87000 {
  reg = <0x1d87000 0xe00>;
  reg-names = "phy_mem";
  #phy-cells = <0>;

  lanes-per-direction = <1>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmh 0>,
   <&clock_gcc 136>,
   <&clock_gcc 185>;

  status = "disabled";
 };

 ufshc_mem: ufshc@1d84000 {
  compatible = "qcom,ufshc";
  reg = <0x1d84000 0x3000>;
  interrupts = <0 265 0>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <1>;




  dev-ref-clk-freq = <0>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 177>,




   <&clock_gcc 183>,

   <&clock_gcc 137>,
   <&clock_gcc 179>,
   <&clock_gcc 181>,
   <&clock_rpmh 0>,
   <&clock_gcc 146>,
   <&clock_gcc 144>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  non-removable;
  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 2054 "../arch/arm64/boot/dts/qcom/sdm670.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x3f 0xC0>;
  qcom,pm-qos-cpu-group-latency-us = <67 67>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 14>;
  reset-names = "core_reset";

  status = "disabled";
 };

 qcom,lpass@62400000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x62400000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm660l_l9_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  qcom,signal-aop;
  memory-region = <&pil_adsp_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "adsp-pil";
  status = "ok";
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,guard-memory;
 };





    qcom,oembackup_sharedmem@0 {
        compatible = "qcom,sharedmem-uio";
        reg = <0x0 0x00100000>;
        reg-names = "oembackup";
        qcom,client-id = <0x00000004>;
        qcom,guard-memory;
    };



 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 ipa_hw: qcom,ipa@01e00000 {
  compatible = "qcom,ipa";
  reg = <0x1e00000 0x34000>,
        <0x1e04000 0x2c000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts =
   <0 311 0>,
   <0 432 0>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <13>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,use-64-bit-dma-mask;
  qcom,arm-smmu;
  qcom,bandwidth-vote-for-ipa;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <4>;
  qcom,msm-bus,vectors-KBps =

   <90 512 0 0>,
   <90 585 0 0>,
   <1 676 0 0>,
   <143 777 0 0>,

   <90 512 80000 600000>,
   <90 585 80000 350000>,
   <1 676 40000 40000>,
   <143 777 0 75>,

   <90 512 80000 640000>,
   <90 585 80000 640000>,
   <1 676 80000 80000>,
   <143 777 0 150>,

   <90 512 206000 960000>,
   <90 585 206000 960000>,
   <1 676 206000 160000>,
   <143 777 0 300>,

   <90 512 206000 3600000>,
   <90 585 206000 3600000>,
   <1 676 206000 300000>,
   <143 777 0 355>;
  qcom,bus-vector-names =
   "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";


  qcom,ipa-ram-mmap = <
   0x280
   0x0
   0x0
   0x288
   0x78
   0x4000
   0x308
   0x78
   0x4000
   0x388
   0x78
   0x4000
   0x408
   0x78
   0x4000
   0xf
   0x0
   0x7
   0x8
   0xe
   0x488
   0x78
   0x4000
   0x508
   0x78
   0x4000
   0xf
   0x0
   0x7
   0x8
   0xe
   0x588
   0x78
   0x4000
   0x608
   0x78
   0x4000
   0x688
   0x140
   0x7c8
   0x0
   0x800
   0x7d0
   0x200
   0x9d0
   0x200
   0x0
   0x0
   0x0
   0xbd8
   0x1024
   0x2000
   0x0
   0x2000
   0x0
   0x2000
   0x0
   0x2000
   0x0
   0x80
   0x200
   0x2000
   0x2000
   0x0
   0x2000
   0x0
   0x2000
   0x0
   0x2000
   0x0
   0x1c00
   0x400
  >;


  qcom,smp2pgpio_map_ipa_1_out {
   compatible = "qcom,smp2pgpio-map-ipa-1-out";
   gpios = <&smp2pgpio_ipa_1_out 0 0>;
  };

  qcom,smp2pgpio_map_ipa_1_in {
   compatible = "qcom,smp2pgpio-map-ipa-1-in";
   gpios = <&smp2pgpio_ipa_1_in 0 0>;
  };

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   qcom,smmu-s1-bypass;
   iommus = <&apps_smmu 0x720 0x0>;
   qcom,iova-mapping = <0x20000000 0x40000000>;
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   qcom,smmu-s1-bypass;
   iommus = <&apps_smmu 0x721 0x0>;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   qcom,smmu-s1-bypass;
   iommus = <&apps_smmu 0x722 0x0>;
   qcom,iova-mapping = <0x40000000 0x20000000>;
  };
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 pil_modem: qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x4080000 0x100>,
        <0x1f63000 0x008>,
        <0x1f65000 0x008>,
        <0x1f64000 0x008>,
        <0x4180000 0x020>,
        <0xc2b0000 0x004>,
        <0xb2e0100 0x004>,
        <0x4180044 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem",
       "halt_nc", "rmb_base", "restart_reg",
       "pdc_sync", "alt_reset";

  clocks = <&clock_rpmh 0>,
    <&clock_gcc 44>,
    <&clock_gcc 47>,
    <&clock_gcc 11>,
    <&clock_gcc 45>,
    <&clock_gcc 48>,
    <&clock_gcc 46>,
    <&clock_gcc 72>;
  clock-names = "xo", "iface_clk", "bus_clk",
         "mem_clk", "gpll0_mss_clk", "snoc_axi_clk",
         "mnoc_axi_clk", "prng_clk";
  qcom,proxy-clock-names = "xo", "prng_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
       "gpll0_mss_clk", "snoc_axi_clk",
       "mnoc_axi_clk";

  interrupts = <0 266 1>;
  vdd_cx-supply = <&pm660l_s3_level>;
  vdd_cx-voltage = <(384 + 1)>;
  vdd_mx-supply = <&pm660l_s1_level>;
  vdd_mx-uV = <(384 + 1)>;
  vdd_mss-supply = <&pm660_s5_level>;
  vdd_mss-uV = <(384 + 1)>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sequential-fw-load;
  qcom,sysmon-id = <0>;
  qcom,minidump-id = <3>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,override-acc;
  qcom,signal-aop;
  qcom,qdsp6v65-1-0;
  qcom,mss_pdc_offset = <9>;
  status = "ok";
  memory-region = <&pil_modem_mem>;
  qcom,mem-protect-id = <0xF>;
  qcom,complete-ramdump;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "mss-pil";
  qcom,mba-mem@0 {
   compatible = "qcom,pil-mba-mem";
   memory-region = <&pil_mba_mem>;
  };
 };

 qcom,venus@aae0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xaae0000 0x4000>;

  vdd-supply = <&venus_gdsc>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_videocc 11>,
    <&clock_videocc 8>,
    <&clock_videocc 10>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
  status = "ok";
 };

 qcom,turing@8300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x8300000 0x100000>;
  interrupts = <0 578 1>;

  vdd_cx-supply = <&pm660l_s3_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <(384 + 1) 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  qcom,signal-aop;
  memory-region = <&pil_cdsp_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_5_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_5_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_5_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_5_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_5_out 0 0>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "cdsp-pil";
  status = "ok";
 };

 sdcc1_ice: sdcc1ice@7c8000 {
  compatible = "qcom,ice";
  reg = <0x7c8000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 191>,
   <&clock_gcc 189>,
   <&clock_gcc 188>,
   <&clock_gcc 187>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <150 512 0 0>,
   <150 512 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7c4000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x7C4000 0x1000>, <0x7C5000 0x1000>;
  reg-names = "hc_mem", "cmdq_mem";

  interrupts = <0 641 0>, <0 644 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,large-address-bus;
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
      192000000 384000000>;
  qcom,bus-aggr-clk-rates = <50000000 50000000 50000000 50000000
    100000000 200000000 200000000>;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <150 512 0 0>, <1 782 0 0>,

   <150 512 1046 1600>,
   <1 782 1600 1600>,

   <150 512 52286 80000>,
   <1 782 80000 80000>,

   <150 512 65360 100000>,
   <1 782 100000 100000>,

   <150 512 130718 200000>,
   <1 782 100000 100000>,

   <150 512 130718 200000>,
   <1 782 130000 130000>,

   <150 512 261438 400000>,
   <1 782 300000 300000>,

   <150 512 261438 400000>,
   <1 782 300000 300000>,

   <150 512 1338562 4096000>,
   <1 782 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <67 67>;
  qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
  qcom,pm-qos-cmdq-latency-us = <67 67>, <67 67>;
  qcom,pm-qos-legacy-latency-us = <67 67>, <67 67>;

  clocks = <&clock_gcc 187>,
   <&clock_gcc 188>,
   <&clock_gcc 189>,




   <&clock_gcc 8>;

  clock-names = "iface_clk", "core_clk", "ice_core_clk",
   "bus_aggr_clk";

  qcom,ice-clk-rates = <300000000 75000000>;

  qcom,ddr-config = <0xC3040873>;

  qcom,nonremovable;
  nvmem-cells = <&minor_rev>;
  nvmem-cell-names = "minor_rev";

  status = "disabled";
 };

 sdhc_2: sdhci@8804000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x8804000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 204 0>, <0 222 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000
     50000000 100000000 201500000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 201500000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 100000 100000>,

   <81 512 261438 200000>,
   <1 608 130000 130000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <67 67>;
  qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
  qcom,pm-qos-legacy-latency-us = <67 67>, <67 67>;

  clocks = <&clock_gcc 112>,
   <&clock_gcc 113>;
  clock-names = "iface_clk", "core_clk";

  status = "disabled";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;

  msm_fastrpc_compute_cb1: qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1421 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb2: qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1422 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb3: qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1423 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb4: qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1424 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb5: qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1425 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb6: qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1426 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb7: qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x1429 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb8: qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x142A 0x30>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb9: qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1803 0x0>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb10: qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1804 0x0>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb11: qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1805 0x0>;
   dma-coherent;
  };
  msm_fastrpc_compute_cb12: qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1806 0x0>;
   dma-coherent;
   shared-cb;
  };
 };

 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-core-supply = <&pm660_l9>;
  qca,bt-vdd-pa-supply = <&pm660_l6>;
  qca,bt-vdd-ldo-supply = <&pm660_l19>;

  qca,bt-vdd-core-voltage-level = <1800000 1900000>;
  qca,bt-vdd-pa-voltage-level = <1304000 1370000>;
  qca,bt-vdd-ldo-voltage-level = <3312000 3400000>;

  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-ldo-current-level = <1>;
 };

 icnss: qcom,icnss@18800000 {
  compatible = "qcom,icnss";
  reg = <0x18800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  iommus = <&apps_smmu 0x0040 0x1>;
  interrupts = <0 414 0 >,
        <0 415 0 >,
        <0 416 0 >,
        <0 417 0 >,
        <0 418 0 >,
        <0 419 0 >,
        <0 420 0 >,
        <0 421 0 >,
        <0 422 0 >,
        <0 423 0 >,
        <0 424 0 >,
        <0 425 0 >;
  vdd-0.8-cx-mx-supply = <&pm660_l5>;
  vdd-1.8-xo-supply = <&pm660_l9>;
  vdd-1.3-rfa-supply = <&pm660_l6>;
  vdd-3.3-ch0-supply = <&pm660_l19>;
  qcom,vdd-3.3-ch0-config = <3000000 3312000>;
  qcom,wlan-msa-memory = <0x100000>;
  qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
  qcom,gpio-force-fatal-error = <&smp2pgpio_wlan_1_in 0 0>;
  qcom,gpio-early-crash-ind = <&smp2pgpio_wlan_1_in 1 0>;
  qcom,smmu-s1-bypass;
  #cooling-cells = <2>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 bwmon: qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x1436400 0x300>, <0x1436300 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 581 4>;
  qcom,mport = <0>;
  qcom,count-unit = <0x10000>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpubw>;
 };

 memlat_cpu0: qcom,memlat-cpu0 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 memlat_cpu6: qcom,memlat-cpu6 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  status = "ok";
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <139 627>;
  qcom,active-only;
  status = "ok";
  qcom,bw-tbl =
   < 1 >;
 };

 bus_proxy_client: qcom,bus_proxy_client {
  compatible = "qcom,bus-proxy-client";
  qcom,msm-bus,name = "bus-proxy-client";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 5000000>, <23 512 0 5000000>;
  qcom,msm-bus,active-only;
  status = "ok";
 };

 devfreq_memlat_0: qcom,cpu0-memlat-mon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;
  qcom,target-dev = <&memlat_cpu0>;
  qcom,cachemiss-ev = <0x2a>;
  qcom,core-dev-table =
   < 748800 ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < 998400 ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < 1209600 ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < 1516800 ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < 1708000 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
 };

 devfreq_memlat_6: qcom,cpu6-memlat-mon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU6 &CPU7>;
  qcom,target-dev = <&memlat_cpu6>;
  qcom,cachemiss-ev = <0x2a>;
  qcom,core-dev-table =
   < 825600 ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < 1132800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < 1363200 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < 1996800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < 2457600 ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 l3_cpu0: qcom,l3-cpu0 {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 3>;
  governor = "performance";
 };

 l3_cpu6: qcom,l3-cpu6 {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 4>;
  governor = "performance";
 };

 devfreq_l3lat_0: qcom,cpu0-l3lat-mon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;
  qcom,target-dev = <&l3_cpu0>;
  qcom,cachemiss-ev = <0x17>;
  qcom,core-dev-table =
   < 576000 300000000 >,
   < 998400 556800000 >,
   < 1209660 844800000 >,
   < 1516800 940800000 >,
   < 1612800 1382400000 >,
   < 1708000 1440000000 >;
 };

 devfreq_l3lat_6: qcom,cpu6-l3lat-mon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU6 &CPU7>;
  qcom,target-dev = <&l3_cpu6>;
  qcom,cachemiss-ev = <0x17>;
  qcom,core-dev-table =
   < 1132800 556800000 >,
   < 1363200 806400000 >,
   < 1747200 940800000 >,
   < 1996800 1190400000 >,
   < 2457600 1440000000 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 devfreq-cpufreq {
  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 748800 ((300 * 1000000 * 4) / (1024 * 1024)) >,
    < 1209660 ((451 * 1000000 * 4) / (1024 * 1024)) >,
    < 1612800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
    < 1708000 ((768 * 1000000 * 4) / (1024 * 1024)) >;
   cpu-to-dev-map-6 =
    < 1132800 ((300 * 1000000 * 4) / (1024 * 1024)) >,
    < 1363200 ((547 * 1000000 * 4) / (1024 * 1024)) >,
    < 1747200 ((768 * 1000000 * 4) / (1024 * 1024)) >,
    < 1996800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
    < 2457600 ((1804 * 1000000 * 4) / (1024 * 1024)) >;
  };
 };

 mincpu0bw: qcom,mincpu0bw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 mincpu6bw: qcom,mincpu6bw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < ((100 * 1000000 * 4) / (1024 * 1024)) >,
   < ((200 * 1000000 * 4) / (1024 * 1024)) >,
   < ((300 * 1000000 * 4) / (1024 * 1024)) >,
   < ((451 * 1000000 * 4) / (1024 * 1024)) >,
   < ((547 * 1000000 * 4) / (1024 * 1024)) >,
   < ((681 * 1000000 * 4) / (1024 * 1024)) >,
   < ((768 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1017 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1353 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1555 * 1000000 * 4) / (1024 * 1024)) >,
   < ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 devfreq_compute0: qcom,devfreq-compute0 {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4 &CPU5>;
  qcom,target-dev = <&mincpu0bw>;
  qcom,core-dev-table =
    < 748800 ((300 * 1000000 * 4) / (1024 * 1024)) >,
    < 1209660 ((451 * 1000000 * 4) / (1024 * 1024)) >,
    < 1612800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
    < 1708000 ((768 * 1000000 * 4) / (1024 * 1024)) >;
 };

 devfreq_compute6: qcom,devfreq-compute6 {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU6 &CPU7>;
  qcom,target-dev = <&mincpu6bw>;
  qcom,core-dev-table =
    < 1132800 ((300 * 1000000 * 4) / (1024 * 1024)) >,
    < 1363200 ((547 * 1000000 * 4) / (1024 * 1024)) >,
    < 1747200 ((768 * 1000000 * 4) / (1024 * 1024)) >,
    < 1996800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
    < 2457600 ((1804 * 1000000 * 4) / (1024 * 1024)) >;
 };

 l3_cdsp: qcom,l3-cdsp {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpucc 13>;
  governor = "powersave";
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 5 4>;
 };

 gpu_gx_domain_addr: syscon@0x5091508 {
  compatible = "syscon";
  reg = <0x5091508 0x4>;
 };

 gpu_gx_sw_reset: syscon@0x5091008 {
  compatible = "syscon";
  reg = <0x5091008 0x4>;
 };

 qfprom: qfprom@0x780000 {
  compatible = "qcom,qfprom";
  reg = <0x00784000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  minor_rev: minor_rev@0x78414c {
   reg = <0x14c 0x4>;
   bits = <0 30>;
  };
 };

};


# 1 "../arch/arm64/boot/dts/qcom/pm660.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/pm660.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/spmi/spmi.h" 1
# 14 "../arch/arm64/boot/dts/qcom/pm660.dtsi" 2

# 1 "../arch/arm64/boot/dts/include/dt-bindings/thermal/thermal.h" 1
# 16 "../arch/arm64/boot/dts/qcom/pm660.dtsi" 2

&spmi_bus {
 pm660_0: qcom,pm660@0 {
  compatible ="qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
   qcom,fab-id-valid;
  };

  pm660_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  pm660_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>,
         <0x0 0x8 0x4 0>,
         <0x0 0x8 0x5 0>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;
   oppo,pmicwd;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm660_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   label = "pm660_tz";
   qcom,channel-num = <6>;
   qcom,temp_alarm-vadc = <&pm660_vadc>;
   #thermal-sensor-cells = <0>;
  };






  pm660_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0xd00>;
   interrupts = <0x0 0xc1 0 0>,
     <0x0 0xc2 0 0>,
     <0x0 0xc3 0 0>,
     <0x0 0xc5 0 0>,
     <0x0 0xc8 0 0>,
     <0x0 0xca 0 0>,
     <0x0 0xcb 0 0>,
     <0x0 0xcc 0 0>;
   interrupt-names = "pm660_gpio2", "pm660_gpio3",
     "pm660_gpio4", "pm660_gpio6", "pm660_gpio9",
     "pm660_gpio11", "pm660_gpio12",
     "pm660_gpio13";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <1 5 7 8 10>;
  };


  pm660_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm660_rtc: qcom,pm660_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm660_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm660_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };

  pm660_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc-hc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;

   chan@6 {
    label = "die_temp";
    reg = <6>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@0 {
    label = "ref_gnd";
    reg = <0>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@1 {
    label = "ref_1250v";
    reg = <1>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@83 {
    label = "vph_pwr";
    reg = <0x83>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@85 {
    label = "vcoin";
    reg = <0x85>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4c {
    label = "xo_therm";
    reg = <0x4c>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4d {
    label = "msm_therm";
    reg = <0x4d>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@51 {
    label = "quiet_therm";
    reg = <0x51>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4e {
    label = "emmc_therm";
    reg = <0x4e>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4f {
    label = "pa_therm0";
    reg = <0x4f>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@1d {
    label = "drax_temp";
    reg = <0x1d>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,cal-val = <0>;
   };

   chan@12 {
    label = "gpio2_adc";
    reg = <0x12>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
                qcom,cal-val = <0>;
   };


   chan@13 {
    label = "gpio3_adc";
    reg = <0x13>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
                qcom,cal-val = <0>;
   };


   chan@14 {
    label = "gpio4_adc";
    reg = <0x14>;
    qcom,decimation = <2>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
             qcom,cal-val = <0>;
   };

  };

  pm660_pdphy: qcom,usb-pdphy@1700 {
   compatible = "qcom,qpnp-pdphy";
   status = "disabled";
   reg = <0x1700 0x100>;
   vdd-pdphy-supply = <&pm660l_l7>;
   vbus-supply = <0>;
   vconn-supply = <0>;
   interrupts = <0x0 0x17 0x0 1>,
         <0x0 0x17 0x1 1>,
         <0x0 0x17 0x2 1>,
         <0x0 0x17 0x3 1>,
         <0x0 0x17 0x4 1>,
         <0x0 0x17 0x5 1>,
         <0x0 0x17 0x6 1>;

   interrupt-names = "sig-tx",
       "sig-rx",
       "msg-tx",
       "msg-rx",
       "msg-tx-failed",
       "msg-tx-discarded",
       "msg-rx-discarded";

   qcom,default-sink-caps = <5000 3000>,
       <9000 3000>;
  };

  pm660_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm-hc";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   qcom,adc_tm-vadc = <&pm660_vadc>;
   qcom,decimation = <0>;
   qcom,fast-avg-setup = <0>;
   #thermal-sensor-cells = <1>;

   chan@83 {
    label = "vph_pwr";
    reg = <0x83>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,btm-channel-number = <0x60>;
   };

   chan@4d {
    label = "msm_therm";
    reg = <0x4d>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x68>;
    qcom,thermal-node;
   };

   chan@51 {
    label = "quiet_therm";
    reg = <0x51>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x70>;
    qcom,thermal-node;
   };

   chan@4c {
    label = "xo_therm";
    reg = <0x4c>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x78>;
    qcom,thermal-node;
   };

   chan@4e {
    label = "emmc_therm";
    reg = <0x4e>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x80>;
    qcom,thermal-node;
   };

   chan@4f {
    label = "pa_therm0";
    reg = <0x4f>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,btm-channel-number = <0x88>;
    qcom,thermal-node;
   };
  };

  pm660_pbs: qcom,pbs@7400 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7400 0x100>;
   status = "disabled";
  };

  bcl_sensor: bcl@4200 {
   compatible = "qcom,msm-bcl-lmh";
   reg = <0x4200 0xff>,
    <0x4300 0xff>;
   reg-names = "fg_user_adc",
     "fg_lmh";
   interrupts = <0x0 0x42 0x0 0>,
     <0x0 0x42 0x1 0>,
     <0x0 0x42 0x2 0>,
     <0x0 0x42 0x3 0>,
     <0x0 0x42 0x4 0>;
   interrupt-names = "bcl-high-ibat",
      "bcl-very-high-ibat",
      "bcl-low-vbat",
      "bcl-very-low-vbat",
      "bcl-crit-low-vbat";
   #thermal-sensor-cells = <1>;
  };

  pm660_div_clk: qcom,clkdiv@5b00 {
   compatible = "qcom,qpnp-clkdiv";
   reg = <0x5b00 0x100>;
   #clock-cells = <1>;
   qcom,cxo-freq = <19200000>;
   qcom,clkdiv-id = <1>;
   qcom,clkdiv-init-freq = <9600000>;
   status = "disabled";
  };
 };

 pm660_1: qcom,pm660@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <2>;
  #size-cells = <0>;
 };
};

&thermal_zones {
 xo-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x4c>;
  wake-capable-sensor;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 msm-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x4d>;
  wake-capable-sensor;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 emmc-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x4e>;
  wake-capable-sensor;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 pa-therm0-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x4f>;
  wake-capable-sensor;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 quiet-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x51>;
  wake-capable-sensor;
  thermal-governor = "user_space";

  trips {
   active-config0 {
    temperature = <65000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 ibat-high {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 0>;
  wake-capable-sensor;

  trips {
   ibat-high {
    temperature = <4200>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 ibat-vhigh {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 1>;
  wake-capable-sensor;

  trips {
   ibat-vhigh {
    temperature = <4300>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 vbat_adc {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 2>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pm660_vbat_adc: vbat-adc {
    temperature = <3200>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 vbat_low {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   vbat-low {
    temperature = <2800>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 vbat_too_low {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 4>;
  wake-capable-sensor;
  tracks-low;

  trips {
   vbat-too-low {
    temperature = <2600>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 soc {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 5>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pm660_low_soc: low-soc {
    temperature = <10>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pm660_temp_alarm: pm660_tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm660_tz>;
  wake-capable-sensor;

  trips {
   pm660_trip0: pm660-trip0 {
    temperature = <105000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm660_trip1: pm660-trip1 {
    temperature = <125000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm660_trip2: pm660-trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 3058 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/pm660l.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/pm660l.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 16 "../arch/arm64/boot/dts/qcom/pm660l.dtsi" 2

&spmi_bus {
 qcom,pm660l@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660l_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm660l_pbs: qcom,pbs@7300 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7300 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;
  };

  pm660l_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 1>;
   label = "pm660l_tz";
   #thermal-sensor-cells = <0>;
  };

  pm660l_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0xc00>;
   interrupts = <0x2 0xc2 0 0>,
     <0x2 0xc3 0 0>,
     <0x2 0xc4 0 0>,
     <0x2 0xc5 0 0>,
     <0x2 0xc6 0 0>,
     <0x2 0xc7 0 0>,
     <0x2 0xc8 0 0>;
   interrupt-names = "pm660l_gpio3", "pm660l_gpio4",
     "pm660l_gpio5", "pm660l_gpio6",
     "pm660l_gpio7", "pm660l_gpio8",
     "pm660l_gpio9";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <1 2 10 11 12>;
  };
 };

 pm660l_3: qcom,pm660l@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm660l_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
     "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pm660l_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pm660l_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   qcom,period = <6000000>;

   qcom,lpg {
    label = "lpg";
    cell-index = <0>;
    qcom,duty-percents =
     <0x01 0x0a 0x14 0x1e 0x28 0x32 0x3c
     0x46 0x50 0x5a 0x64
     0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e
     0x14 0x0a 0x01>;
   };
  };

  pm660l_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base",
      "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,lpg-lut-size = <0x7e>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  qcom,leds@d000 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd000 0x100>;
   label = "rgb";

   red_led: qcom,rgb_0 {
    label = "rgb";
    qcom,id = <3>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_3 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "red";
    qcom,start-idx = <0>;
    qcom,idx-len = <22>;
    qcom,duty-pcts =
     [01 0a 14 1e 28 32 3c 46 50 5a 64
     64 5a 50 46 3c 32 28 1e 14 0a 01];
    qcom,use-blink;
   };

   green_led: qcom,rgb_1 {
    label = "rgb";
    qcom,id = <4>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_2 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "green";
   };

   blue_led: qcom,rgb_2 {
    label = "rgb";
    qcom,id = <5>;
    qcom,mode = "pwm";
    pwms = <&pm660l_pwm_1 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "blue";
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
     <0x3 0xd3 0x3 1>,
     <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
     "all-ramp-down-done-irq",
     "all-ramp-up-done-irq";
   qcom,hdrm-auto-mode;
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pm660l_revid>;

   pm660l_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_flash2: qcom,flash_2 {
    label = "flash";
    qcom,led-name = "led:flash_2";
    qcom,max-current = <750>;
    qcom,default-led-trigger = "flash2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <500>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_torch2: qcom,torch_2 {
    label = "torch";
    qcom,led-name = "led:torch_2";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm660l_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pm660l_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <4>;
    qcom,default-led-trigger = "switch1_trigger";
   };
  };
 };
};

&thermal_zones {
 pm660l_tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&pm660l_tz>;
  wake-capable-sensor;

  trips {
   pm660l_trip0: pm660l-trip0 {
    temperature = <105000>;
    hysteresis = <0>;
    type = "passive";
   };
    pm660l_trip1: pm660l-trip1 {
    temperature = <125000>;
    hysteresis = <0>;
    type = "passive";
   };
    pm660l_trip2: pm660l-trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "critical";
   };
  };
 };
};
# 3059 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-regulator.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm670-regulator.dtsi"
/ {
 apc0_pwrcl_vreg: regulator-pwrcl {
  compatible = "qcom,stub-regulator";
  regulator-name = "apc0_pwrcl_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 apc0_l3_vreg: regulator-l3 {
  compatible = "qcom,stub-regulator";
  regulator-name = "apc0_l3_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 apc1_perfcl_vreg: regulator-perfcl {
  compatible = "qcom,stub-regulator";
  regulator-name = "apc1_perfcl_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };
};

&soc {

 rpmh-regulator-smpa4 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa4";
  pm660_s4: regulator-pm660-s4 {
   regulator-name = "pm660_s4";
   qcom,set = <3>;
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1808000>;
  };
 };


 rpmh-regulator-modemlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mss.lvl";
  pm660_s5_level: regulator-pm660-s5 {
   regulator-name = "pm660_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt = <(0 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
  };
 };

 rpmh-regulator-smpa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "smpa6";
  pm660_s6: regulator-pm660-s6 {
   regulator-name = "pm660_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1352000>;
   qcom,init-voltage = <1224000>;
  };
 };


 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "mx.lvl";
  pm660l_s1_level: regulator-pm660l-s1 {
   regulator-name = "pm660l_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt = <(0 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
  };

  pm660l_s1_level_ao: regulator-pm660l-s1-level-ao {
   regulator-name = "pm660l_s1_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <(0 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&pm660l_s1_level>;
   regulator-levels = <(256 + 1)
     (0 + 1)>;
   #cooling-cells = <2>;
  };
 };


 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "gfx.lvl";
  pm660l_s2_level: regulator-pm660l-s2 {
   regulator-name = "pm660l_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(48 + 1)>;
   regulator-max-microvolt
    = <(65535 + 1)>;
   qcom,init-voltage-level
    = <(48 + 1)>;
  };
 };


 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "cx.lvl";
  pm660l_s3_level-parent-supply = <&pm660l_s1_level>;
  pm660l_s3_level_ao-parent-supply = <&pm660l_s1_level_ao>;
  pm660l_s3_level: regulator-pm660l-s3-level {
   regulator-name = "pm660l_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  pm660l_s3_level_ao: regulator-pm660l-s3-level-ao {
   regulator-name = "pm660l_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <(16 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  cx_cdev: regulator-cdev {
   compatible = "qcom,rpmh-reg-cdev";
   mboxes = <&qmp_aop 0>;
   qcom,reg-resource-name = "cx";
   #cooling-cells = <2>;
  };
 };

 rpmh-regulator-ldoa1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa1";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm660_l1>;
  pm660_l1: regulator-pm660-l1 {
   regulator-name = "pm660_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1250000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <43600>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa2";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l2: regulator-pm660-l2 {
   regulator-name = "pm660_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa3 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa3";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l3: regulator-pm660-l3 {
   regulator-name = "pm660_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa5";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l5: regulator-pm660-l5 {
   regulator-name = "pm660_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa6";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  pm660_l6: regulator-pm660-l6 {
   regulator-name = "pm660_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1248000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1248000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa7";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l7: regulator-pm660-l7 {
   regulator-name = "pm660_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa8 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa8";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l8: regulator-pm660-l8 {
   regulator-name = "pm660_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa9 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa9";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  pm660_l9: regulator-pm660-l9 {
   regulator-name = "pm660_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa10 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa10";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l10: regulator-pm660-l10 {
   regulator-name = "pm660_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa11 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa11";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm660_l11>;
  pm660_l11: regulator-pm660-l11 {
   regulator-name = "pm660_l11";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <115000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa12 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa12";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l12: regulator-pm660-l12 {
   regulator-name = "pm660_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa13 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa13";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l13: regulator-pm660-l13 {
   regulator-name = "pm660_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa14 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa14";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l14: regulator-pm660-l14 {
   regulator-name = "pm660_l14";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa15 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa15";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l15: regulator-pm660-l15 {
   regulator-name = "pm660_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa16 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa16";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l16: regulator-pm660-l16 {
  regulator-name = "pm660_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa17 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa17";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l17: regulator-pm660-l17 {
   regulator-name = "pm660_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa18 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa18";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660_l18: regulator-pm660-l18 {
   regulator-name = "pm660_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <2600000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2700000>;
   qcom,init-mode = <2>;
                        regulator-boot-on;
                        regulator-always-on;
  };
 };

 rpmh-regulator-ldoa19 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldoa19";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  pm660_l19: regulator-pm660-l19 {
   regulator-name = "pm660_l19";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob1";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  proxy-supply = <&pm660l_l1>;
  pm660l_l1: regulator-pm660l-l1 {
   regulator-name = "pm660l_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <900000>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <72000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob2 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob2";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l2: regulator-pm660l-l2 {
   regulator-name = "pm660l_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob3 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob3";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l3: regulator-pm660l-l3 {
   regulator-name = "pm660l_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob4 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob4";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l4: regulator-pm660l-l4 {
   regulator-name = "pm660l_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2960000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob5 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob5";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l5: regulator-pm660l-l5 {
   regulator-name = "pm660l_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2960000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob6 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob6";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l6: regulator-pm660l-l6 {
   regulator-name = "pm660l_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob7 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob7";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l7: regulator-pm660l-l7 {
   regulator-name = "pm660l_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <3088000>;
   regulator-max-microvolt = <3100000>;
   qcom,init-voltage = <3088000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldob8 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "ldob8";
  qcom,regulator-type = "pmic4-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 1>;
  pm660l_l8: regulator-pm660l-l8 {
   regulator-name = "pm660l_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3300000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "lcx.lvl";
  pm660l_l9_level: regulator-pm660l-l9-level {
   regulator-name = "pm660l_l9_level";
   qcom,set = <3>;
   regulator-min-microvolt = <(0 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
  };
 };


 rpmh-regulator-lmxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "lmx.lvl";
  pm660l_l10_level: regulator-pm660l-l10-level {
   regulator-name = "pm660l_l10_level";
   qcom,set = <3>;
   regulator-min-microvolt = <(0 + 1)>;
   regulator-max-microvolt = <(65535 + 1)>;
  };
 };

 rpmh-regulator-bobb1 {
  compatible = "qcom,rpmh-vrm-regulator";
  mboxes = <&apps_rsc 0>;
  qcom,resource-name = "bobb1";
  pm660l_bob: regulator-pm660l-bob {
   regulator-name = "pm660l_bob";
   qcom,set = <3>;
   regulator-min-microvolt = <3312000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3312000>;
  };
 };

 refgen: refgen-regulator@ff1000 {
  compatible = "qcom,refgen-regulator";
  reg = <0xff1000 0x60>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
  proxy-supply = <&refgen>;
  qcom,proxy-consumer-enable;
 };
};
# 3060 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@03400000 {
  compatible = "qcom,sdm670-pinctrl";
  reg = <0x03400000 0xc00000>, <0x179900F0 0x60>;
  reg-names = "pinctrl_regs", "spi_cfg_regs";
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  interrupt-parent = <&pdc>;


  key_vol_up {
   key_vol_up_default: key_vol_up_default {
    mux {
     pins = "gpio24";
     functions = "gpio";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };
  };

  key_vol_down {
   key_vol_down_default: key_vol_down_default {
    mux {
     pins = "gpio92";
     functions = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };
  };




         fpc_fpc1020{
   gpio_fpc_irq_default: gpio_fpc_irq_default {
    mux {
     pins = "gpio121";
     function = "gpio";
    };
    config {
     pins = "gpio121";
     drive-strength = <2>;
     bias-pull-up;
     input-enable;
    };
   };

   gpio_fpc_rst_default: gpio_fpc_rst_default {
        mux {
            pins = "gpio80";
            function = "gpio";
        };
        config {
            pins = "gpio80";
            drive-strength = <2>;
            bias-disable;
            output-low;
        };
       };
  };




  goodix_fp{
   gpio_goodix_irq_default: gpio_goodix_irq_default {
    mux {
     pins = "gpio121";
     function = "gpio";
    };
    config {
     pins = "gpio121";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };
  };



  silead_fp{

   silfp_int_active: silfp_int_active {
                mux {
                    pins = "gpio121";
                    function = "gpio";
                };
                config {
                    pins = "gpio121";
                    drive-strength = <2>;
                    bias-disable;
                    input-enable;
                };
   };

   silfp_reset_active: silfp_reset_active {
                mux {
                    pins = "gpio80";
                    function = "gpio";
                };
                config {
                    pins = "gpio80";
                    drive-strength = <2>;
                    bias-disable;
                    output-low;
                };
   };

   silfp_int_suspend: silfp_int_suspend {
                mux {
                    pins = "gpio121";
                    function = "gpio";
                };
                config {
                    pins = "gpio121";
                    drive-strength = <2>;
                    bias-disable;
                    input-enable;
                };
   };

   silfp_reset_suspend: silfp_reset_suspend {
                mux {
                    pins = "gpio80";
                    function = "gpio";
                };
                config {
                    pins = "gpio80";
                    drive-strength = <2>;
                    bias-disable;
                    output-low;
                };
   };
   silfp_release: silfp_release {
                mux {
                    pins = "gpio121","gpio80";
                    function = "gpio";
                };
                config {
                    pins = "gpio121","gpio80";
                    drive-strength = <2>;
                    bias-disable;
                    output-low;
                };
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 204 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };



  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  micbias_supply_en_pins: micbias_supply_en_pins {
   micbias_supply_en_active: micbias_supply_en_active {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     output-high;
    };
   };

   micbias_supply_en_sleep: micbias_supply_en_sleep {
    mux {
     pins = "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio126";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio17", "gpio18";
     function = "qup1";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio17", "gpio18";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio18";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio17", "gpio18", "gpio19",
        "gpio20";
     function = "qup1";
    };

    config {
     pins = "gpio17", "gpio18", "gpio19",
        "gpio20";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio17", "gpio18", "gpio19",
        "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio18", "gpio19",
        "gpio20";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };





  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio27", "gpio28";
     function = "qup2";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio27", "gpio28";
     function = "gpio";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio27", "gpio28", "gpio29",
        "gpio30";
     function = "qup2";
    };

    config {
     pins = "gpio27", "gpio28", "gpio29",
        "gpio30";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio27", "gpio28", "gpio29",
        "gpio30";
     function = "gpio";
    };

    config {
     pins = "gpio27", "gpio28", "gpio29",
        "gpio30";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
     pins = "gpio41", "gpio42";
     function = "qup3";
    };

    config {
     pins = "gpio41", "gpio42";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
     pins = "gpio41", "gpio42";
     function = "gpio";
    };

    config {
     pins = "gpio41", "gpio42";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio125";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio99";
     function = "gpio";
    };

    config {
     pins = "gpio99";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };



  qupv3_se3_spi_pins: qupv3_se3_spi_pins {
   qupv3_se3_spi_active: qupv3_se3_spi_active {
    mux {
     pins = "gpio133", "gpio42", "gpio43";

     function = "qup3";
    };

    config {
     pins = "gpio133", "gpio42", "gpio43";

     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {
    mux {
     pins = "gpio133", "gpio42", "gpio43";

     function = "gpio";
    };

    config {
     pins = "gpio133", "gpio42", "gpio43";

     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
     pins = "gpio89", "gpio90";
     function = "qup4";
    };

    config {
     pins = "gpio89", "gpio90";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
     pins = "gpio89", "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio90";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
# 601 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
     pins = "gpio85", "gpio86";
     function = "qup5";
    };

    config {
     pins = "gpio85", "gpio86";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
     pins = "gpio85", "gpio86";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     function = "qup5";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio45", "gpio46";
     function = "qup6";
    };

    config {
     pins = "gpio45", "gpio46";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio45", "gpio46";
     function = "gpio";
    };

    config {
     pins = "gpio45", "gpio46";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se6_4uart_pins: qupv3_se6_4uart_pins {
   qupv3_se6_ctsrx: qupv3_se6_ctsrx {
    mux {
     pins = "gpio45", "gpio48";
     function = "qup6";
    };

    config {
     pins = "gpio45", "gpio48";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se6_rts: qupv3_se6_rts {
    mux {
     pins = "gpio46";
     function = "qup6";
    };

    config {
     pins = "gpio46";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se6_tx: qupv3_se6_tx {
    mux {
     pins = "gpio47";
     function = "qup6";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio45", "gpio46", "gpio47",
        "gpio48";
     function = "qup6";
    };

    config {
     pins = "gpio45", "gpio46", "gpio47",
        "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio45", "gpio46", "gpio47",
        "gpio48";
     function = "gpio";
    };

    config {
     pins = "gpio45", "gpio46", "gpio47",
        "gpio48";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
     pins = "gpio93", "gpio94";
     function = "qup7";
    };

    config {
     pins = "gpio93", "gpio94";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
     pins = "gpio93", "gpio94";
     function = "gpio";
    };

    config {
     pins = "gpio93", "gpio94";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };
# 863 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio65", "gpio66";
     function = "qup8";
    };

    config {
     pins = "gpio65", "gpio66";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio65", "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio66";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio65", "gpio66", "gpio67",
        "gpio68";
     function = "qup8";
    };

    config {
     pins = "gpio65", "gpio66", "gpio67",
        "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio65", "gpio66", "gpio67",
        "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio66", "gpio67",
        "gpio68";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup9";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se9_2uart_pins: qupv3_se9_2uart_pins {
   qupv3_se9_2uart_active: qupv3_se9_2uart_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup9";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_2uart_sleep: qupv3_se9_2uart_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "qup9";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio55", "gpio56";
     function = "qup10";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se10_i2c_pulldown: qupv3_se10_i2c_pulldown {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   qupv3_se10_i2c_pullup: qupv3_se10_i2c_pullup {
    mux {
     pins = "gpio55", "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
     input-enable;
    };
   };

  };



  qupv3_se10_2uart_pins: qupv3_se10_2uart_pins {
   qupv3_se10_2uart_active: qupv3_se10_2uart_active {
    mux {
     pins = "gpio53";
     function = "qup10";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_2uart_sleep: qupv3_se10_2uart_sleep {
    mux {
     pins = "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  qupv3_se10_spi_pins: qupv3_se10_spi_pins {
   qupv3_se10_spi_active: qupv3_se10_spi_active {
    mux {
     pins = "gpio53", "gpio55",
        "gpio56";
     function = "qup10";
    };

    config {
     pins = "gpio53", "gpio55",
        "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {
    mux {
     pins = "gpio53", "gpio55",
        "gpio56";
     function = "gpio";
    };

    config {
     pins = "gpio53", "gpio55",
        "gpio56";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {
   qupv3_se11_i2c_active: qupv3_se11_i2c_active {
    mux {
     pins = "gpio31", "gpio32";
     function = "qup11";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {
    mux {
     pins = "gpio31", "gpio32";
     function = "gpio";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se11_spi_pins: qupv3_se11_spi_pins {
   qupv3_se11_spi_active: qupv3_se11_spi_active {
    mux {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     function = "qup11";
    };

    config {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {
    mux {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     function = "gpio";
    };

    config {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {
   qupv3_se12_i2c_active: qupv3_se12_i2c_active {
    mux {
     pins = "gpio133", "gpio50";
     function = "qup12";
    };

    config {
     pins = "gpio133", "gpio50";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {
    mux {
     pins = "gpio133", "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio133", "gpio50";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
   qupv3_se12_2uart_active: qupv3_se12_2uart_active {
    mux {
     pins = "gpio51", "gpio52";
     function = "qup12";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_2uart_sleep: qupv3_se12_2uart_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;

     input-enable;
     bias-disable;



    };
   };
  };

  qupv3_se12_spi_pins: qupv3_se12_spi_pins {
   qupv3_se12_spi_active: qupv3_se12_spi_active {
    mux {


     function = "qup12";
    };

    config {


     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {
    mux {


     function = "gpio";
    };

    config {


     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {
   qupv3_se13_i2c_active: qupv3_se13_i2c_active {
    mux {
     pins = "gpio105", "gpio106";
     function = "qup13";
    };

    config {
     pins = "gpio105", "gpio106";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {
    mux {
     pins = "gpio105", "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio105", "gpio106";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se13_spi_pins: qupv3_se13_spi_pins {
   qupv3_se13_spi_active: qupv3_se13_spi_active {
    mux {
     pins = "gpio105", "gpio106", "gpio107",
        "gpio108";
     function = "qup13";
    };

    config {
     pins = "gpio105", "gpio106", "gpio107",
        "gpio108";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {
    mux {
     pins = "gpio105", "gpio106", "gpio107",
        "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio105", "gpio106", "gpio107",
        "gpio108";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {
   qupv3_se14_i2c_active: qupv3_se14_i2c_active {
    mux {
     pins = "gpio33", "gpio34";
     function = "qup14";
    };

    config {
     pins = "gpio33", "gpio34";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {
    mux {
     pins = "gpio33", "gpio34";
     function = "gpio";
    };

    config {
     pins = "gpio33", "gpio34";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se14_spi_pins: qupv3_se14_spi_pins {
   qupv3_se14_spi_active: qupv3_se14_spi_active {
    mux {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     function = "qup14";
    };

    config {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {
    mux {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     function = "gpio";
    };

    config {
     pins = "gpio31", "gpio32", "gpio33",
        "gpio34";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {
   qupv3_se15_i2c_active: qupv3_se15_i2c_active {
    mux {
     pins = "gpio81", "gpio82";
     function = "qup15";
    };

    config {
     pins = "gpio81", "gpio82";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {
    mux {
     pins = "gpio81", "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio81", "gpio82";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se15_spi_pins: qupv3_se15_spi_pins {
   qupv3_se15_spi_active: qupv3_se15_spi_active {
    mux {
     pins = "gpio81", "gpio82", "gpio83",
        "gpio84";
     function = "qup15";
    };

    config {
     pins = "gpio81", "gpio82", "gpio83",
        "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {
    mux {
     pins = "gpio81", "gpio82", "gpio83",
        "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio81", "gpio82", "gpio83",
        "gpio84";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio96";
    function = "gpio";
   };

   config {
    pins = "gpio96";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio96";
    function = "gpio";
   };

   config {
    pins = "gpio96";
    drive-strength = <2>;
    bias-disable;
   };
  };



  dbmdx_reset_on: dbmdx_reset_on {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  dbmdx_reset_off: dbmdx_reset_off {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-disable;
   };
  };

  dbmdx_int_on: dbmdx_int_on {
   mux {
    pins = "gpio97";
    function = "gpio";
   };

   config {
    pins = "gpio97";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  dbmdx_int_off: dbmdx_int_off {
   mux {
    pins = "gpio97";
    function = "gpio";
   };

   config {
    pins = "gpio97";
    drive-strength = <2>;
    bias-disable;
   };
  };







  wcd_usbc_analog_en1 {
   wcd_usbc_analog_en1_idle: wcd_usbc_ana_en1_idle {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en1_active: wcd_usbc_ana_en1_active {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };



  sdw_clk_pin {
   sdw_clk_sleep: sdw_clk_sleep {
    mux {
     pins = "gpio65";
     function = "wsa_clk";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };

   sdw_clk_active: sdw_clk_active {
    mux {
     pins = "gpio65";
     function = "wsa_clk";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  sdw_data_pin {
   sdw_data_sleep: sdw_data_sleep {
    mux {
     pins = "gpio66";
     function = "wsa_data";
    };

    config {
     pins = "gpio66";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };

   sdw_data_active: sdw_data_active {
    mux {
     pins = "gpio66";
     function = "wsa_data";
    };

    config {
     pins = "gpio66";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };
  };
# 1824 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio11";
     function = "gpio";
    };
    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio11";
     function = "gpio";
    };
    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-pull-down;
     output-high;
    };
   };

   cdc_xr_reset_sleep: cdc_xr_reset_sleep {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   cdc_xr_reset_active:cdc_xr_reset_active {
    mux {
     pins = "gpio89";
     function = "gpio";
    };

    config {
     pins = "gpio89";
     drive-strength = <8>;
     bias-pull-down;
     output-high;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };

    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };


  tasha_spkr_1_sd_n {
   tasha_spkr_1_sd_n_sleep: tasha_spkr_1_sd_n_sleep {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_1_sd_n_active: tasha_spkr_1_sd_n_active {
    mux {
     pins = "gpio66";
     function = "gpio";
    };

    config {
     pins = "gpio66";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  tasha_spkr_2_sd_n {
   tasha_spkr_2_sd_n_sleep: tasha_spkr_2_sd_n_sleep {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_2_sd_n_active: tasha_spkr_2_sd_n_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd_buck_vsel {
   wcd_buck_vsel_default: wcd_buck_vsel_default{
    mux {
     pins = "gpio94";
     function = "gpio";
    };

    config {
     pins = "gpio94";
     drive-strength = <8>;
     bias-pull-down;
     output-high;
    };
   };
  };

  wcd_usbc_analog_en2 {
   wcd_usbc_analog_en2_idle: wcd_usbc_ana_en2_idle {
    mux {
     pins = "gpio40";
     function = "gpio";
    };

    config {
     pins = "gpio40";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   wcd_usbc_analog_en2_active: wcd_usbc_ana_en2_active {
    mux {
     pins = "gpio40";
     function = "gpio";
    };

    config {
     pins = "gpio40";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
    pins = "gpio80";
    function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  gpio_jack_det_line_in {
   jack_det_linein_default: jack_det_linein_default {
    mux {

     function = "gpio";
    };

    config {

     bias-pull-up;
     input-enable;
    };
   };
  };

  gpio_jack_det_line_out {
   jack_det_lineout_default: jack_det_lineout_default {
    mux {

     function = "gpio";
    };

    config {

     bias-pull-up;
     input-enable;
    };
   };
  };

  flash_led3_front {
   flash_led3_front_en: flash_led3_front_en {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive_strength = <2>;
     output-high;
     bias-disable;
    };
   };

   flash_led3_front_dis: flash_led3_front_dis {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive_strength = <2>;
     output-low;
     bias-disable;
    };
   };
  };


  key_cam_snapshot {
   key_cam_snapshot_default: key_cam_snapshot_default {


    pins = "gpio133";

    function = "normal";
    input-enable;
    bias-pull-up;
    power-source = <0>;
   };
  };

  key_cam_focus {
   key_cam_focus_default: key_cam_focus_default {
    pins = "gpio92";
    function = "normal";
    input-enable;
    bias-pull-up;
    power-source = <0>;
   };
  };

  aqt_intr {
   aqt_intr_default: aqt_intr_default{
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  aqt_rst_gpio {
   aqt_rst_idle: aqt_rst_idle{
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <8>;
     bias-pull-down;
     output-low;
    };
   };
   aqt_rst_active: aqt_rst_active{
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  ter_i2s_sck_ws {
   ter_i2s_sck_sleep: ter_i2s_sck_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
    };
   };

   ter_i2s_sck_active: ter_i2s_sck_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     input-enable;
    };
   };
  };

  ter_i2s_data0 {
   ter_i2s_data0_sleep: ter_i2s_data0_sleep {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
    };
   };

   ter_i2s_data0_active: ter_i2s_data0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     input-enable;
    };
   };
  };

  ter_i2s_data1 {
   ter_i2s_data1_sleep: ter_i2s_data1_sleep {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
    };
   };

   ter_i2s_data1_active: ter_i2s_data1_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     output-high;
    };
   };
  };



  ter_mi2s {
   ter_mi2s_sleep: ter_mi2s_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   ter_mi2s_active: ter_mi2s_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     output-high;
    };
   };
  };

  ter_mi2s_sd0 {
   ter_mi2s_sd0_sleep: ter_mi2s_sd0_sleep {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   ter_mi2s_sd0_active: ter_mi2s_sd0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     input-enable;
    };
   };
  };

  ter_mi2s_sd1 {
   ter_mi2s_sd1_sleep: ter_mi2s_sd1_sleep {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   ter_mi2s_sd1_active: ter_mi2s_sd1_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     output-high;
    };
   };
  };


  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {




     pins = "gpio26", "gpio4";

     function = "gpio";
    };

    config {




     pins = "gpio26", "gpio4";

     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   sde_dsi_suspend: sde_dsi_suspend {
    mux {




     pins = "gpio26" , "gpio4";

     function = "gpio";
    };

    config {




     pins = "gpio26" , "gpio4";

     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };



  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio10", "gpio54";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio10", "gpio54";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio10", "gpio54";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio10", "gpio54";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  sde_dp_aux_active: sde_dp_aux_active {
   mux {
    pins = "gpio40", "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio50";
    bias-disable = <0>;
    drive-strength = <8>;
   };
  };

  sde_dp_aux_suspend: sde_dp_aux_suspend {
   mux {
    pins = "gpio40", "gpio50";
    function = "gpio";
   };

   config {
    pins = "gpio40", "gpio50";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear_vana: cam_sensor_rear_vana {

   mux {

    function = "gpio";
   };

   config {

    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_rear_vio: cam_sensor_rear_vio {

   mux {
    pins = "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };
# 2624 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio9";
    function = "gpio";
   };

   config {
    pins = "gpio9";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio9";
    function = "gpio";
   };

   config {
    pins = "gpio9";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio30";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio30";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  nx30p6093_intr_default: nx30p6093_intr_default {
   mux {
    pins = "gpio5";
    function = "gpio";
   };

   config {
    pins = "gpio5";
    bias-disable;
    input-enable;
   };
  };


  charger: charger {
   charging_switch1_active: charging_switch1_active {
    mux {
     pins = "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio116";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_switch1_sleep: charging_switch1_sleep {
    mux {
     pins = "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio116";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charging_reset_active: charging_reset_active {
    mux {
     pins = "gpio91";
     function = "gpio";
    };

    config {
     pins = "gpio91";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_reset_sleep: charging_reset_sleep {
    mux {
     pins = "gpio91";
     function = "gpio";
    };

    config {
     pins = "gpio91";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charging_clock_active: charging_clock_active {
    mux {
     pins = "gpio124";
     function = "gpio";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_clock_sleep: charging_clock_sleep {
    mux {
     pins = "gpio124";
     function = "gpio";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charging_data_active: charging_data_active {
    mux {
     pins = "gpio123";
     function = "gpio";
    };

    config {
     pins = "gpio123";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_data_sleep: charging_data_sleep {
    mux {
     pins = "gpio123";
     function = "gpio";
    };

    config {
     pins = "gpio123";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   chargerid_switch_active: chargerid_switch_active {
    mux {
     pins = "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio44";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   chargerid_switch_sleep: chargerid_switch_sleep {
    mux {
     pins = "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio44";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   chargerid_switch_default: chargerid_switch_default {
    mux {
     pins = "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio44";
     drive-strength = <2>;
     bias-disable;
    };
   };
   ship_sleep: ship_sleep {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   ship_active: ship_active {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <2>;
     bias-pull-up;
     output-high;
    };
   };

   shortc_active: shortc_active {
    mux {
     pins = "gpio43";
     function = "gpio";
    };

    config {
     pins = "gpio43";
     drive-strength = <2>;
     input-enable;
     bias-pull-up;
    };
   };


   ccdetect_active: ccdetect_active {
    mux {
     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     input-enable;
     bias-pull-up;
    };
   };

   ccdetect_sleep: ccdetect_sleep {
    mux {
     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
   chg_qupv3_se12_2uart_default: chg_qupv3_se12_2uart_default {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };
   };

   chg_qupv3_se12_2uart_sleep: chg_qupv3_se12_2uart_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "gpio";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     input-enable;
     bias-disable;
    };
   };
  };

 };
};

&pm660_gpios {
 tasha_mclk {
  tasha_mclk_default: tasha_mclk_default{
   pins = "gpio3";
   function = "func1";
   qcom,drive-strength = <2>;
   power-source = <0>;
   bias-disable;
   output-low;
  };
 };
};

&pm660l_gpios {
 camera_rear_dvdd_en {
  camera_rear_dvdd_en_default: camera_rear_dvdd_en_default {




   function = "normal";
   power-source = <0>;
   output-low;
  };
 };

 camera_dvdd_en {
  camera_dvdd_en_default: camera_dvdd_en_default {
   pins = "gpio3";
   function = "normal";
   power-source = <0>;
   output-low;
  };
 };
};

&pm660l_gpios {
 camera0_dvdd_en_default: camera0_dvdd_en_default {
  pins = "gpio3";
  function = "normal";
  power-source = <0>;
  output-low;
 };

 camera1_dvdd_en_default: camera1_dvdd_en_default {
  pins = "gpio4";
  function = "normal";
  power-source = <0>;
  output-low;
 };
# 3088 "../arch/arm64/boot/dts/qcom/sdm670-pinctrl.dtsi"
};




&pm660l_gpios {
        nfc {
  nfc_int_active: nfc_int_active {

   mux {

    pins = "gpio4";
    function = "gpio";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  nfc_int_suspend: nfc_int_suspend {

   mux {

    pins = "gpio4";
    function = "gpio";
   };
   config {
    pins = "gpio4";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  nfc_enable_active: nfc_enable_active {

   mux {


    pins = "gpio5", "gpio3", "gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio5", "gpio3", "gpio8";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  nfc_enable_suspend: nfc_enable_suspend {

   mux {


    pins = "gpio5", "gpio3", "gpio8";
    function = "gpio";
   };

   config {
    pins = "gpio5", "gpio3", "gpio8";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };
};


&pm660_gpios {
 nfc_clk {
  nfc_clk_default: nfc_clk_default {
   pins = "gpio4";
   function = "normal";
   input-enable;
   power-source = <1>;
  };
 };
 smb_shutdown_default: smb_shutdown_default {
  pins = "gpio11";
  function = "normal";
  power-source = <0>;
  qcom,drive-strength = <3>;
  output-high;
 };
};


&pm660_gpios {
 oppo_fp_common {
         gpio_id2_default: gpio_id2_default{
                 pins = "gpio6";
                        function = "normal";
                        bias-pull-up;
                 qcom,drive-strength = <2>;
                        qcom,pull-up-strength = <0>;
                        power-source = <0>;
                        input-enable;
          };
         };
};
# 3061 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-sdm670.dtsi" 1
# 16 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-sdm670.dtsi"
&soc {
 kgsl_smmu: arm,smmu-kgsl@5040000 {
  status = "ok";
  compatible = "qcom,smmu-v2";
  reg = <0x5040000 0x10000>;
  #iommu-cells = <1>;
  qcom,dynamic;
  qcom,use-3-lvl-tables;
  qcom,disable-atos;
  #global-interrupts = <2>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  interrupts = <0 229 4>,
    <0 231 4>,
    <0 364 4>,
    <0 365 4>,
    <0 366 4>,
    <0 367 4>,
    <0 368 4>,
    <0 369 4>,
    <0 370 4>,
    <0 371 4>;
  clock-names = "gcc_gpu_memnoc_gfx_clk";
  clocks = <&clock_gcc 41>;
  attach-impl-defs =
    <0x6000 0x2378>,
    <0x6060 0x1055>,
    <0x678c 0x8>,
    <0x6794 0x28>,
    <0x6800 0x6>,
    <0x6900 0x3ff>,
    <0x6924 0x204>,
    <0x6928 0x11000>,
    <0x6930 0x800>,
    <0x6960 0xffffffff>,
    <0x6b64 0x1a5551>,
    <0x6b68 0x9a82a382>;
 };

 apps_smmu: apps-smmu@0x15000000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x15000000 0x80000>,
   <0x150c2000 0x18>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,no-asid-retention;
  qcom,disable-atos;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 65 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 181 4>,
    <0 182 4>,
    <0 183 4>,
    <0 184 4>,
    <0 185 4>,
    <0 186 4>,
    <0 187 4>,
    <0 188 4>,
    <0 189 4>,
    <0 190 4>,
    <0 191 4>,
    <0 192 4>,
    <0 315 4>,
    <0 316 4>,
    <0 317 4>,
    <0 318 4>,
    <0 319 4>,
    <0 320 4>,
    <0 321 4>,
    <0 322 4>,
    <0 323 4>,
    <0 324 4>,
    <0 325 4>,
    <0 326 4>,
    <0 327 4>,
    <0 328 4>,
    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 333 4>,
    <0 334 4>,
    <0 335 4>,
    <0 336 4>,
    <0 337 4>,
    <0 338 4>,
    <0 339 4>,
    <0 340 4>,
    <0 341 4>,
    <0 342 4>,
    <0 343 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <139>,
   <627>,
   <0 0>,
   <139>,
   <627>,
   <0 1000>;

  anoc_1_tbu: anoc_1_tbu@0x150c5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150c5000 0x1000>,
    <0x150c2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_tbu1_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <139>,
    <627>,
    <0 0>,
    <139>,
    <627>,
    <0 1000>;
  };

  anoc_2_tbu: anoc_2_tbu@0x150c9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150c9000 0x1000>,
    <0x150c2208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_tbu2_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <139>,
    <627>,
    <0 0>,
    <139>,
    <627>,
    <0 1000>;
  };

  mnoc_hf_0_tbu: mnoc_hf_0_tbu@0x150cd000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150cd000 0x1000>,
    <0x150c2210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_hf_1_tbu: mnoc_hf_1_tbu@0x150d1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150d1000 0x1000>,
    <0x150c2218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_sf_0_tbu: mnoc_sf_0_tbu@0x150d5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150d5000 0x1000>,
    <0x150c2220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };

  compute_dsp_tbu: compute_dsp_tbu@0x150d9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150d9000 0x1000>,
    <0x150c2228 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1400 0x400>;

   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <139>,
    <627>,
    <0 0>,
    <139>,
    <627>,
    <0 1000>;
  };

  adsp_tbu: adsp_tbu@0x150dd000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x150dd000 0x1000>,
    <0x150c2230 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <139>,
    <627>,
    <0 0>,
    <139>,
    <627>,
    <0 1000>;
  };

 };

 kgsl_iommu_test_device {
  status = "disabled";
  compatible = "iommu-debug-test";






  iommus = <&kgsl_smmu 0x7>;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";




  iommus = <&apps_smmu 0x20 0xf>;
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";




  iommus = <&apps_smmu 0x20 0xf>;
  dma-coherent;
 };
};

&apps_smmu {
 qcom,actlr =

   <0x0800 0x7ff 0x103>,
   <0x1000 0x3ff 0x103>;
};
# 3062 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-gdsc-sdm845.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-gdsc-sdm845.dtsi"
&soc {

 pcie_0_gdsc: qcom,gdsc@0x16b004 {
  compatible = "qcom,gdsc";
  regulator-name = "pcie_0_gdsc";
  reg = <0x16b004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 pcie_1_gdsc: qcom,gdsc@0x18d004 {
  compatible = "qcom,gdsc";
  regulator-name = "pcie_1_gdsc";
  reg = <0x18d004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ufs_card_gdsc: qcom,gdsc@0x175004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_card_gdsc";
  reg = <0x175004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ufs_phy_gdsc: qcom,gdsc@0x177004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_phy_gdsc";
  reg = <0x177004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 usb30_prim_gdsc: qcom,gdsc@0x10f004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_prim_gdsc";
  reg = <0x10f004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 usb30_sec_gdsc: qcom,gdsc@0x110004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_sec_gdsc";
  reg = <0x110004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc: qcom,gdsc@0x17d030 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
  reg = <0x17d030 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc: qcom,gdsc@0x17d03c {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
  reg = <0x17d03c 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_tbu1_gdsc: qcom,gdsc@0x17d034 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
  reg = <0x17d034 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_aggre_noc_mmu_tbu2_gdsc: qcom,gdsc@0x17d038 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
  reg = <0x17d038 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@0x17d040 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
  reg = <0x17d040 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@0x17d048 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
  reg = <0x17d048 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mmnoc_mmu_tbu_sf_gdsc: qcom,gdsc@0x17d044 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
  reg = <0x17d044 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 bps_gdsc: qcom,gdsc@0xad06004 {
  compatible = "qcom,gdsc";
  regulator-name = "bps_gdsc";
  reg = <0xad06004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ife_0_gdsc: qcom,gdsc@0xad09004 {
  compatible = "qcom,gdsc";
  regulator-name = "ife_0_gdsc";
  reg = <0xad09004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ife_1_gdsc: qcom,gdsc@0xad0a004 {
  compatible = "qcom,gdsc";
  regulator-name = "ife_1_gdsc";
  reg = <0xad0a004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ipe_0_gdsc: qcom,gdsc@0xad07004 {
  compatible = "qcom,gdsc";
  regulator-name = "ipe_0_gdsc";
  reg = <0xad07004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 ipe_1_gdsc: qcom,gdsc@0xad08004 {
  compatible = "qcom,gdsc";
  regulator-name = "ipe_1_gdsc";
  reg = <0xad08004 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 titan_top_gdsc: qcom,gdsc@0xad0b134 {
  compatible = "qcom,gdsc";
  regulator-name = "titan_top_gdsc";
  reg = <0xad0b134 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@0xaf03000 {
  compatible = "qcom,gdsc";
  regulator-name = "mdss_core_gdsc";
  reg = <0xaf03000 0x4>;
  qcom,poll-cfg-gdscr;
  qcom,support-hw-trigger;
  status = "disabled";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@0x5091540 {
  compatible = "syscon";
  reg = <0x5091540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@0x509106c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_cx_gdsc";
  reg = <0x509106c 0x4>;
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@0x509100c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_gx_gdsc";
  reg = <0x509100c 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };


 vcodec0_gdsc: qcom,gdsc@0xab00874 {
  compatible = "qcom,gdsc";
  regulator-name = "vcodec0_gdsc";
  reg = <0xab00874 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 vcodec1_gdsc: qcom,gdsc@0xab008b4 {
  compatible = "qcom,gdsc";
  regulator-name = "vcodec1_gdsc";
  reg = <0xab008b4 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };

 venus_gdsc: qcom,gdsc@0xab00814 {
  compatible = "qcom,gdsc";
  regulator-name = "venus_gdsc";
  reg = <0xab00814 0x4>;
  qcom,poll-cfg-gdscr;
  status = "disabled";
 };
};
# 3063 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-pm.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-pm.dtsi"
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "L3";
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;
   qcom,clstr-tmr-add = <1000>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l3-wfi";
    qcom,psci-mode = <0x1>;
    qcom,latency-us = <600>;
    qcom,ss-power = <420>;
    qcom,energy-overhead = <4254140>;
    qcom,time-overhead = <1260>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "l3-pc";
    qcom,psci-mode = <0x4>;
    qcom,latency-us = <3048>;
    qcom,ss-power = <329>;
    qcom,energy-overhead = <6189829>;
    qcom,time-overhead = <5800>;
    qcom,min-child-idx = <3>;
    qcom,is-reset;
   };

   qcom,pm-cluster-level@2 {
    reg = <2>;
    label = "cx-off";
    qcom,psci-mode = <0x224>;
    qcom,latency-us = <4562>;
    qcom,ss-power = <290>;
    qcom,energy-overhead = <6989829>;
    qcom,time-overhead = <8200>;
    qcom,min-child-idx = <3>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cluster-level@3 {
    reg = <3>;
    label = "llcc-off";
    qcom,psci-mode = <0xC24>;
    qcom,latency-us = <6562>;
    qcom,ss-power = <165>;
    qcom,energy-overhead = <7000029>;
    qcom,time-overhead = <9825>;
    qcom,min-child-idx = <3>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cpu@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3 &CPU4
         &CPU5>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,latency-us = <60>;
     qcom,ss-power = <383>;
     qcom,energy-overhead = <64140>;
     qcom,time-overhead = <121>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "ret";
     qcom,psci-cpu-mode = <0x2>;
     qcom,latency-us = <282>;
     qcom,ss-power = <370>;
     qcom,energy-overhead = <238600>;
     qcom,time-overhead = <559>;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     label = "pc";
     qcom,psci-cpu-mode = <0x3>;
     qcom,latency-us = <901>;
     qcom,ss-power = <364>;
     qcom,energy-overhead = <579285>;
     qcom,time-overhead = <1450>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    qcom,pm-cpu-level@3 {
     reg = <3>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,latency-us = <915>;
     qcom,ss-power = <353>;
     qcom,energy-overhead = <666292>;
     qcom,time-overhead = <1617>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <100>;
    qcom,tmr-add = <100>;
    qcom,ref-premature-cnt = <3>;
    qcom,cpu = <&CPU6 &CPU7>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,latency-us = <66>;
     qcom,ss-power = <427>;
     qcom,energy-overhead = <68410>;
     qcom,time-overhead = <121>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "ret";
     qcom,psci-cpu-mode = <0x2>;
     qcom,latency-us = <282>;
     qcom,ss-power = <388>;
     qcom,energy-overhead = <281755>;
     qcom,time-overhead = <553>;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     label = "pc";
     qcom,psci-cpu-mode = <0x3>;
     qcom,latency-us = <1244>;
     qcom,ss-power = <373>;
     qcom,energy-overhead = <795006>;
     qcom,time-overhead = <1767>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };

    qcom,pm-cpu-level@3 {
     reg = <3>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,latency-us = <1854>;
     qcom,ss-power = <359>;
     qcom,energy-overhead = <1068095>;
     qcom,time-overhead = <2380>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,rpm-stats@c300000 {
  compatible = "qcom,rpm-stats";
  reg = <0xc300000 0x1000>, <0xc3f0004 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
 };

 qcom,rpmh-master-stats@b221200 {
  compatible = "qcom,rpmh-master-stats-v1";
  reg = <0xb221200 0x60>;
  qcom,use-alt-unit = <3>;
 };
};
# 3064 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

&usb30_prim_gdsc {
 status = "ok";
};

&ufs_phy_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_aggre_noc_mmu_tbu2_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc {
 status = "ok";
};

&hlos1_vote_mmnoc_mmu_tbu_sf_gdsc {
 status = "ok";
};

&bps_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&ife_0_gdsc {
 status = "ok";
};

&ife_1_gdsc {
 status = "ok";
};

&ipe_0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&ipe_1_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&titan_top_gdsc {
 status = "ok";
};

&mdss_core_gdsc {
 status = "ok";
 proxy-supply = <&mdss_core_gdsc>;
 qcom,proxy-consumer-enable;
};

&gpu_cx_gdsc {
 parent-supply = <&pm660l_s3_level>;
 vdd_parent-supply = <&pm660l_s3_level>;
 status = "ok";
};

&gpu_gx_gdsc {
 clock-names = "core_root_clk";
 clocks = <&clock_gfx 2>;
 qcom,force-enable-root-clk;
 parent-supply = <&pm660l_s2_level>;
 domain-addr = <&gpu_gx_domain_addr>;
 sw-reset = <&gpu_gx_sw_reset>;
 qcom,skip-disable-before-sw-enable;
 qcom,reset-aon-logic;
 status = "ok";
};

&vcodec0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&vcodec1_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&venus_gdsc {
 status = "ok";
};

&mdss_dsi0 {
 qcom,core-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,core-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "refgen";
   qcom,supply-min-voltage = <0>;
   qcom,supply-max-voltage = <0>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};

&mdss_dsi1 {
 qcom,core-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,core-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "refgen";
   qcom,supply-min-voltage = <0>;
   qcom,supply-max-voltage = <0>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};

&sde_dp {
 qcom,core-supply-entries {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,core-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "refgen";
   qcom,supply-min-voltage = <0>;
   qcom,supply-max-voltage = <0>;
   qcom,supply-enable-load = <0>;
   qcom,supply-disable-load = <0>;
  };
 };
};


# 1 "../arch/arm64/boot/dts/qcom/sdm670-audio.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm670-audio.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 msm_audio_ion: qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&apps_smmu 0x1821 0x0>;
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;


  adsp-firmware = "adsp_v2";

 };

 qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 msm_dai_tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm670-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x1801 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  msm_audio_apr_dummy {
   compatible = "qcom,msm-audio-apr-dummy";
  };
 };

 qcom,avtimer@62cf700c {
  compatible = "qcom,avtimer";
  reg = <0x62cf700c 0x4>,
   <0x62cf7010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };

 tavil_snd: sound-tavil {
  status = "disabled";
  compatible = "qcom,sdm670-asoc-snd-tavil";
  qcom,model = "sdm670-tavil-snd-card";
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  qcom,ext-disp-audio-rx;
  qcom,afe-rxtx-lb;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
   <&loopback>, <&compress>, <&hostless>,
   <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
   <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
   "msm-pcm-dsp.2", "msm-voip-dsp",
   "msm-pcm-voice", "msm-pcm-loopback",
   "msm-compress-dsp", "msm-pcm-hostless",
   "msm-pcm-afe", "msm-lsm-client",
   "msm-pcm-routing", "msm-cpe-lsm",
   "msm-compr-dsp", "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_mi2s0>, <&dai_mi2s1>,
   <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s4>,
   <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
   <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
   <&dai_quin_auxpcm>,
   <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
   <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
   <&sb_4_rx>, <&sb_4_tx>, <&sb_5_rx>, <&sb_5_tx>,
   <&sb_6_rx>, <&sb_7_rx>, <&sb_7_tx>,
   <&sb_8_rx>, <&sb_8_tx>,
   <&proxy_rx>, <&proxy_tx>,
   <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
   <&afe_proxy_tx>, <&incall_record_rx>,
   <&incall_record_tx>, <&incall_music_rx>,
   <&incall_music_2_rx>,
   <&usb_audio_rx>, <&usb_audio_tx>,
   <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
   <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
   <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
   <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
   <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
   <&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-dp.24608",
   "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
   "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
   "msm-dai-q6-mi2s.4",
   "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
   "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
   "msm-dai-q6-auxpcm.5",
   "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
   "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
   "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
   "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
   "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
   "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16395",
   "msm-dai-q6-dev.16396",
   "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
   "msm-dai-q6-dev.16400", "msm-dai-q6-dev.16401",
   "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
   "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
   "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
   "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
   "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
   "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
   "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
   "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
   "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
   "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
   "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
   "msm-dai-q6-dev.24577";
 };

 tasha_snd: sound-tasha {
  status = "disabled";
  compatible = "qcom,sdm670-asoc-snd-tasha";
  qcom,model = "sdm670-tasha-snd-card";
  qcom,wcn-btfm;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
   <&loopback>, <&compress>, <&hostless>,
   <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>,
   <&pcm_noirq>, <&cpe3>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
   "msm-pcm-dsp.2", "msm-voip-dsp",
   "msm-pcm-voice", "msm-pcm-loopback",
   "msm-compress-dsp", "msm-pcm-hostless",
   "msm-pcm-afe", "msm-lsm-client",
   "msm-pcm-routing", "msm-cpe-lsm",
   "msm-compr-dsp", "msm-pcm-dsp-noirq",
   "msm-cpe-lsm.3";
  asoc-cpu = <&dai_mi2s0>, <&dai_mi2s1>,
   <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s4>,
   <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
   <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
   <&dai_quin_auxpcm>,
   <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
   <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
   <&sb_4_rx>, <&sb_4_tx>, <&sb_5_rx>, <&sb_5_tx>,
   <&sb_6_rx>, <&sb_7_rx>, <&sb_7_tx>,
   <&sb_8_rx>, <&sb_8_tx>,
   <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
   <&afe_proxy_tx>, <&incall_record_rx>,
   <&incall_record_tx>, <&incall_music_rx>,
   <&incall_music_2_rx>,
   <&usb_audio_rx>, <&usb_audio_tx>,
   <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
   <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
   <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
   <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
   <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
   <&proxy_rx>, <&proxy_tx>;
  asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
   "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
   "msm-dai-q6-mi2s.4",
   "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
   "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
   "msm-dai-q6-auxpcm.5",
   "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
   "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
   "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
   "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
   "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
   "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16395",
   "msm-dai-q6-dev.16396",
   "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
   "msm-dai-q6-dev.16400", "msm-dai-q6-dev.16401",
   "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
   "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
   "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
   "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
   "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
   "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
   "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
   "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
   "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
   "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
   "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
 };

 int_codec: sound {
  status = "okay";
  compatible = "qcom,sdm670-asoc-snd";
  qcom,model = "sdm670-mtp-snd-card";
  qcom,wcn-btfm;
  qcom,ext-disp-audio-rx;
  qcom,mi2s-audio-intf;
  qcom,auxpcm-audio-intf;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
   <&loopback>, <&compress>, <&hostless>,
   <&afe>, <&lsm>, <&routing>, <&compr>,
   <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
   "msm-pcm-dsp.2", "msm-voip-dsp",
   "msm-pcm-voice", "msm-pcm-loopback",
   "msm-compress-dsp", "msm-pcm-hostless",
   "msm-pcm-afe", "msm-lsm-client",
   "msm-pcm-routing", "msm-compr-dsp",
   "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_mi2s0>, <&dai_mi2s1>,
   <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s4>,
   <&dai_int_mi2s0>, <&dai_int_mi2s1>,
   <&dai_int_mi2s2>, <&dai_int_mi2s3>,
   <&dai_int_mi2s4>, <&dai_int_mi2s5>,
   <&dai_pri_auxpcm>, <&dai_sec_auxpcm>,
   <&dai_tert_auxpcm>, <&dai_quat_auxpcm>,
   <&dai_quin_auxpcm>,
   <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
   <&afe_proxy_tx>, <&incall_record_rx>,
   <&incall_record_tx>, <&incall_music_rx>,
   <&incall_music_2_rx>, <&sb_7_rx>, <&sb_7_tx>,
   <&sb_8_tx>, <&sb_8_rx>,
   <&usb_audio_rx>, <&usb_audio_tx>,
   <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
   <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
   <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
   <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
   <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
   <&proxy_rx>, <&proxy_tx>;
  asoc-cpu-names = "msm-dai-q6-dp.24608",
   "msm-dai-q6-mi2s.0","msm-dai-q6-mi2s.1",
   "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
   "msm-dai-q6-mi2s.4",
   "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8",
   "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10",
   "msm-dai-q6-mi2s.11", "msm-dai-q6-mi2s.12",
   "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
   "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4",
   "msm-dai-q6-auxpcm.5",
   "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
   "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
   "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
   "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770",
   "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
   "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400",
   "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
   "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
   "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
   "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
   "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
   "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
   "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 cpe3: qcom,msm-cpe-lsm@3 {
  compatible = "qcom,msm-cpe-lsm";
  qcom,msm-cpe-lsm-id = <3>;
 };
};

&slim_aud {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };
};

&msm_dai_mi2s {
 dai_int_mi2s0: qcom,msm-dai-q6-int-mi2s0 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <7>;
  qcom,msm-mi2s-rx-lines = <3>;
  qcom,msm-mi2s-tx-lines = <0>;
 };

 dai_int_mi2s1: qcom,msm-dai-q6-int-mi2s1 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <8>;
  qcom,msm-mi2s-rx-lines = <3>;
  qcom,msm-mi2s-tx-lines = <0>;
 };

 dai_int_mi2s2: qcom,msm-dai-q6-int-mi2s2 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <9>;
  qcom,msm-mi2s-rx-lines = <0>;
  qcom,msm-mi2s-tx-lines = <3>;
 };

 dai_int_mi2s3: qcom,msm-dai-q6-int-mi2s3 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <10>;
  qcom,msm-mi2s-rx-lines = <0>;
  qcom,msm-mi2s-tx-lines = <3>;
 };

 dai_int_mi2s4: qcom,msm-dai-q6-int-mi2s4 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <11>;
  qcom,msm-mi2s-rx-lines = <3>;
  qcom,msm-mi2s-tx-lines = <0>;
 };

 dai_int_mi2s5: qcom,msm-dai-q6-int-mi2s5 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <12>;
  qcom,msm-mi2s-rx-lines = <0>;
  qcom,msm-mi2s-tx-lines = <3>;
 };

 dai_int_mi2s6: qcom,msm-dai-q6-int-mi2s6 {
  compatible = "qcom,msm-dai-q6-mi2s";
  qcom,msm-dai-q6-mi2s-dev-id = <13>;
  qcom,msm-mi2s-rx-lines = <0>;
  qcom,msm-mi2s-tx-lines = <3>;
 };
};
# 3211 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-usb.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm670-usb.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/sdm845-670-usb-common.dtsi" 1
# 17 "../arch/arm64/boot/dts/qcom/sdm845-670-usb-common.dtsi"
&soc {

 usb0: ssusb@a600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a600000 0xf8c00>,
        <0x088ee000 0x400>;
  reg-names = "core_base", "ahb2phy_base";
  iommus = <&apps_smmu 0x740 0x0>;
  qcom,smmu-s1-bypass;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 489 0>, <0 130 0>, <0 486 0>, <0 488 0>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  qcom,usb-dbm = <&dbm_1p5>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,use-pdc-interrupts;
  qcom,pm-qos-latency = <44>;
  extcon = <0>, <0>, <&eud>, <0>, <0>;

  clocks = <&clock_gcc 149>,
    <&clock_gcc 18>,
    <&clock_gcc 9>,
    <&clock_gcc 151>,
    <&clock_gcc 153>,
    <&clock_gcc 169>,
    <&clock_gcc 159>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
   "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;

  resets = <&clock_gcc 15>;
  reset-names = "core_reset";

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =
   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,
   <61
    512 240000 700000>,
   <61
    676 0 2400>,
   <1 583 0 40000>;

  dwc3@a600000 {
   compatible = "snps,dwc3";
   reg = <0x0a600000 0xcd00>;
   interrupts = <0 133 0>;
   usb-phy = <&qusb_phy0>, <&usb_qmp_dp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <0>;
  };

  qcom,usbbam@a704000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0xa704000 0x17000>;
   interrupts = <0 132 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 qusb_phy0: qusb@88e2000 {
  compatible = "qcom,qusb2phy-v2";
  reg = <0x088e2000 0x400>,
   <0x007801e8 0x4>,
   <0x088e7014 0x4>;
  reg-names = "qusb_phy_base", "efuse_addr",
    "refgen_north_bg_reg_addr";

  qcom,efuse-bit-pos = <25>;
  qcom,efuse-num-bits = <3>;
  vdd-supply = <&pm8998_l1>;
  vdda18-supply = <&pm8998_l12>;
  vdda33-supply = <&pm8998_l24>;
  qcom,override-bias-ctrl2;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,qusb-phy-reg-offset =
   <0x240
    0x1a0
    0x210
    0x230
    0x0a8
    0x254
    0x198
    0x228
    0x22c
    0x27c
    0x280
    0x284
    0x288
    0x2a0>;

  qcom,qusb-phy-init-seq =

      <0x23 0x210
       0x03 0x04
       0x7c 0x18c
       0x80 0x2c
       0x0a 0x184
       0x19 0xb4
       0x40 0x194
       0x20 0x198
       0x21 0x214
       0x00 0x220
       0x58 0x224
       0x30 0x240
       0x29 0x244
       0xca 0x248
       0x04 0x24c
       0x03 0x250
       0x00 0x23c
       0x22 0x210>;

  phy_type= "utmi";
  clocks = <&clock_rpmh 0>,
    <&clock_gcc 169>;
  clock-names = "ref_clk_src", "cfg_ahb_clk";

  resets = <&clock_gcc 8>;
  reset-names = "phy_reset";
 };


 usb_qmp_dp_phy: ssphy@88e8000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x88e8000 0x3000>;
  reg-names = "qmp_phy_base";

  vdd-supply = <&pm8998_l1>;
  core-supply = <&pm8998_l26>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

   <0x1048 0x07 0x00
    0x1080 0x14 0x00
    0x1034 0x08 0x00
    0x1138 0x30 0x00
    0x103c 0x02 0x00
    0x108c 0x08 0x00
    0x115c 0x16 0x00
    0x1164 0x01 0x00
    0x113c 0x80 0x00
    0x10b0 0x82 0x00
    0x10b8 0xab 0x00
    0x10bc 0xea 0x00
    0x10c0 0x02 0x00
    0x1060 0x06 0x00
    0x1068 0x16 0x00
    0x1070 0x36 0x00
    0x10dc 0x00 0x00
    0x10d8 0x3f 0x00
    0x10f8 0x01 0x00
    0x10f4 0xc9 0x00
    0x1148 0x0a 0x00
    0x10a0 0x00 0x00
    0x109c 0x34 0x00
    0x1098 0x15 0x00
    0x1090 0x04 0x00
    0x1154 0x00 0x00
    0x1094 0x00 0x00
    0x10f0 0x00 0x00
    0x1040 0x0a 0x00
    0x1010 0x01 0x00
    0x101c 0x31 0x00
    0x1020 0x01 0x00
    0x1014 0x00 0x00
    0x1018 0x00 0x00
    0x1024 0x85 0x00
    0x1028 0x07 0x00
    0x1430 0x0b 0x00
    0x14d4 0x0f 0x00
    0x14d8 0x4e 0x00
    0x14dc 0x18 0x00
    0x14f8 0x77 0x00
    0x14fc 0x80 0x00
    0x1504 0x03 0x00
    0x150c 0x16 0x00
    0x1564 0x05 0x00
    0x14c0 0x03 0x00
    0x1830 0x0b 0x00
    0x18d4 0x0f 0x00
    0x18d8 0x4e 0x00
    0x18dc 0x18 0x00
    0x18f8 0x77 0x00
    0x18fc 0x80 0x00
    0x1904 0x03 0x00
    0x190c 0x16 0x00
    0x1964 0x05 0x00
    0x18c0 0x03 0x00
    0x1260 0x10 0x00
    0x12a4 0x12 0x00
    0x128c 0x16 0x00
    0x1248 0x09 0x00
    0x1244 0x06 0x00
    0x1660 0x10 0x00
    0x16a4 0x12 0x00
    0x168c 0x16 0x00
    0x1648 0x09 0x00
    0x1644 0x06 0x00
    0x1cc8 0x83 0x00
    0x1ccc 0x09 0x00
    0x1cd0 0xa2 0x00
    0x1cd4 0x40 0x00
    0x1cc4 0x02 0x00
    0x1c80 0xd1 0x00
    0x1c84 0x1f 0x00
    0x1c88 0x47 0x00
    0x1c64 0x1b 0x00
    0x1434 0x75 0x00
    0x1834 0x75 0x00
    0x1dd8 0xba 0x00
    0x1c0c 0x9f 0x00
    0x1c10 0x9f 0x00
    0x1c14 0xb7 0x00
    0x1c18 0x4e 0x00
    0x1c1c 0x65 0x00
    0x1c20 0x6b 0x00
    0x1c24 0x15 0x00
    0x1c28 0x0d 0x00
    0x1c2c 0x15 0x00
    0x1c30 0x0d 0x00
    0x1c34 0x15 0x00
    0x1c38 0x0d 0x00
    0x1c3c 0x15 0x00
    0x1c40 0x1d 0x00
    0x1c44 0x15 0x00
    0x1c48 0x0d 0x00
    0x1c4c 0x15 0x00
    0x1c50 0x0d 0x00
    0x1e0c 0x21 0x00
    0x1e10 0x60 0x00
    0x1c5c 0x02 0x00
    0x1ca0 0x04 0x00
    0x1c8c 0x44 0x00
    0x1c70 0xe7 0x00
    0x1c74 0x03 0x00
    0x1c78 0x40 0x00
    0x1c7c 0x00 0x00
    0x1cb8 0x75 0x00
    0x1cb0 0x86 0x00
    0x1cbc 0x13 0x00
    0x1cac 0x04 0x00
    0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0x1d74
     0x1cd8
     0x1cdc
     0x1c04
     0x1c00
     0x1c08
     0x2a18
     0x0008
     0x0004
     0x001c
     0x0000
     0x0010
     0x000c
     0x1a0c>;

  clocks = <&clock_gcc 160>,
    <&clock_gcc 163>,
    <&clock_rpmh 0>,
    <&clock_gcc 159>,
    <&clock_gcc 162>,
    <&clock_gcc 169>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "com_aux_clk", "cfg_ahb_clk";

  resets = <&clock_gcc 19>,
   <&clock_gcc 17>;
  reset-names = "global_phy_reset", "phy_reset";
 };

 dbm_1p5: dbm@a6f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0xa6f8000 0x400>;
  qcom,reset-ep-after-lpm-resume;
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x182c 0x0>;
  qcom,usb-audio-stream-id = <0xc>;
  qcom,usb-audio-intr-num = <2>;
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };


 usb1: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a800000 0xf8c00>,
        <0x088ee000 0x400>;
  reg-names = "core_base", "ahb2phy_base";
  iommus = <&apps_smmu 0x760 0x0>;
  qcom,smmu-s1-bypass;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 491 0>, <0 135 0>, <0 487 0>, <0 490 0>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";

  USB3_GDSC-supply = <&usb30_sec_gdsc>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,use-pdc-interrupts;

  clocks = <&clock_gcc 154>,
    <&clock_gcc 19>,
    <&clock_gcc 10>,
    <&clock_gcc 156>,
    <&clock_gcc 158>,
    <&clock_gcc 169>,
    <&clock_gcc 164>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;

  resets = <&clock_gcc 16>;
  reset-names = "core_reset";
  status = "disabled";

  qcom,msm-bus,name = "usb1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <101 512 0 0>,
   <1 751 0 0>,
   <101
    512 240000 700000>,
   <1 751 0 40000>;

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0x0a800000 0xcd00>;
   interrupts = <0 138 0>;
   usb-phy = <&qusb_phy1>, <&usb_qmp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <1>;
   dr_mode = "host";
  };
 };


 qusb_phy1: qusb@88e3000 {
  compatible = "qcom,qusb2phy-v2";
  reg = <0x088e3000 0x400>,
   <0x088e7014 0x4>;
  reg-names = "qusb_phy_base",
    "refgen_north_bg_reg_addr";

  vdd-supply = <&pm8998_l1>;
  vdda18-supply = <&pm8998_l12>;
  vdda33-supply = <&pm8998_l24>;
  qcom,override-bias-ctrl2;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,qusb-phy-reg-offset =
   <0x240
    0x1a0
    0x210
    0x230
    0x0a8
    0x254
    0x198
    0x228
    0x22c
    0x27c
    0x280
    0x2a0>;

  qcom,qusb-phy-init-seq =

      <0x23 0x210
      0x03 0x04
      0x7c 0x18c
      0x80 0x2c
      0x0a 0x184
      0x19 0xb4
      0x40 0x194
      0x20 0x198
      0x21 0x214
      0x00 0x220
      0x58 0x224
      0x20 0x240
      0x29 0x244
      0xca 0x248
      0x04 0x24c
      0x03 0x250
      0x00 0x23c
      0x22 0x210>;

  phy_type= "utmi";
  clocks = <&clock_rpmh 0>,
    <&clock_gcc 169>;
  clock-names = "ref_clk_src", "cfg_ahb_clk";

  resets = <&clock_gcc 9>;
  reset-names = "phy_reset";
  status = "disabled";
 };


 usb_qmp_phy: ssphy@88eb000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x88eb000 0x1000>,
   <0x01fcbff0 0x4>;
  reg-names = "qmp_phy_base",
       "vls_clamp_reg";

  vdd-supply = <&pm8998_l1>;
  core-supply = <&pm8998_l26>;
  qcom,vdd-voltage-level = <0 880000 880000>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

   <0x048 0x07 0x00
    0x080 0x14 0x00
    0x034 0x04 0x00
    0x138 0x30 0x00
    0x03c 0x02 0x00
    0x08c 0x08 0x00
    0x15c 0x06 0x00
    0x164 0x01 0x00
    0x13c 0x80 0x00
    0x0b0 0x82 0x00
    0x0b8 0xab 0x00
    0x0bc 0xea 0x00
    0x0c0 0x02 0x00
    0x060 0x06 0x00
    0x068 0x16 0x00
    0x070 0x36 0x00
    0x0dc 0x00 0x00
    0x0d8 0x3f 0x00
    0x0f8 0x01 0x00
    0x0f4 0xc9 0x00
    0x148 0x0a 0x00
    0x0a0 0x00 0x00
    0x09c 0x34 0x00
    0x098 0x15 0x00
    0x090 0x04 0x00
    0x154 0x00 0x00
    0x094 0x00 0x00
    0x0f0 0x00 0x00
    0x040 0x0a 0x00
    0x0d0 0x80 0x00
    0x010 0x01 0x00
    0x01c 0x31 0x00
    0x020 0x01 0x00
    0x014 0x00 0x00
    0x018 0x00 0x00
    0x024 0x85 0x00
    0x028 0x07 0x00
    0x4c0 0x0c 0x00
    0x564 0x50 0x00
    0x430 0x0b 0x00
    0x4d4 0x0e 0x00
    0x4d8 0x4e 0x00
    0x4dc 0x18 0x00
    0x4f8 0x77 0x00
    0x4fc 0x80 0x00
    0x504 0x03 0x00
    0x50c 0x1c 0x00
    0x434 0x75 0x00
    0x444 0x80 0x00
    0x408 0x0a 0x00
    0x40c 0x06 0x00
    0x500 0x00 0x00
    0x260 0x10 0x00
    0x2a4 0x12 0x00
    0x28c 0xc6 0x00
    0x248 0x06 0x00
    0x244 0x06 0x00
    0x8c8 0x83 0x00
    0x8cc 0x09 0x00
    0x8d0 0xa2 0x00
    0x8d4 0x40 0x00
    0x8c4 0x02 0x00
    0x864 0x1b 0x00
    0x80c 0x9f 0x00
    0x810 0x9f 0x00
    0x814 0xb5 0x00
    0x818 0x4c 0x00
    0x81c 0x64 0x00
    0x820 0x6a 0x00
    0x824 0x15 0x00
    0x828 0x0d 0x00
    0x82c 0x15 0x00
    0x830 0x0d 0x00
    0x834 0x15 0x00
    0x838 0x0d 0x00
    0x83c 0x15 0x00
    0x840 0x0d 0x00
    0x844 0x15 0x00
    0x848 0x0d 0x00
    0x84c 0x15 0x00
    0x850 0x0d 0x00
    0x85c 0x02 0x00
    0x8a0 0x04 0x00
    0x88c 0x44 0x00
    0x880 0xd1 0x00
    0x884 0x1f 0x00
    0x888 0x47 0x00
    0x870 0xe7 0x00
    0x874 0x03 0x00
    0x878 0x40 0x00
    0x87c 0x00 0x00
    0x9d8 0xba 0x00
    0x8b8 0x75 0x00
    0x8b0 0x86 0x00
    0x8bc 0x13 0x00
    0xa0c 0x21 0x00
    0xa10 0x60 0x00
    0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0x974
     0x8d8
     0x8dc
     0x804
     0x800
     0x808>;

  clocks = <&clock_gcc 165>,
    <&clock_gcc 168>,
    <&clock_rpmh 0>,
    <&clock_gcc 164>,
    <&clock_gcc 169>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "cfg_ahb_clk";

  resets = <&clock_gcc 20>,
   <&clock_gcc 21>;
  reset-names = "phy_reset", "phy_phy_reset";
  status = "disabled";
 };
};
# 15 "../arch/arm64/boot/dts/qcom/sdm670-usb.dtsi" 2

&soc {
 /delete-node/ ssusb@a800000;
 /delete-node/ qusb@88e3000;
 /delete-node/ ssphy@88eb000;
 /delete-node/ usb_audio_qmi_dev;
 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x180f 0x0>;
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};

&usb0 {
 qcom,pm-qos-latency = <67>;
 extcon = <0>, <0>, <&eud>, <0>, <0>;
};

&qusb_phy0 {
 vdd-supply = <&pm660l_l1>;
 vdda18-supply = <&pm660_l10>;
 vdda33-supply = <&pm660l_l7>;
 qcom,host-chirp-erratum;
 qcom,qusb-phy-host-init-seq =

      <0x23 0x210
       0x03 0x04
       0x7c 0x18c
       0x80 0x2c
       0x0a 0x184
       0x19 0xb4
       0x40 0x194
       0x20 0x198
       0x21 0x214
       0x08 0x220
       0x58 0x224
       0x45 0x240
       0x29 0x244
       0xca 0x248
       0x04 0x24c
       0x03 0x250
       0x00 0x23c
       0x22 0x210>;
 qcom,qusb-phy-init-seq =

      <0x23 0x210
       0x03 0x04
       0x7c 0x18c
       0x80 0x2c
       0x0a 0x184
       0x19 0xb4
       0x40 0x194
       0x18 0x198
       0x21 0x214
       0x08 0x220
       0x58 0x224
       0x37 0x240
       0x29 0x244
       0xca 0x248
       0x04 0x24c
       0x03 0x250
       0x00 0x23c
       0x22 0x210>;
 nvmem-cells = <&minor_rev>;
 nvmem-cell-names = "minor_rev";
};

&usb_qmp_dp_phy {
 vdd-supply = <&pm660l_l1>;
 core-supply = <&pm660_l1>;
 extcon = <&pm660_pdphy>;
};
# 3212 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/sdm670-gpu.dtsi"
&soc {

 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a615_zap";
  memory-region = <&pil_gpu_mem>;
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 381 >,
   < 762 >,
   < 1144 >,
   < 1720 >,
   < 2086 >,
   < 2597 >,
   < 3147 >,
   < 3879 >,
   < 5161 >,
   < 5931 >,
   < 6881 >;
 };

 msm_gpu: qcom,kgsl-3d0@5000000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x5000000 0x40000>,
   <0x5061000 0x800>,
   <0x509e000 0x1000>,
   <0x780000 0x6300>;
  reg-names = "kgsl_3d0_reg_memory",
    "kgsl_3d0_cx_dbgc_memory",
    "cx_misc",
    "qfprom_memory";
  interrupts = <0 300 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x06010500>;

  qcom,initial-pwrlevel = <3>;

  qcom,gpu-quirk-hfi-use-reg;
  qcom,gpu-quirk-limit-uche-gbif-rw;
  qcom,gpu-quirk-secvid-set-once;


  qcom,idle-timeout = <80>;
  qcom,no-nap;

  qcom,highest-bank-bit = <14>;

  qcom,min-access-length = <32>;

  qcom,ubwc-mode = <2>;


  qcom,snapshot-size = <1048576>;


  qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
  #cooling-cells = <2>;

  clocks = <&clock_gfx 3>,
   <&clock_gpucc 10>,
   <&clock_gcc 26>,
   <&clock_gcc 41>,
   <&clock_gpucc 4>;

  clock-names = "core_clk", "rbbmtimer_clk", "mem_clk",
    "mem_iface_clk", "gmu_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 400000>,
    <26 512 0 800000>,
    <26 512 0 1200000>,
    <26 512 0 1804000>,
    <26 512 0 2188000>,
    <26 512 0 2724000>,
    <26 512 0 3300000>,
    <26 512 0 4068000>,
    <26 512 0 5412000>,
    <26 512 0 6220000>,
    <26 512 0 7216000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  cache-slice-names = "gpu", "gpuhtw";
  cache-slices = <&llcc 12>, <&llcc 11>;


  qcom,pm-qos-active-latency = <67>;
  qcom,pm-qos-wakeup-latency = <67>;


  qcom,enable-ca-jump;

  qcom,ca-busy-penalty = <12000>;

  qcom,ca-target-pwrlevel = <1>;

  qcom,gpu-speed-bin = <0x41a0 0x1fe00000 21>;

  qcom,soc-hw-rev-efuse = <0x414c 28 0x3>;

  qcom,soc-hw-revisions {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,soc-hw-revisions";

   qcom,soc-hw-revision-0 {
    qcom,soc-hw-revision = <0>;
    qcom,chipid = <0x06010500>;
    qcom,gpu-quirk-hfi-use-reg;
    qcom,gpu-quirk-limit-uche-gbif-rw;
    qcom,gpu-quirk-mmu-secure-cb-alt;
    qcom,gpu-quirk-secvid-set-once;
   };

   qcom,soc-hw-revision-1 {
    qcom,soc-hw-revision = <1>;
    qcom,chipid = <0x06010501>;
    qcom,gpu-quirk-hfi-use-reg;
    qcom,gpu-quirk-secvid-set-once;
   };
  };

  qcom,gpu-coresights {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-coresight";

   status = "disabled";

   qcom,gpu-coresight@0 {
    reg = <0>;
    coresight-name = "coresight-gfx";
    coresight-atid = <50>;
    port {
     gfx_out_funnel_in2: endpoint {
      remote-endpoint =
        <&funnel_in2_in_gfx>;
     };
    };
   };

   qcom,gpu-coresight@1 {
    reg = <1>;
    coresight-name = "coresight-gfx-cx";
    coresight-atid = <51>;
    port {
     gfx_cx_out_funnel_in2: endpoint {
      remote-endpoint =
        <&funnel_in2_in_gfx_cx>;
     };
    };
   };
  };


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };







  qcom,gpu-pwrlevel-bins {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible="qcom,gpu-pwrlevel-bins";

   qcom,gpu-pwrlevels-0 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <0>;

    qcom,initial-pwrlevel = <3>;
    qcom,ca-target-pwrlevel = <1>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <5>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-1 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <90>;

    qcom,initial-pwrlevel = <3>;
    qcom,ca-target-pwrlevel = <1>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <5>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };

   };

   qcom,gpu-pwrlevels-2 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <146>;

    qcom,initial-pwrlevel = <6>;
    qcom,ca-target-pwrlevel = <4>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <700000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <9>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <650000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <565000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <7>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <7>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };

   };

   qcom,gpu-pwrlevels-3 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <163>;

    qcom,initial-pwrlevel = <7>;
    qcom,ca-target-pwrlevel = <5>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <780000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <750000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <9>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <650000000>;
     qcom,bus-freq = <10>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <565000000>;
     qcom,bus-freq = <9>;
     qcom,bus-min = <8>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <7>;
     qcom,bus-max = <10>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <7>;
     qcom,bus-min = <5>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <7>;
    };


    qcom,gpu-pwrlevel@7 {
     reg = <7>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@8 {
     reg = <8>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-4 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <105>;

    qcom,initial-pwrlevel = <4>;
    qcom,ca-target-pwrlevel = <2>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <504000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <9>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <5>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };

   qcom,gpu-pwrlevels-5 {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,speed-bin = <128>;

    qcom,initial-pwrlevel = <5>;
    qcom,ca-target-pwrlevel = <3>;


    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <610000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <10>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <504000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <9>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <430000000>;
     qcom,bus-freq = <11>;
     qcom,bus-min = <8>;
     qcom,bus-max = <11>;
    };


    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <355000000>;
     qcom,bus-freq = <8>;
     qcom,bus-min = <5>;
     qcom,bus-max = <9>;
    };


    qcom,gpu-pwrlevel@4 {
     reg = <4>;
     qcom,gpu-freq = <267000000>;
     qcom,bus-freq = <6>;
     qcom,bus-min = <4>;
     qcom,bus-max = <8>;
    };


    qcom,gpu-pwrlevel@5 {
     reg = <5>;
     qcom,gpu-freq = <180000000>;
     qcom,bus-freq = <4>;
     qcom,bus-min = <3>;
     qcom,bus-max = <4>;
    };


    qcom,gpu-pwrlevel@6 {
     reg = <6>;
     qcom,gpu-freq = <0>;
     qcom,bus-freq = <0>;
     qcom,bus-min = <0>;
     qcom,bus-max = <0>;
    };
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x05040000 0x10000>;
  qcom,protect = <0x40000 0x10000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks =<&clock_gcc 38>,
   <&clock_gcc 26>,
   <&clock_gcc 41>;

  clock-names = "iface_clk", "mem_clk", "mem_iface_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
  };

  gfx3d_secure_alt: gfx3d_secure_alt {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>, <&kgsl_smmu 1>;
  };
 };

 gmu: qcom,gmu {
  label = "kgsl-gmu";
  compatible = "qcom,gpu-gmu";

  reg =
   <0x506a000 0x31000>,
   <0xb200000 0x300000>;
  reg-names =
   "kgsl_gmu_reg",
   "kgsl_gmu_pdc_reg";

  interrupts = <0 304 0>, <0 305 0>;
  interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";

  qcom,msm-bus,name = "cnoc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 10036 0 0>,
   <26 10036 0 100>;

  regulator-names = "vddcx", "vdd";
  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  clocks = <&clock_gpucc 4>,
    <&clock_gpucc 10>,
    <&clock_gcc 26>,
    <&clock_gcc 41>;

  clock-names = "gmu_clk", "cxo_clk", "axi_clk",
    "memnoc_clk";

  qcom,gmu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gmu-pwrlevels";

   qcom,gmu-pwrlevel@0 {
    reg = <0>;
    qcom,gmu-freq = <0>;
   };

   qcom,gmu-pwrlevel@1 {
    reg = <1>;
    qcom,gmu-freq = <200000000>;
   };
  };

  gmu_user: gmu_user {
   compatible = "qcom,smmu-gmu-user-cb";
   iommus = <&kgsl_smmu 4>;
  };

  gmu_kernel: gmu_kernel {
   compatible = "qcom,smmu-gmu-kernel-cb";
   iommus = <&kgsl_smmu 5>;
  };
 };
};
# 3213 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm670-camera.dtsi"
&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy@ac65000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
  reg = <0x0ac65000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x65000>;
  interrupts = <0 477 0>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "refgen";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm660_l1>;
  clocks = <&clock_camcc 6>,
   <&clock_camcc 85>,
   <&clock_camcc 84>,
   <&clock_camcc 9>,
   <&clock_camcc 10>,
   <&clock_camcc 19>,
   <&clock_camcc 12>,
   <&clock_camcc 11>;
  clock-names = "camnoc_axi_clk",
   "soc_ahb_clk",
   "slow_ahb_src_clk",
   "cpas_ahb_clk",
   "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <0 0 0 0 384000000 0 269333333 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy@ac66000{
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
  reg = <0xac66000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x66000>;
  interrupts = <0 478 0>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "refgen";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm660_l1>;
  clocks = <&clock_camcc 6>,
   <&clock_camcc 85>,
   <&clock_camcc 84>,
   <&clock_camcc 9>,
   <&clock_camcc 10>,
   <&clock_camcc 20>,
   <&clock_camcc 14>,
   <&clock_camcc 13>;
  clock-names = "camnoc_axi_clk",
   "soc_ahb_clk",
   "slow_ahb_src_clk",
   "cpas_ahb_clk",
   "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <0 0 0 0 384000000 0 269333333 0>;

  status = "ok";
 };

 cam_csiphy2: qcom,csiphy@ac67000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.0", "qcom,csiphy";
  reg = <0xac67000 0x1000>;
  reg-names = "csiphy";
  reg-cam-base = <0x67000>;
  interrupts = <0 479 0>;
  interrupt-names = "csiphy";
  regulator-names = "gdscr", "refgen";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm660_l1>;
  clocks = <&clock_camcc 6>,
   <&clock_camcc 85>,
   <&clock_camcc 84>,
   <&clock_camcc 9>,
   <&clock_camcc 10>,
   <&clock_camcc 21>,
   <&clock_camcc 16>,
   <&clock_camcc 15>;
  clock-names = "camnoc_axi_clk",
   "soc_ahb_clk",
   "slow_ahb_src_clk",
   "cpas_ahb_clk",
   "cphy_rx_clk_src",
   "csiphy2_clk",
   "csi2phytimer_clk_src",
   "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <0 0 0 0 384000000 0 269333333 0>;
  status = "ok";
 };

 cam_cci: qcom,cci@ac4a000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xac4a000 0x4000>;
  reg-names = "cci";
  reg-cam-base = <0x4a000>;
  interrupt-names = "cci";
  interrupts = <0 460 0>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 6>,
   <&clock_camcc 85>,
   <&clock_camcc 84>,
   <&clock_camcc 9>,
   <&clock_camcc 7>,
   <&clock_camcc 8>;
  clock-names = "camnoc_axi_clk",
   "soc_ahb_clk",
   "slow_ahb_src_clk",
   "cpas_ahb_clk",
   "cci_clk",
   "cci_clk_src";
  src-clock-name = "cci_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <0 0 0 0 0 37500000>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 17 0>,
   <&tlmm 18 0>,
   <&tlmm 19 0>,
   <&tlmm 20 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";
  non-fatal-fault-disabled;

  msm_cam_smmu_lrme {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1038 0x0>,
    <&apps_smmu 0x1058 0x0>;
   label = "lrme";
   lrme_iova_mem_map: iova-mem-map {
    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x6400000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0xd800000>;
     iova-region-len = <0xd2800000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_ife {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x808 0x0>,
    <&apps_smmu 0x810 0x8>,
    <&apps_smmu 0xc08 0x0>,
    <&apps_smmu 0xc10 0x8>;
   label = "ife";
   ife_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_jpeg {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1060 0x8>,
    <&apps_smmu 0x1068 0x8>;
   label = "jpeg";
   jpeg_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_icp_fw {
   compatible = "qcom,msm-cam-smmu-fw-dev";
   label="icp";
   memory-region = <&pil_camera_mem>;
  };

  msm_cam_smmu_icp {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x107A 0x0>,
    <&apps_smmu 0x1020 0x8>,
    <&apps_smmu 0x1040 0x8>,
    <&apps_smmu 0x1030 0x0>,
    <&apps_smmu 0x1050 0x0>;
   label = "icp";
   icp_iova_mem_map: iova-mem-map {
    iova-mem-region-firmware {

     iova-region-name = "firmware";
     iova-region-start = <0x0>;
     iova-region-len = <0x500000>;
     iova-region-id = <0x0>;
     status = "ok";
    };

    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;

     iova-region-len = <0x9600000>;
     iova-region-id = <0x1>;
     iova-granularity = <0x15>;
     status = "ok";
    };

    iova-mem-region-secondary-heap {

     iova-region-name = "secheap";

     iova-region-start = <0x10A00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x4>;
     status = "ok";
    };

    iova-mem-region-io {

     iova-region-name = "io";

     iova-region-start = <0x10C00000>;
     iova-region-len = <0xCF300000>;
     iova-region-id = <0x3>;
     status = "ok";
    };

    iova-mem-qdss-region {

     iova-region-name = "qdss";

     iova-region-start = <0x10B00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x5>;
     qdss-phy-addr = <0x16790000>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1000 0x0>;
   label = "cpas-cdm0";
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "cam-secure";
   qcom,secure-cb;
  };

  msm_cam_smmu_fd {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x1070 0x0>;
   label = "fd";
   fd_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };
 };

 qcom,cam-cpas@ac40000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc", "core_top_csr_tcsr";
  reg = <0xac40000 0x1000>,
   <0xac42000 0x5000>,
   <0x01fc0000 0x30000>;
  reg-cam-base = <0x40000 0x42000 0x0>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 459 0>;
  qcom,cpas-hw-ver = <0x170110>;
  nvmem-cells = <&minor_rev>;
  nvmem-cell-names = "minor_rev";
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names = "gcc_ahb_clk",
   "gcc_axi_clk",
   "soc_ahb_clk",
   "slow_ahb_clk_src",
   "cpas_ahb_clk",
   "camnoc_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 84>,
   <&clock_camcc 9>,
   <&clock_camcc 6>;
  src-clock-name = "slow_ahb_clk_src";
  clock-rates = <0 0 0 0 0 0>,
   <0 0 0 19200000 0 0>,
   <0 0 0 80000000 0 0>,
   <0 0 0 80000000 0 0>,
   <0 0 0 80000000 0 0>,
   <0 0 0 80000000 0 0>,
   <0 0 0 80000000 0 0>;
  clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs",
   "svs_l1", "nominal", "turbo";
  qcom,msm-bus,name = "cam_ahb";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   589 0 0>,
   <1
   589 0 76500>,
   <1
   589 0 120000>,
   <1
   589 0 150000>,
   <1
   589 0 150000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>;
  vdd-corners = <(0 + 1)
   (16 + 1)
   (48 + 1)
   (64 + 1)
   (128 + 1)
   (192 + 1)
   (256 + 1)
   (320 + 1)
   (336 + 1)
   (384 + 1)
   (416 + 1)>;
  vdd-corner-ahb-mapping = "suspend", "suspend",
   "minsvs", "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "cci0",
   "csid0", "csid1", "csid2",
   "ife0", "ife1", "ife2", "ipe0",
   "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0",
   "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas0";
  client-axi-port-names =
   "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1",
   "cam_hf_1", "cam_hf_2", "cam_hf_2",
   "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1",
   "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1",
   "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1",
   "cam_sf_1";
  client-bus-camnoc-based;
  qcom,axi-port-list {
   qcom,axi-port1 {
    qcom,axi-port-name = "cam_hf_1";
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_hf_1_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <136
     512 0 0>,
     <136
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_hf_1_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <146
     778 0 0>,
     <146
     778 0 0>;
    };
   };
   qcom,axi-port2 {
    qcom,axi-port-name = "cam_hf_2";
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_hf_2_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <145
     512 0 0>,
     <145
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_hf_2_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <147
     778 0 0>,
     <147
     778 0 0>;
    };
   };
   qcom,axi-port3 {
    qcom,axi-port-name = "cam_sf_1";
    qcom,axi-port-mnoc {
     qcom,msm-bus,name = "cam_sf_1_mnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <137
     512 0 0>,
     <137
     512 0 0>;
    };
    qcom,axi-port-camnoc {
     qcom,msm-bus,name = "cam_sf_1_camnoc";
     qcom,msm-bus-vector-dyn-vote;
     qcom,msm-bus,num-cases = <2>;
     qcom,msm-bus,num-paths = <1>;
     qcom,msm-bus,vectors-KBps =
     <148
     778 0 0>,
     <148
     778 0 0>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <1>;
  cdm-client-names = "vfe",
   "jpegdma",
   "jpegenc",
   "fd",
   "lrmecdm";
  status = "ok";
 };

 qcom,cpas-cdm0@ac48000 {
  cell-index = <0>;
  compatible = "qcom,cam170-cpas-cdm0";
  label = "cpas-cdm";
  reg = <0xac48000 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0x48000>;
  interrupts = <0 461 0>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "gcc_camera_ahb",
   "gcc_camera_axi",
   "cam_cc_soc_ahb_clk",
   "cam_cc_cpas_ahb_clk",
   "cam_cc_camnoc_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 6>;
  clock-rates = <0 0 0 0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife";
  status = "ok";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "ife";
  status = "ok";
 };

 cam_csid0: qcom,csid0@acb3000 {
  cell-index = <0>;
  compatible = "qcom,csid170";
  reg-names = "csid";
  reg = <0xacb3000 0x1000>;
  reg-cam-base = <0xb3000>;
  interrupt-names = "csid";
  interrupts = <0 464 0>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_csid_clk",
   "ife_csid_clk_src",
   "ife_cphy_rx_clk",
   "cphy_rx_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk",
   "ife_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 37>,
   <&clock_camcc 38>,
   <&clock_camcc 36>,
   <&clock_camcc 10>,
   <&clock_camcc 34>,
   <&clock_camcc 35>,
   <&clock_camcc 6>,
   <&clock_camcc 33>;
  clock-rates =
   <0 0 0 0 0 0 384000000 0 0 0 404000000 0 0>,
   <0 0 0 0 0 0 538000000 0 0 0 600000000 0 0>;
  clock-cntl-level = "svs", "turbo";
  src-clock-name = "ife_csid_clk_src";
  status = "ok";
 };

 cam_vfe0: qcom,vfe0@acaf000 {
  cell-index = <0>;
  compatible = "qcom,vfe170";
  reg-names = "ife";
  reg = <0xacaf000 0x4000>;
  reg-cam-base = <0xaf000>;
  interrupt-names = "ife";
  interrupts = <0 465 0>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk",
   "ife_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 34>,
   <&clock_camcc 35>,
   <&clock_camcc 6>,
   <&clock_camcc 33>;
  clock-rates =
   <0 0 0 0 0 0 404000000 0 0>,
   <0 0 0 0 0 0 480000000 0 0>,
   <0 0 0 0 0 0 600000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 39>;
  clock-rates-option = <600000000>;
  status = "ok";
 };

 cam_csid1: qcom,csid1@acba000 {
  cell-index = <1>;
  compatible = "qcom,csid170";
  reg-names = "csid";
  reg = <0xacba000 0x1000>;
  reg-cam-base = <0xba000>;
  interrupt-names = "csid";
  interrupts = <0 466 0>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_csid_clk",
   "ife_csid_clk_src",
   "ife_cphy_rx_clk",
   "cphy_rx_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk",
   "ife_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 44>,
   <&clock_camcc 45>,
   <&clock_camcc 43>,
   <&clock_camcc 10>,
   <&clock_camcc 41>,
   <&clock_camcc 42>,
   <&clock_camcc 6>,
   <&clock_camcc 40>;
  clock-rates =
   <0 0 0 0 0 0 384000000 0 0 0 404000000 0 0>,
   <0 0 0 0 0 0 538000000 0 0 0 600000000 0 0>;
  clock-cntl-level = "svs", "turbo";
  src-clock-name = "ife_csid_clk_src";
  status = "ok";
 };

 cam_vfe1: qcom,vfe1@acb6000 {
  cell-index = <1>;
  compatible = "qcom,vfe170";
  reg-names = "ife";
  reg = <0xacb6000 0x4000>;
  reg-cam-base = <0xb6000>;
  interrupt-names = "ife";
  interrupts = <0 467 0>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk",
   "ife_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 41>,
   <&clock_camcc 42>,
   <&clock_camcc 6>,
   <&clock_camcc 40>;
  clock-rates =
   <0 0 0 0 0 0 404000000 0 0>,
   <0 0 0 0 0 0 480000000 0 0>,
   <0 0 0 0 0 0 600000000 0 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 46>;
  clock-rates-option = <600000000>;
  status = "ok";
 };

 cam_csid_lite: qcom,csid-lite@acc8000 {
  cell-index = <2>;
  compatible = "qcom,csid-lite170";
  reg-names = "csid-lite";
  reg = <0xacc8000 0x1000>;
  reg-cam-base = <0xc8000>;
  interrupt-names = "csid-lite";
  interrupts = <0 468 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_csid_clk",
   "ife_csid_clk_src",
   "ife_cphy_rx_clk",
   "cphy_rx_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 50>,
   <&clock_camcc 51>,
   <&clock_camcc 49>,
   <&clock_camcc 10>,
   <&clock_camcc 47>,
   <&clock_camcc 48>,
   <&clock_camcc 6>;
  clock-rates =
   <0 0 0 0 0 0 384000000 0 0 0 404000000 0>,
   <0 0 0 0 0 0 538000000 0 0 0 600000000 0>;
  clock-cntl-level = "svs", "turbo";
  src-clock-name = "ife_csid_clk_src";
  status = "ok";
 };

 cam_vfe_lite: qcom,vfe-lite@acc4000 {
  cell-index = <2>;
  compatible = "qcom,vfe-lite170";
  reg-names = "ife-lite";
  reg = <0xacc4000 0x4000>;
  reg-cam-base = <0xc4000>;
  interrupt-names = "ife-lite";
  interrupts = <0 469 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "slow_ahb_clk_src",
   "ife_clk",
   "ife_clk_src",
   "camnoc_axi_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 84>,
   <&clock_camcc 47>,
   <&clock_camcc 48>,
   <&clock_camcc 6>;
  clock-rates =
   <0 0 0 0 0 0 404000000 0>,
   <0 0 0 0 0 0 480000000 0>,
   <0 0 0 0 0 0 600000000 0>;
  clock-cntl-level = "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  status = "ok";
 };

 qcom,cam-icp {
  compatible = "qcom,cam-icp";
  compat-hw-name = "qcom,a5",
   "qcom,ipe0",
   "qcom,ipe1",
   "qcom,bps";
  num-a5 = <1>;
  num-ipe = <2>;
  num-bps = <1>;
  status = "ok";
 };

 cam_a5: qcom,a5@ac00000 {
  cell-index = <0>;
  compatible = "qcom,cam-a5";
  reg = <0xac00000 0x6000>,
   <0xac10000 0x8000>,
   <0xac18000 0x3000>;
  reg-names = "a5_qgic", "a5_sierra", "a5_csr";
  reg-cam-base = <0x00000 0x10000 0x18000>;
  interrupts = <0 463 0>;
  interrupt-names = "a5";
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names = "gcc_cam_ahb_clk",
   "gcc_cam_axi_clk",
   "soc_fast_ahb",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "camnoc_axi_clk",
   "icp_clk",
   "icp_clk_src";
  clocks = <&clock_gcc 12>,
    <&clock_gcc 13>,
    <&clock_camcc 23>,
    <&clock_camcc 85>,
    <&clock_camcc 9>,
    <&clock_camcc 6>,
    <&clock_camcc 29>,
    <&clock_camcc 30>;

  clock-rates =
   <0 0 200000000 0 0 0 0 400000000>,
   <0 0 200000000 0 0 0 0 600000000>;
  clock-cntl-level = "svs", "turbo";
  fw_name = "CAMERA_ICP.elf";
  ubwc-cfg = <0x73 0x1CF>;
  status = "ok";
 };

 cam_ipe0: qcom,ipe0 {
  cell-index = <0>;
  compatible = "qcom,cam-ipe";
  reg = <0xac87000 0x3000>;
  reg-names = "ipe0_top";
  reg-cam-base = <0x87000>;
  regulator-names = "ipe0-vdd";
  ipe0-vdd-supply = <&ipe_0_gdsc>;
  clock-names = "ipe_0_ahb_clk",
   "ipe_0_areg_clk",
   "ipe_0_axi_clk",
   "ipe_0_clk",
   "ipe_0_clk_src";
  src-clock-name = "ipe_0_clk_src";
  clocks = <&clock_camcc 52>,
    <&clock_camcc 53>,
    <&clock_camcc 54>,
    <&clock_camcc 55>,
    <&clock_camcc 56>;

  clock-rates =
   <0 0 0 0 404000000>,
   <0 0 0 0 480000000>,
   <0 0 0 0 538000000>,
   <0 0 0 0 600000000>;
  clock-cntl-level = "svs",
   "svs_l1", "nominal", "turbo";
  status = "ok";
 };

 cam_ipe1: qcom,ipe1 {
  cell-index = <1>;
  compatible = "qcom,cam-ipe";
  reg = <0xac91000 0x3000>;
  reg-names = "ipe1_top";
  reg-cam-base = <0x91000>;
  regulator-names = "ipe1-vdd";
  ipe1-vdd-supply = <&ipe_1_gdsc>;
  clock-names = "ipe_1_ahb_clk",
   "ipe_1_areg_clk",
   "ipe_1_axi_clk",
   "ipe_1_clk",
   "ipe_1_clk_src";
  src-clock-name = "ipe_1_clk_src";
  clocks = <&clock_camcc 57>,
    <&clock_camcc 58>,
    <&clock_camcc 59>,
    <&clock_camcc 60>,
    <&clock_camcc 61>;

  clock-rates =
   <0 0 0 0 404000000>,
   <0 0 0 0 480000000>,
   <0 0 0 0 538000000>,
   <0 0 0 0 600000000>;
  clock-cntl-level = "svs",
   "svs_l1", "nominal", "turbo";
  status = "ok";
 };

 cam_bps: qcom,bps {
  cell-index = <0>;
  compatible = "qcom,cam-bps";
  reg = <0xac6f000 0x3000>;
  reg-names = "bps_top";
  reg-cam-base = <0x6f000>;
  regulator-names = "bps-vdd";
  bps-vdd-supply = <&bps_gdsc>;
  clock-names = "bps_ahb_clk",
   "bps_areg_clk",
   "bps_axi_clk",
   "bps_clk",
   "bps_clk_src";
  src-clock-name = "bps_clk_src";
  clocks = <&clock_camcc 0>,
    <&clock_camcc 1>,
    <&clock_camcc 2>,
    <&clock_camcc 3>,
    <&clock_camcc 4>;

  clock-rates =
   <0 0 0 0 404000000>,
   <0 0 0 0 480000000>,
   <0 0 0 0 600000000>,
   <0 0 0 0 600000000>;
  clock-cntl-level = "svs",
   "svs_l1", "nominal", "turbo";
  status = "ok";
 };

 qcom,cam-jpeg {
  compatible = "qcom,cam-jpeg";
  compat-hw-name = "qcom,jpegenc",
   "qcom,jpegdma";
  num-jpeg-enc = <1>;
  num-jpeg-dma = <1>;
  status = "ok";
 };

 cam_jpeg_enc: qcom,jpegenc@ac4e000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_enc";
  reg-names = "jpege_hw";
  reg = <0xac4e000 0x4000>;
  reg-cam-base = <0x4e000>;
  interrupt-names = "jpeg";
  interrupts = <0 474 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "camnoc_axi_clk",
   "jpegenc_clk_src",
   "jpegenc_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 6>,
   <&clock_camcc 63>,
   <&clock_camcc 62>;

  clock-rates = <0 0 0 0 0 600000000 0>;
  src-clock-name = "jpegenc_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 cam_jpeg_dma: qcom,jpegdma@0xac52000{
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_dma";
  reg-names = "jpegdma_hw";
  reg = <0xac52000 0x4000>;
  reg-cam-base = <0x52000>;
  interrupt-names = "jpegdma";
  interrupts = <0 475 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "camnoc_axi_clk",
   "jpegdma_clk_src",
   "jpegdma_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 6>,
   <&clock_camcc 63>,
   <&clock_camcc 62>;

  clock-rates = <0 0 0 0 0 600000000 0>;
  src-clock-name = "jpegdma_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 qcom,cam-fd {
  compatible = "qcom,cam-fd";
  compat-hw-name = "qcom,fd";
  num-fd = <1>;
  status = "ok";
 };

 cam_fd: qcom,fd@ac5a000 {
  cell-index = <0>;
  compatible = "qcom,fd41";
  reg-names = "fd_core", "fd_wrapper";
  reg = <0xac5a000 0x1000>,
   <0xac5b000 0x400>;
  reg-cam-base = <0x5a000 0x5b000>;
  interrupt-names = "fd";
  interrupts = <0 462 0>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names = "gcc_ahb_clk",
   "gcc_axi_clk",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "camnoc_axi_clk",
   "fd_core_clk_src",
   "fd_core_clk",
   "fd_core_uar_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 6>,
   <&clock_camcc 25>,
   <&clock_camcc 24>,
   <&clock_camcc 26>;
  src-clock-name = "fd_core_clk_src";
  clock-cntl-level = "svs", "svs_l1", "turbo";
  clock-rates =
   <0 0 0 0 0 400000000 0 0>,
   <0 0 0 0 0 538000000 0 0>,
   <0 0 0 0 0 600000000 0 0>;
  status = "ok";
 };

 qcom,cam-lrme {
  compatible = "qcom,cam-lrme";
  arch-compat = "lrme";
  status = "ok";
 };

 cam_lrme: qcom,lrme@ac6b000 {
  cell-index = <0>;
  compatible = "qcom,lrme";
  reg-names = "lrme";
  reg = <0xac6b000 0xa00>;
  reg-cam-base = <0x6b000>;
  interrupt-names = "lrme";
  interrupts = <0 476 0>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "camera_ahb",
   "camera_axi",
   "soc_ahb_clk",
   "cpas_ahb_clk",
   "camnoc_axi_clk",
   "lrme_clk_src",
   "lrme_clk";
  clocks = <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 85>,
   <&clock_camcc 9>,
   <&clock_camcc 6>,
   <&clock_camcc 65>,
   <&clock_camcc 64>;
  clock-rates = <0 0 0 0 0 200000000 200000000>,
   <0 0 0 0 0 269000000 269000000>,
   <0 0 0 0 0 320000000 320000000>,
   <0 0 0 0 0 400000000 400000000>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "lrme_clk_src";
  status = "ok";
 };
};
# 3214 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-thermal.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm670-thermal.dtsi"
&clock_cpucc {
 lmh_dcvs0: qcom,limits-dcvs@0 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 32 4>;
  qcom,affinity = <0>;
  #thermal-sensor-cells = <0>;
 };

 lmh_dcvs1: qcom,limits-dcvs@1 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 33 4>;
  qcom,affinity = <1>;
  #thermal-sensor-cells = <0>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi_cooling_devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_vdd: cdsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };
};

/{
 shell_front {
  compatible = "oppo,shell-temp";
 };

 shell_frame {
  compatible = "oppo,shell-temp";
 };

 shell_back {
  compatible = "oppo,shell-temp";
 };
};

&thermal_zones {
 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu0-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu1-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu2-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu3-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu4-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu5-silver-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu0-gold-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu1-gold-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 0>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-dsp-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 wlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 compute-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mmss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  wake-capable-sensor;
  thermal-governor = "user_space";
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu-virt-max-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gpu_trip0: gpu-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev0 {
    trip = <&gpu_trip0>;
    cooling-device =
     <&msm_gpu (~0)
      (~0)>;
   };
  };
 };

 hexa-silv-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 dual-gold-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gold-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pop-mem-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  wake-capable-sensor;
  thermal-governor = "step_wise";
  trips {
   pop_trip: pop-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
  cooling-maps {
   pop_cdev6 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU6 (~0)
      (((~0) - 1)-1)>;
   };
   pop_cdev7 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU7 (~0)
      (((~0) - 1)-1)>;
   };
  };
 };

 aoss0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  tracks-low;
  trips {
   aoss0_trip: aoss0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU0 2 2>;
   };
   cpu6_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-8)
       (((~0) - 1)-8)>;
   };
   gpu_vdd_cdev {
    trip = <&aoss0_trip>;

    cooling-device = <&msm_gpu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
   cx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 aoss1-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens1 0>;
  wake-capable-sensor;
  tracks-low;
  trips {
   aoss1_trip: aoss1-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&CPU0 2 2>;
   };
   cpu6_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-8)
       (((~0) - 1)-8)>;
   };
   gpu_vdd_cdev {
    trip = <&aoss1_trip>;

    cooling-device = <&msm_gpu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
   cx_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&aoss1_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 lmh-dcvs-01 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs1>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <95000>;
    hysteresis = <30000>;
    type = "passive";
   };
  };
 };

 lmh-dcvs-00 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs0>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <95000>;
    hysteresis = <30000>;
    type = "passive";
   };
  };
 };

 xo-therm-step {
  polling-delay-passive = <2000>;
  polling-delay = <0>;
  thermal-sensors = <&pm660_adc_tm 0x4c>;
  wake-capable-sensor;
  thermal-governor = "step_wise";

  trips {
   gold_trip0: gold-trip0 {
    temperature = <47000>;
    hysteresis = <0>;
    type = "passive";
   };
   silver_trip1: silver-trip1 {
    temperature = <52000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip0: modem-trip0 {
    temperature = <48000>;
    hysteresis = <4000>;
    type = "passive";
   };
   modem_trip1: modem-trip1 {
    temperature = <50000>;
    hysteresis = <4000>;
    type = "passive";
   };
   modem_trip2: modem-trip2 {
    temperature = <52000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip3: modem-trip3 {
    temperature = <56000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };

  cooling-maps {
   skin_cpu6 {
    trip = <&gold_trip0>;
    cooling-device =

     <&CPU6 (~0)
      (((~0) - 1)-8)>;
   };
   skin_cpu7 {
    trip = <&gold_trip0>;
    cooling-device =
     <&CPU7 (~0)
      (((~0) - 1)-8)>;
   };
   skin_cpu0 {
    trip = <&silver_trip1>;

    cooling-device = <&CPU0 (~0) 2>;
   };
   skin_cpu1 {
    trip = <&silver_trip1>;
    cooling-device = <&CPU1 (~0) 2>;
   };
   skin_cpu2 {
    trip = <&silver_trip1>;
    cooling-device = <&CPU2 (~0) 2>;
   };
   skin_cpu3 {
    trip = <&silver_trip1>;
    cooling-device = <&CPU3 (~0) 2>;
   };
   skin_cpu4 {
    trip = <&silver_trip1>;
    cooling-device = <&CPU4 (~0) 2>;
   };
   skin_cpu5 {
    trip = <&silver_trip1>;
    cooling-device = <&CPU5 (~0) 2>;
   };
   modem_lvl1 {
    trip = <&modem_trip1>;
    cooling-device = <&modem_pa 1 1>;
   };
   modem_lvl2 {
    trip = <&modem_trip2>;
    cooling-device = <&modem_pa 2 2>;
   };
   modem_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_pa 3 3>;
   };
   modem_proc_lvl1 {
    trip = <&modem_trip0>;
    cooling-device = <&modem_proc 1 1>;
   };
   modem_proc_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_proc 3 3>;
   };
  };
 };

 xo-therm-605-step {
  status = "disabled";
 };

 vbat_adc {
  cooling-maps {
   vbat_map6 {
    trip = <&pm660_vbat_adc>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   vbat_map7 {
    trip = <&pm660_vbat_adc>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 soc {
  cooling-maps {
   soc_map6 {
    trip = <&pm660_low_soc>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   soc_map7 {
    trip = <&pm660_low_soc>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 pm660_temp_alarm: pm660_tz {
  cooling-maps {
   trip0_cpu0 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU0 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu1 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU1 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu2 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU2 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu3 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU3 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu4 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU4 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu5 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU5 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu6 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU6 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip0_cpu7 {
    trip = <&pm660_trip0>;
    cooling-device =
     <&CPU7 (((~0) - 1)-1)
      (((~0) - 1)-1)>;
   };
   trip1_cpu1 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu2 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu3 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu4 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu5 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu6 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
   trip1_cpu7 {
    trip = <&pm660_trip1>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };
};
# 3215 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/sdm670-bus.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/sdm670-bus.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/soc/qcom,tcs-mbox.h" 1
# 15 "../arch/arm64/boot/dts/qcom/sdm670-bus.dtsi" 2


&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x016E0000 0x40000>,
   <0x1700000 0x40000>,
   <0x1500000 0x40000>,
   <0x14E0000 0x40000>,
   <0x17900000 0x40000>,
   <0x1380000 0x40000>,
   <0x1380000 0x40000>,
   <0x1740000 0x40000>,
   <0x1620000 0x40000>,
   <0x1620000 0x40000>,
   <0x1620000 0x40000>;

  reg-names = "aggre1_noc-base", "aggre2_noc-base",
   "config_noc-base", "dc_noc-base",
   "gladiator_noc-base", "mc_virt-base", "mem_noc-base",
   "mmss_noc-base", "system_noc-base", "ipa_virt-base",
   "camnoc_virt-base";

  mbox-names = "apps_rsc", "disp_rsc";
  mboxes = <&apps_rsc 0 &disp_rsc 0>;


  rsc_apps: rsc-apps {
   cell-id = <8000>;
   label = "apps_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };

  rsc_disp: rsc-disp {
   cell-id = <8001>;
   label = "disp_rsc";
   qcom,rsc-dev;
   qcom,req_state = <3>;
  };


  bcm_acv: bcm-acv {
   cell-id = <7037>;
   label = "ACV";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_alc: bcm-alc {
   cell-id = <7038>;
   label = "ALC";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mc0: bcm-mc0 {
   cell-id = <7000>;
   label = "MC0";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh0: bcm-sh0 {
   cell-id = <7003>;
   label = "SH0";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm0: bcm-mm0 {
   cell-id = <7011>;
   label = "MM0";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh1: bcm-sh1 {
   cell-id = <7004>;
   label = "SH1";
   qcom,bcm-name = "SH1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm1: bcm-mm1 {
   cell-id = <7012>;
   label = "MM1";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh2: bcm-sh2 {
   cell-id = <7005>;
   label = "SH2";
   qcom,bcm-name = "SH2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm2: bcm-mm2 {
   cell-id = <7013>;
   label = "MM2";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh3: bcm-sh3 {
   cell-id = <7006>;
   label = "SH3";
   qcom,bcm-name = "SH3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm3: bcm-mm3 {
   cell-id = <7014>;
   label = "MM3";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh5: bcm-sh5 {
   cell-id = <7008>;
   label = "SH5";
   qcom,bcm-name = "SH5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn0: bcm-sn0 {
   cell-id = <7018>;
   label = "SN0";
   qcom,bcm-name = "SN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ce0: bcm-ce0 {
   cell-id = <7034>;
   label = "CE0";
   qcom,bcm-name = "CE0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ip0: bcm-ip0 {
   cell-id = <7035>;
   label = "IP0";
   qcom,bcm-name = "IP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_cn0: bcm-cn0 {
   cell-id = <7036>;
   label = "CN0";
   qcom,bcm-name = "CN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_qup0: bcm-qup0 {
   cell-id = <7039>;
   label = "QUP0";
   qcom,bcm-name = "QUP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn1: bcm-sn1 {
   cell-id = <7019>;
   label = "SN1";
   qcom,bcm-name = "SN1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn2: bcm-sn2 {
   cell-id = <7020>;
   label = "SN2";
   qcom,bcm-name = "SN2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn3: bcm-sn3 {
   cell-id = <7021>;
   label = "SN3";
   qcom,bcm-name = "SN3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn4: bcm-sn4 {
   cell-id = <7022>;
   label = "SN4";
   qcom,bcm-name = "SN4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn5: bcm-sn5 {
   cell-id = <7023>;
   label = "SN5";
   qcom,bcm-name = "SN5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn8: bcm-sn8 {
   cell-id = <7026>;
   label = "SN8";
   qcom,bcm-name = "SN8";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn10: bcm-sn10 {
   cell-id = <7028>;
   label = "SN10";
   qcom,bcm-name = "SN10";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn11: bcm-sn11 {
   cell-id = <7029>;
   label = "SN11";
   qcom,bcm-name = "SN11";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn13: bcm-sn13 {
   cell-id = <7031>;
   label = "SN13";
   qcom,bcm-name = "SN13";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mc0_display: bcm-mc0_display {
   cell-id = <27000>;
   label = "MC0_DISPLAY";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_sh0_display: bcm-sh0_display {
   cell-id = <27001>;
   label = "SH0_DISPLAY";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm0_display: bcm-mm0_display {
   cell-id = <27002>;
   label = "MM0_DISPLAY";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm1_display: bcm-mm1_display {
   cell-id = <27003>;
   label = "MM1_DISPLAY";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm2_display: bcm-mm2_display {
   cell-id = <27004>;
   label = "MM2_DISPLAY";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm3_display: bcm-mm3_display {
   cell-id = <27005>;
   label = "MM3_DISPLAY";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };


  fab_aggre1_noc: fab-aggre1_noc {
   cell-id = <6146>;
   label = "fab-aggre1_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre1_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_aggre2_noc: fab-aggre2_noc {
   cell-id = <6147>;
   label = "fab-aggre2_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre2_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <12288>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_camnoc_virt: fab-camnoc_virt {
   cell-id = <6154>;
   label = "fab-camnoc_virt";
   qcom,fab-dev;
   qcom,base-name = "camnoc_virt-base";
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_dc_noc: fab-dc_noc {
   cell-id = <6150>;
   label = "fab-dc_noc";
   qcom,fab-dev;
   qcom,base-name = "dc_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gladiator_noc: fab-gladiator_noc {
   cell-id = <6148>;
   label = "fab-gladiator_noc";
   qcom,fab-dev;
   qcom,base-name = "gladiator_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_ipa_virt: fab-ipa_virt {
   cell-id = <6153>;
   label = "fab-ipa_virt";
   qcom,fab-dev;
   qcom,base-name = "ipa_virt-base";
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mc_virt: fab-mc_virt {
   cell-id = <6151>;
   label = "fab-mc_virt";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mem_noc: fab-mem_noc {
   cell-id = <6152>;
   label = "fab-mem_noc";
   qcom,fab-dev;
   qcom,base-name = "mem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <65536>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mmss_noc: fab-mmss_noc {
   cell-id = <2048>;
   label = "fab-mmss_noc";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_system_noc: fab-system_noc {
   cell-id = <1024>;
   label = "fab-system_noc";
   qcom,fab-dev;
   qcom,base-name = "system_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <36864>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mc_virt_display: fab-mc_virt_display {
   cell-id = <26000>;
   label = "fab-mc_virt_display";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mem_noc_display: fab-mem_noc_display {
   cell-id = <26001>;
   label = "fab-mem_noc_display";
   qcom,fab-dev;
   qcom,base-name = "mem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <65536>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mmss_noc_display: fab-mmss_noc_display {
   cell-id = <26002>;
   label = "fab-mmss_noc_display";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };



  mas_qhm_a1noc_cfg: mas-qhm-a1noc-cfg {
   cell-id = <121>;
   label = "mas-qhm-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre1_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <86>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
  };

  mas_qhm_tsif: mas-qhm-tsif {
   cell-id = <82>;
   label = "mas-qhm-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  mas_xm_emmc: mas-xm-emmc {
   cell-id = <150>;
   label = "mas-xm-emmc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_xm_sdc4: mas-xm-sdc4 {
   cell-id = <80>;
   label = "mas-xm-sdc4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_a2noc_cfg: mas-qhm-a2noc-cfg {
   cell-id = <124>;
   label = "mas-qhm-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre2_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_qup2: mas-qhm-qup2 {
   cell-id = <84>;
   label = "mas-qhm-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_qup0>;
  };

  mas_qnm_cnoc: mas-qnm-cnoc {
   cell-id = <118>;
   label = "mas-qnm-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_qxm_crypto: mas-qxm-crypto {
   cell-id = <125>;
   label = "mas-qxm-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_ce0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,defer-init-qos;
   qcom,node-qos-bcms = <7035 0 1>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <16>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <22>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 9>;
    clock-names =
    "clk-usb3-prim-axi-no-rate";
   };
  };

  mas_qxm_camnoc_hf0_uncomp: mas-qxm-camnoc-hf0-uncomp {
   cell-id = <146>;
   label = "mas-qxm-camnoc-hf0-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qxm_camnoc_hf1_uncomp: mas-qxm-camnoc-hf1-uncomp {
   cell-id = <147>;
   label = "mas-qxm-camnoc-hf1-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qxm_camnoc_sf_uncomp: mas-qxm-camnoc-sf-uncomp {
   cell-id = <148>;
   label = "mas-qxm-camnoc-sf-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_camnoc_uncomp>;
   qcom,bus-dev = <&fab_camnoc_virt>;
   qcom,bcms = <&bcm_mm1>;
  };

  mas_qhm_spdm: mas-qhm-spdm {
   cell-id = <36>;
   label = "mas-qhm-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_cnoc_a2noc>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_qnm_snoc: mas-qnm-snoc {
   cell-id = <10035>;
   label = "mas-qnm-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_tlmm_south
    &slv_qhs_camera_cfg &slv_qhs_sdc4
    &slv_qhs_sdc2 &slv_qhs_mnoc_cfg
    &slv_qhs_ufs_mem_cfg &slv_qhs_glm
    &slv_qhs_pdm &slv_qhs_a2_noc_cfg
    &slv_qhs_qdss_cfg &slv_qhs_display_cfg
    &slv_qhs_tcsr &slv_qhs_dcc_cfg
    &slv_qhs_ddrss_cfg &slv_qhs_snoc_cfg
    &slv_qhs_phy_refgen_south &slv_qhs_gpuss_cfg
    &slv_qhs_venus_cfg &slv_qhs_tsif
    &slv_qhs_compute_dsp_cfg &slv_qhs_aop
    &slv_qhs_qupv3_north &slv_srvc_cnoc
    &slv_qhs_usb3_0 &slv_qhs_ipa
    &slv_qhs_cpr_cx &slv_qhs_a1_noc_cfg
    &slv_qhs_aoss &slv_qhs_prng
    &slv_qhs_vsense_ctrl_cfg &slv_qhs_emmc_cfg
    &slv_qhs_qupv3_south &slv_qhs_spdm
    &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
    &slv_qhs_tlmm_north &slv_qhs_clk_ctl
    &slv_qhs_imem_cfg>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_qhm_cnoc: mas-qhm-cnoc {
   cell-id = <126>;
   label = "mas-qhm-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_memnoc &slv_qhs_llcc>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  mas_acm_l3: mas-acm-l3 {
   cell-id = <1>;
   label = "mas-acm-l3";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_gnoc
    &slv_qns_gladiator_sodv &slv_qns_gnoc_memnoc>;
   qcom,bus-dev = <&fab_gladiator_noc>;
  };

  mas_pm_gnoc_cfg: mas-pm-gnoc-cfg {
   cell-id = <127>;
   label = "mas-pm-gnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_gnoc>;
   qcom,bus-dev = <&fab_gladiator_noc>;
  };

  mas_ipa_core_master: mas-ipa-core-master {
   cell-id = <143>;
   label = "mas-ipa-core-master";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_ipa_core_slave>;
   qcom,bus-dev = <&fab_ipa_virt>;
  };

  mas_llcc_mc: mas-llcc-mc {
   cell-id = <129>;
   label = "mas-llcc-mc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_mc_virt>;
  };

  mas_acm_tcu: mas-acm-tcu {
   cell-id = <104>;
   label = "mas-acm-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_apps_io &slv_qns_llcc
    &slv_qns_memnoc_snoc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,bcms = <&bcm_sh3>;
   qcom,ap-owned;
   qcom,prio = <7>;
  };

  mas_qhm_memnoc_cfg: mas-qhm-memnoc-cfg {
   cell-id = <130>;
   label = "mas-qhm-memnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_memnoc
    &slv_qhs_mdsp_ms_mpu_cfg>;
   qcom,bus-dev = <&fab_mem_noc>;
  };

  mas_qnm_apps: mas-qnm-apps {
   cell-id = <131>;
   label = "mas-qnm-apps";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <2 3>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,bcms = <&bcm_sh5>;
   qcom,ap-owned;
   qcom,prio = <0>;
  };

  mas_qnm_mnoc_hf: mas-qnm-mnoc-hf {
   cell-id = <132>;
   label = "mas-qnm-mnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <4 5>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_mnoc_sf: mas-qnm-mnoc-sf {
   cell-id = <133>;
   label = "mas-qnm-mnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_apps_io
     &slv_qns_llcc &slv_qns_memnoc_snoc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_snoc_gc: mas-qnm-snoc-gc {
   cell-id = <134>;
   label = "mas-qnm-snoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_sf: mas-qnm-snoc-sf {
   cell-id = <135>;
   label = "mas-qnm-snoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,connections = <&slv_qns_apps_io &slv_qns_llcc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qxm_gpu: mas-qxm-gpu {
   cell-id = <26>;
   label = "mas-qxm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <10 11>;
   qcom,connections = <&slv_qns_apps_io
     &slv_qns_llcc &slv_qns_memnoc_snoc>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
  };

  mas_qhm_mnoc_cfg: mas-qhm-mnoc-cfg {
   cell-id = <103>;
   label = "mas-qhm-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  mas_qxm_camnoc_hf0: mas-qxm-camnoc-hf0 {
   cell-id = <136>;
   label = "mas-qxm-camnoc-hf0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_camnoc_hf1: mas-qxm-camnoc-hf1 {
   cell-id = <145>;
   label = "mas-qxm-camnoc-hf1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_camnoc_sf: mas-qxm-camnoc-sf {
   cell-id = <137>;
   label = "mas-qxm-camnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp1: mas-qxm-mdp1 {
   cell-id = <23>;
   label = "mas-qxm-mdp1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_rot: mas-qxm-rot {
   cell-id = <25>;
   label = "mas-qxm-rot";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus0: mas-qxm-venus0 {
   cell-id = <63>;
   label = "mas-qxm-venus0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus1: mas-qxm-venus1 {
   cell-id = <64>;
   label = "mas-qxm-venus1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_venus_arm9: mas-qxm-venus-arm9 {
   cell-id = <138>;
   label = "mas-qxm-venus-arm9";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns2_mem_noc>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qhm_snoc_cfg: mas-qhm-snoc-cfg {
   cell-id = <54>;
   label = "mas-qhm-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  mas_qnm_aggre1_noc: mas-qnm-aggre1-noc {
   cell-id = <10063>;
   label = "mas-qnm-aggre1-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
     &slv_qns_memnoc_sf &slv_qxs_imem
     &slv_qhs_apss &slv_qns_cnoc
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  mas_qnm_aggre2_noc: mas-qnm-aggre2-noc {
   cell-id = <10064>;
   label = "mas-qnm-aggre2-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
    &slv_qns_memnoc_sf &slv_qxs_imem
    &slv_qhs_apss &slv_qns_cnoc
    &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn10>;
  };

  mas_qnm_gladiator_sodv: mas-qnm-gladiator-sodv {
   cell-id = <139>;
   label = "mas-qnm-gladiator-sodv";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
    &slv_qxs_imem &slv_qhs_apss
    &slv_qns_cnoc &slv_xs_sys_tcu_cfg
    &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn11>;
  };

  mas_qnm_memnoc: mas-qnm-memnoc {
   cell-id = <142>;
   label = "mas-qnm-memnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_imem
    &slv_qhs_apss &slv_qxs_pimem
    &slv_qns_cnoc &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn13>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qxs_imem &slv_qns_memnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn4>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_gic: mas-xm-gic {
   cell-id = <149>;
   label = "mas-xm-gic";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qxs_imem &slv_qns_memnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn11>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_alc: mas-alc {
   cell-id = <144>;
   label = "mas-alc";
   qcom,buswidth = <1>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_alc>;
  };

  mas_llcc_mc_display: mas-llcc-mc_display {
   cell-id = <20000>;
   label = "mas-llcc-mc_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_ebi_display>;
   qcom,bus-dev = <&fab_mc_virt_display>;
  };

  mas_qnm_mnoc_hf_display: mas-qnm-mnoc-hf_display {
   cell-id = <20001>;
   label = "mas-qnm-mnoc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <4 5>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_mem_noc_display>;
  };

  mas_qnm_mnoc_sf_display: mas-qnm-mnoc-sf_display {
   cell-id = <20002>;
   label = "mas-qnm-mnoc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_mem_noc_display>;
  };

  mas_qxm_mdp0_display: mas-qxm-mdp0_display {
   cell-id = <20003>;
   label = "mas-qxm-mdp0_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_mdp1_display: mas-qxm-mdp1_display {
   cell-id = <20004>;
   label = "mas-qxm-mdp1_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_rot_display: mas-qxm-rot_display {
   cell-id = <20005>;
   label = "mas-qxm-rot_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns2_mem_noc_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm3_display>;
  };





  slv_qns_a1noc_snoc:slv-qns-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-qns-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_aggre1_noc>;
  };

  slv_srvc_aggre1_noc:slv-srvc-aggre1-noc {
   cell-id = <744>;
   label = "slv-srvc-aggre1-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  slv_qns_a2noc_snoc:slv-qns-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-qns-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_aggre2_noc>;
  };

  slv_srvc_aggre2_noc:slv-srvc-aggre2-noc {
   cell-id = <746>;
   label = "slv-srvc-aggre2-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_sn10>;
  };

  slv_qns_camnoc_uncomp:slv-qns-camnoc-uncomp {
   cell-id = <778>;
   label = "slv-qns-camnoc-uncomp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_camnoc_virt>;
  };

  slv_qhs_a1_noc_cfg:slv-qhs-a1-noc-cfg {
   cell-id = <687>;
   label = "slv-qhs-a1-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a1noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_a2_noc_cfg:slv-qhs-a2-noc-cfg {
   cell-id = <688>;
   label = "slv-qhs-a2-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a2noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aop:slv-qhs-aop {
   cell-id = <747>;
   label = "slv-qhs-aop";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aoss:slv-qhs-aoss {
   cell-id = <748>;
   label = "slv-qhs-aoss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_camera_cfg:slv-qhs-camera-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_compute_dsp_cfg:slv-qhs-compute-dsp-cfg {
   cell-id = <749>;
   label = "slv-qhs-compute-dsp-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_cx:slv-qhs-cpr-cx {
   cell-id = <651>;
   label = "slv-qhs-cpr-cx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_dcc_cfg:slv-qhs-dcc-cfg {
   cell-id = <682>;
   label = "slv-qhs-dcc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cnoc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ddrss_cfg:slv-qhs-ddrss-cfg {
   cell-id = <750>;
   label = "slv-qhs-ddrss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_display_cfg:slv-qhs-display-cfg {
   cell-id = <590>;
   label = "slv-qhs-display-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_emmc_cfg:slv-qhs-emmc-cfg {
   cell-id = <782>;
   label = "slv-qhs-emmc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_glm:slv-qhs-glm {
   cell-id = <726>;
   label = "slv-qhs-glm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_gpuss_cfg:slv-qhs-gpuss-cfg {
   cell-id = <598>;
   label = "slv-qhs-gpuss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipa:slv-qhs-ipa {
   cell-id = <676>;
   label = "slv-qhs-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_mnoc_cfg:slv-qhs-mnoc-cfg {
   cell-id = <640>;
   label = "slv-qhs-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_mnoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_phy_refgen_south:slv-qhs-phy-refgen-south {
   cell-id = <752>;
   label = "slv-qhs-phy-refgen-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qupv3_north:slv-qhs-qupv3-north {
   cell-id = <611>;
   label = "slv-qhs-qupv3-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qupv3_south:slv-qhs-qupv3-south {
   cell-id = <613>;
   label = "slv-qhs-qupv3-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc4:slv-qhs-sdc4 {
   cell-id = <609>;
   label = "slv-qhs-sdc4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_snoc_cfg:slv-qhs-snoc-cfg {
   cell-id = <642>;
   label = "slv-qhs-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_snoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_spdm:slv-qhs-spdm {
   cell-id = <633>;
   label = "slv-qhs-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_north:slv-qhs-tlmm-north {
   cell-id = <731>;
   label = "slv-qhs-tlmm-north";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm_south:slv-qhs-tlmm-south {
   cell-id = <755>;
   label = "slv-qhs-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tsif:slv-qhs-tsif {
   cell-id = <575>;
   label = "slv-qhs-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_0:slv-qhs-usb3-0 {
   cell-id = <583>;
   label = "slv-qhs-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qns_cnoc_a2noc:slv-qns-cnoc-a2noc {
   cell-id = <725>;
   label = "slv-qns-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qnm_cnoc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_llcc:slv-qhs-llcc {
   cell-id = <760>;
   label = "slv-qhs-llcc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  slv_qhs_memnoc:slv-qhs-memnoc {
   cell-id = <761>;
   label = "slv-qhs-memnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
   qcom,connections = <&mas_qhm_memnoc_cfg>;
  };

  slv_qns_gladiator_sodv:slv-qns-gladiator-sodv {
   cell-id = <728>;
   label = "slv-qns-gladiator-sodv";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gladiator_noc>;
   qcom,connections = <&mas_qnm_gladiator_sodv>;
  };

  slv_qns_gnoc_memnoc:slv-qns-gnoc-memnoc {
   cell-id = <763>;
   label = "slv-qns-gnoc-memnoc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_gladiator_noc>;
   qcom,connections = <&mas_qnm_apps>;
  };

  slv_srvc_gnoc:slv-srvc-gnoc {
   cell-id = <764>;
   label = "slv-srvc-gnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gladiator_noc>;
  };

  slv_ipa_core_slave:slv-ipa-core-slave {
   cell-id = <777>;
   label = "slv-ipa-core-slave";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_ipa_virt>;
   qcom,bcms = <&bcm_ip0>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_mc0>, <&bcm_acv>;
  };

  slv_qhs_mdsp_ms_mpu_cfg:slv-qhs-mdsp-ms-mpu-cfg {
   cell-id = <765>;
   label = "slv-qhs-mdsp-ms-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mem_noc>;
  };

  slv_qns_apps_io:slv-qns-apps-io {
   cell-id = <766>;
   label = "slv-qns-apps-io";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,bcms = <&bcm_sh1>;
  };

  slv_qns_llcc:slv-qns-llcc {
   cell-id = <770>;
   label = "slv-qns-llcc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,connections = <&mas_llcc_mc>;
   qcom,bcms = <&bcm_sh0>;
  };

  slv_qns_memnoc_snoc:slv-qns-memnoc-snoc {
   cell-id = <776>;
   label = "slv-qns-memnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mem_noc>;
   qcom,connections = <&mas_qnm_memnoc>;
   qcom,bcms = <&bcm_sh2>;
  };

  slv_srvc_memnoc:slv-srvc-memnoc {
   cell-id = <771>;
   label = "slv-srvc-memnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mem_noc>;
  };

  slv_qns2_mem_noc:slv-qns2-mem-noc {
   cell-id = <772>;
   label = "slv-qns2-mem-noc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_sf>;
   qcom,bcms = <&bcm_mm2>;
  };

  slv_qns_mem_noc_hf:slv-qns-mem-noc-hf {
   cell-id = <773>;
   label = "slv-qns-mem-noc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_hf>;
   qcom,bcms = <&bcm_mm0>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_cnoc:slv-qns-cnoc {
   cell-id = <10036>;
   label = "slv-qns-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_qns_memnoc_gc:slv-qns-memnoc-gc {
   cell-id = <774>;
   label = "slv-qns-memnoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_gc>;
   qcom,bcms = <&bcm_sn2>;
  };

  slv_qns_memnoc_sf:slv-qns-memnoc-sf {
   cell-id = <775>;
   label = "slv-qns-memnoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_sf>;
   qcom,bcms = <&bcm_sn0>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn1>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn4>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn5>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_ebi_display:slv-ebi_display {
   cell-id = <20512>;
   label = "slv-ebi_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mc_virt_display>;
   qcom,bcms = <&bcm_mc0_display>;
  };

  slv_qns_llcc_display:slv-qns-llcc_display {
   cell-id = <20513>;
   label = "slv-qns-llcc_display";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mem_noc_display>;
   qcom,connections = <&mas_llcc_mc_display>;
   qcom,bcms = <&bcm_sh0_display>;
  };

  slv_qns2_mem_noc_display:slv-qns2-mem-noc_display {
   cell-id = <20514>;
   label = "slv-qns2-mem-noc_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_sf_display>;
   qcom,bcms = <&bcm_mm2_display>;
  };

  slv_qns_mem_noc_hf_display:slv-qns-mem-noc-hf_display {
   cell-id = <20515>;
   label = "slv-qns-mem-noc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_hf_display>;
   qcom,bcms = <&bcm_mm0_display>;
  };
 };
};
# 3216 "../arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

&pm660_div_clk {
 status = "ok";
};

&qupv3_se10_i2c {
 nx30p6093: nx30p6093@36 {
  status = "disabled";
  compatible = "nxp,nx30p6093";
  reg = <0x36>;
  interrupt-parent = <&tlmm>;
  interrupts = <5 0>;
  nxp,long-wakeup-sec = <28800>;
  nxp,short-wakeup-ms = <180000>;
  pinctrl-names = "default";
  pinctrl-0 = <&nx30p6093_intr_default>;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/sdm710.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. SDM710";
 compatible = "qcom,sdm670";
 qcom,msm-id = <360 0x0>,
   <393 0x0>;
};

&msm_gpu {
 qcom,chipid = <0x06010600>;
 /delete-property/qcom,gpu-quirk-limit-uche-gbif-rw;
 /delete-property/qcom,soc-hw-rev-efuse;
 /delete-node/qcom,soc-hw-revisions;
};
# 16 "../arch/arm64/boot/dts/qcom/sdm710.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SDM710 SoC";
 compatible = "qcom,sdm670";
 qcom,board-id = <0 0>;

 oppo,prjversion = <1 18621>;
};
