; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_43(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, ptr addrspace(1) %14, ptr addrspace(1) %15, ptr addrspace(1) %16, ptr addrspace(1) %17, ptr addrspace(1) %18, i32 %19) local_unnamed_addr !dbg !7 {
  %21 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %22 = shl i32 %21, 7, !dbg !11
  %23 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %24 = and i32 %23, 127, !dbg !12
  %25 = or disjoint i32 %22, %24, !dbg !13
  %26 = sdiv i32 %25, 16, !dbg !14
  %27 = srem i32 %26, 192, !dbg !15
  %.frozen = freeze i32 %25, !dbg !16
  %28 = sdiv i32 %.frozen, 4, !dbg !16
  %29 = srem i32 %28, 4, !dbg !17
  %30 = mul i32 %28, 4, !dbg !18
  %.decomposed = sub i32 %.frozen, %30, !dbg !18
  %31 = sext i32 %25 to i64, !dbg !19
  %32 = getelementptr float, ptr addrspace(1) %1, i64 %31, !dbg !19
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #3, !dbg !20
  %34 = sext i32 %27 to i64, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %2, i64 %34, !dbg !21
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !22
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %34, !dbg !23
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %39 = bitcast i32 %38 to float, !dbg !24
  %40 = getelementptr float, ptr addrspace(1) %4, i64 %34, !dbg !25
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !26
  %42 = getelementptr float, ptr addrspace(1) %5, i64 %34, !dbg !27
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 true) #3, !dbg !28
  %44 = getelementptr float, ptr addrspace(1) %6, i64 %31, !dbg !29
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 true) #3, !dbg !30
  %46 = getelementptr float, ptr addrspace(1) %7, i64 %34, !dbg !31
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 true) #3, !dbg !32
  %48 = getelementptr float, ptr addrspace(1) %8, i64 %34, !dbg !33
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 true) #3, !dbg !34
  %50 = bitcast i32 %49 to float, !dbg !34
  %51 = getelementptr float, ptr addrspace(1) %9, i64 %34, !dbg !35
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 true) #3, !dbg !36
  %53 = getelementptr float, ptr addrspace(1) %10, i64 %34, !dbg !37
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 true) #3, !dbg !38
  %55 = sext i32 %29 to i64, !dbg !39
  %56 = getelementptr i64, ptr addrspace(1) %11, i64 %55, !dbg !39
  %57 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %56, i1 true) #3, !dbg !40
  %58 = sext i32 %.decomposed to i64, !dbg !41
  %59 = getelementptr i64, ptr addrspace(1) %12, i64 %58, !dbg !41
  %60 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %59, i1 true) #3, !dbg !42
  %61 = getelementptr i64, ptr addrspace(1) %14, i64 %58, !dbg !43
  %62 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %61, i1 true) #3, !dbg !44
  %63 = getelementptr float, ptr addrspace(1) %15, i64 %58, !dbg !45
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !46
  %65 = getelementptr float, ptr addrspace(1) %16, i64 %31, !dbg !47
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !48
  %67 = getelementptr i64, ptr addrspace(1) %17, i64 %55, !dbg !49
  %68 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !50
  %69 = getelementptr float, ptr addrspace(1) %18, i64 %55, !dbg !51
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !52
  %71 = fadd float %39, 0x3EE4F8B580000000, !dbg !53
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !54
  %.not.i = icmp eq i32 %72, 0, !dbg !54
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !54
  %.not1.i = icmp eq i32 %73, 0, !dbg !54
  br i1 %.not.i, label %79, label %74, !dbg !54

74:                                               ; preds = %20
  br i1 %.not1.i, label %77, label %75, !dbg !54

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %71) #3, !dbg !54
  br label %__nv_sqrtf.exit, !dbg !54

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %71) #3, !dbg !54
  br label %__nv_sqrtf.exit, !dbg !54

79:                                               ; preds = %20
  br i1 %.not1.i, label %82, label %80, !dbg !54

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %71) #3, !dbg !54
  br label %__nv_sqrtf.exit, !dbg !54

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %71) #3, !dbg !54
  br label %__nv_sqrtf.exit, !dbg !54

__nv_sqrtf.exit:                                  ; preds = %75, %77, %80, %82
  %.0.i = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !54
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !55
  %85 = fadd float %50, 0x3EE4F8B580000000, !dbg !56
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !57
  %.not.i1 = icmp eq i32 %86, 0, !dbg !57
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !57
  %.not1.i4 = icmp eq i32 %87, 0, !dbg !57
  br i1 %.not.i1, label %93, label %88, !dbg !57

88:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %91, label %89, !dbg !57

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %85) #3, !dbg !57
  br label %__nv_sqrtf.exit5, !dbg !57

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %85) #3, !dbg !57
  br label %__nv_sqrtf.exit5, !dbg !57

93:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %96, label %94, !dbg !57

94:                                               ; preds = %93
  %95 = tail call float @llvm.nvvm.sqrt.rn.f(float %85) #3, !dbg !57
  br label %__nv_sqrtf.exit5, !dbg !57

96:                                               ; preds = %93
  %97 = tail call float @llvm.nvvm.sqrt.approx.f(float %85) #3, !dbg !57
  br label %__nv_sqrtf.exit5, !dbg !57

__nv_sqrtf.exit5:                                 ; preds = %89, %91, %94, %96
  %.0.i3 = phi float [ %90, %89 ], [ %92, %91 ], [ %95, %94 ], [ %97, %96 ], !dbg !57
  %98 = insertelement <2 x i32> poison, i32 %33, i64 0, !dbg !20
  %99 = insertelement <2 x i32> %98, i32 %45, i64 1, !dbg !20
  %100 = bitcast <2 x i32> %99 to <2 x float>, !dbg !20
  %101 = insertelement <2 x i32> poison, i32 %36, i64 0, !dbg !22
  %102 = insertelement <2 x i32> %101, i32 %47, i64 1, !dbg !22
  %103 = bitcast <2 x i32> %102 to <2 x float>, !dbg !22
  %104 = insertelement <2 x i32> poison, i32 %41, i64 0, !dbg !26
  %105 = insertelement <2 x i32> %104, i32 %52, i64 1, !dbg !26
  %106 = bitcast <2 x i32> %105 to <2 x float>, !dbg !26
  %107 = insertelement <2 x i32> poison, i32 %43, i64 0, !dbg !28
  %108 = insertelement <2 x i32> %107, i32 %54, i64 1, !dbg !28
  %109 = bitcast <2 x i32> %108 to <2 x float>, !dbg !28
  %110 = bitcast i32 %70 to float, !dbg !52
  %111 = bitcast i32 %66 to float, !dbg !48
  %112 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !58
  %113 = fsub <2 x float> %100, %103, !dbg !59
  %114 = insertelement <2 x float> poison, float %84, i64 0, !dbg !60
  %115 = insertelement <2 x float> %114, float %112, i64 1, !dbg !60
  %116 = fmul <2 x float> %113, %115, !dbg !60
  %117 = fmul <2 x float> %116, %106, !dbg !61
  %118 = fadd <2 x float> %117, %109, !dbg !62
  %shift = shufflevector <2 x float> %118, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !63
  %119 = fadd <2 x float> %118, %shift, !dbg !63
  %120 = extractelement <2 x float> %119, i64 0, !dbg !63
  %121 = lshr i64 %57, 62, !dbg !64
  %122 = and i64 %121, 2, !dbg !64
  %123 = add i64 %122, %57, !dbg !64
  %124 = lshr i64 %60, 62, !dbg !65
  %125 = and i64 %124, 2, !dbg !65
  %126 = shl i64 %123, 1, !dbg !66
  %127 = shl nsw i32 %26, 2, !dbg !67
  %128 = sext i32 %127 to i64, !dbg !68
  %129 = getelementptr float, ptr addrspace(1) %13, i64 %60, !dbg !69
  %130 = getelementptr float, ptr addrspace(1) %129, i64 %125, !dbg !69
  %131 = getelementptr float, ptr addrspace(1) %130, i64 %126, !dbg !69
  %132 = getelementptr float, ptr addrspace(1) %131, i64 %128, !dbg !69
  %133 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %132, i1 true) #3, !dbg !70
  %134 = lshr i64 %62, 62, !dbg !71
  %135 = and i64 %134, 2, !dbg !71
  %136 = getelementptr float, ptr addrspace(1) %13, i64 %62, !dbg !72
  %137 = getelementptr float, ptr addrspace(1) %136, i64 %135, !dbg !72
  %138 = getelementptr float, ptr addrspace(1) %137, i64 %126, !dbg !72
  %139 = getelementptr float, ptr addrspace(1) %138, i64 %128, !dbg !72
  %140 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %139, i1 true) #3, !dbg !73
  %141 = fadd float %120, %111, !dbg !74
  %142 = lshr i64 %68, 62, !dbg !75
  %143 = and i64 %142, 2, !dbg !75
  %144 = add i64 %143, %68, !dbg !75
  %145 = shl i64 %144, 1, !dbg !76
  %146 = getelementptr float, ptr addrspace(1) %130, i64 %145, !dbg !77
  %147 = getelementptr float, ptr addrspace(1) %146, i64 %128, !dbg !77
  %148 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %147, i1 true) #3, !dbg !78
  %149 = getelementptr float, ptr addrspace(1) %137, i64 %145, !dbg !79
  %150 = getelementptr float, ptr addrspace(1) %149, i64 %128, !dbg !79
  %151 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %150, i1 true) #3, !dbg !80
  %152 = insertelement <2 x i32> poison, i32 %148, i64 0, !dbg !78
  %153 = insertelement <2 x i32> %152, i32 %133, i64 1, !dbg !78
  %154 = bitcast <2 x i32> %153 to <2 x float>, !dbg !78
  %155 = insertelement <2 x i32> poison, i32 %151, i64 0, !dbg !80
  %156 = insertelement <2 x i32> %155, i32 %140, i64 1, !dbg !80
  %157 = bitcast <2 x i32> %156 to <2 x float>, !dbg !80
  %158 = fsub <2 x float> %157, %154, !dbg !81
  %159 = insertelement <2 x i32> poison, i32 %64, i64 0, !dbg !82
  %160 = bitcast <2 x i32> %159 to <2 x float>, !dbg !82
  %161 = shufflevector <2 x float> %160, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !82
  %162 = fmul <2 x float> %158, %161, !dbg !82
  %163 = fadd <2 x float> %162, %154, !dbg !83
  %164 = extractelement <2 x float> %163, i64 0, !dbg !84
  %165 = extractelement <2 x float> %163, i64 1, !dbg !85
  %166 = fsub float %164, %165, !dbg !84
  %167 = fmul float %166, %110, !dbg !86
  %168 = fadd float %165, %167, !dbg !85
  %169 = fadd float %141, %168, !dbg !87
  %170 = fcmp olt float %169, 0.000000e+00, !dbg !88
  %171 = select i1 %170, float 0.000000e+00, float %169, !dbg !92
  %172 = getelementptr float, ptr addrspace(1) %0, i64 %31, !dbg !93
  %173 = bitcast float %171 to i32, !dbg !94
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %173, ptr addrspace(1) %172, i1 true) #3, !dbg !94
  ret void, !dbg !95
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbdvmpae4dwwebtxauwlwhhs373o6764cei3wfvs4lpip5jqivuj.py", directory: "inductor_cache/bd")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_43, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_43, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_43", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_43", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 27, scope: !7)
!16 = !DILocation(line: 26, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 26, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 30, scope: !7)
!20 = !DILocation(line: 29, column: 35, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 31, scope: !7)
!26 = !DILocation(line: 32, column: 36, scope: !7)
!27 = !DILocation(line: 33, column: 31, scope: !7)
!28 = !DILocation(line: 33, column: 36, scope: !7)
!29 = !DILocation(line: 34, column: 31, scope: !7)
!30 = !DILocation(line: 34, column: 36, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 37, column: 31, scope: !7)
!36 = !DILocation(line: 37, column: 36, scope: !7)
!37 = !DILocation(line: 38, column: 31, scope: !7)
!38 = !DILocation(line: 38, column: 36, scope: !7)
!39 = !DILocation(line: 39, column: 32, scope: !7)
!40 = !DILocation(line: 39, column: 37, scope: !7)
!41 = !DILocation(line: 40, column: 32, scope: !7)
!42 = !DILocation(line: 40, column: 37, scope: !7)
!43 = !DILocation(line: 41, column: 32, scope: !7)
!44 = !DILocation(line: 41, column: 37, scope: !7)
!45 = !DILocation(line: 42, column: 32, scope: !7)
!46 = !DILocation(line: 42, column: 37, scope: !7)
!47 = !DILocation(line: 43, column: 32, scope: !7)
!48 = !DILocation(line: 43, column: 37, scope: !7)
!49 = !DILocation(line: 44, column: 32, scope: !7)
!50 = !DILocation(line: 44, column: 37, scope: !7)
!51 = !DILocation(line: 45, column: 32, scope: !7)
!52 = !DILocation(line: 45, column: 37, scope: !7)
!53 = !DILocation(line: 48, column: 18, scope: !7)
!54 = !DILocation(line: 49, column: 26, scope: !7)
!55 = !DILocation(line: 51, column: 18, scope: !7)
!56 = !DILocation(line: 58, column: 20, scope: !7)
!57 = !DILocation(line: 59, column: 27, scope: !7)
!58 = !DILocation(line: 60, column: 19, scope: !7)
!59 = !DILocation(line: 46, column: 18, scope: !7)
!60 = !DILocation(line: 54, column: 19, scope: !7)
!61 = !DILocation(line: 55, column: 20, scope: !7)
!62 = !DILocation(line: 56, column: 20, scope: !7)
!63 = !DILocation(line: 65, column: 20, scope: !7)
!64 = !DILocation(line: 69, column: 35, scope: !7)
!65 = !DILocation(line: 72, column: 35, scope: !7)
!66 = !DILocation(line: 73, column: 42, scope: !7)
!67 = !DILocation(line: 73, column: 52, scope: !7)
!68 = !DILocation(line: 73, column: 50, scope: !7)
!69 = !DILocation(line: 73, column: 32, scope: !7)
!70 = !DILocation(line: 73, column: 57, scope: !7)
!71 = !DILocation(line: 76, column: 35, scope: !7)
!72 = !DILocation(line: 77, column: 32, scope: !7)
!73 = !DILocation(line: 77, column: 57, scope: !7)
!74 = !DILocation(line: 81, column: 20, scope: !7)
!75 = !DILocation(line: 84, column: 35, scope: !7)
!76 = !DILocation(line: 85, column: 42, scope: !7)
!77 = !DILocation(line: 85, column: 32, scope: !7)
!78 = !DILocation(line: 85, column: 57, scope: !7)
!79 = !DILocation(line: 86, column: 32, scope: !7)
!80 = !DILocation(line: 86, column: 57, scope: !7)
!81 = !DILocation(line: 87, column: 20, scope: !7)
!82 = !DILocation(line: 88, column: 20, scope: !7)
!83 = !DILocation(line: 89, column: 20, scope: !7)
!84 = !DILocation(line: 90, column: 20, scope: !7)
!85 = !DILocation(line: 92, column: 20, scope: !7)
!86 = !DILocation(line: 91, column: 20, scope: !7)
!87 = !DILocation(line: 93, column: 20, scope: !7)
!88 = !DILocation(line: 118, column: 15, scope: !89, inlinedAt: !91)
!89 = distinct !DILexicalBlockFile(scope: !7, file: !90, discriminator: 0)
!90 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!91 = !DILocation(line: 95, column: 42, scope: !7)
!92 = !DILocation(line: 121, column: 29, scope: !89, inlinedAt: !91)
!93 = !DILocation(line: 96, column: 28, scope: !7)
!94 = !DILocation(line: 96, column: 40, scope: !7)
!95 = !DILocation(line: 96, column: 4, scope: !7)
