Listing 5.1?VHDL Behavioral Code for NMOS and PMOS Switches
       
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity mos is
           Port (O1 : out std_logic; I1, I2 : in std_logic);
       end mos;
       
       architecture nmos_behavioral of mos is
       
       -- All switches presented here do not include any
       -- time parameters, such as rise time and fall time.
       -- They only mimic the logical functions of their
       -- Verilog counterparts.
       
       begin
       switch : process (I1, I2)
       variable temp : std_logic;
       begin
       case I2 is
       when '0'=> temp := 'Z';
       when '1' => temp := I1;
       when others => case I1 is
           when '0' => temp := 'L';
           when '1' => temp := 'H';
           when others => temp := I1;
           end case;
       end case;
       O1 <= temp;
       end process switch;
       end nmos_behavioral;
       
       
       architecture pmos_behavioral of mos is
       
       begin
       switch : process (I1, I2)
       variable temp : std_logic;
       begin
       
       case I2 is
       when '1'=> temp := 'Z';
       when '0' => temp := I1;
       when others => case I1 is
           when '0' => temp := 'L';
           when '1' => temp := 'H';
           when others => temp := I1;
           end case;
       end case;
       O1 <= temp;
       end process switch;
       end pmos_behavioral;

