#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa7d8f002a0 .scope module, "gdpTB" "gdpTB" 2 12;
 .timescale -9 -9;
v0x7fa7d8f479c0_0 .var "check", 3 0;
v0x7fa7d8f47a50_0 .var "clk", 0 0;
v0x7fa7d8f47b60_0 .var/i "idx", 31 0;
v0x7fa7d8f47bf0_0 .var "nIn", 7 0;
v0x7fa7d8f47c80_0 .var/i "now", 31 0;
v0x7fa7d8f47d10_0 .var/i "past", 31 0;
v0x7fa7d8f47da0_0 .var "restart", 0 0;
v0x7fa7d8f47e70_0 .net "result", 7 0, v0x7fa7d8f457b0_0;  1 drivers
v0x7fa7d8f47f00_0 .net "resultReady", 0 0, L_0x7fa7d8f48130;  1 drivers
v0x7fa7d8f48010_0 .var/i "split", 31 0;
v0x7fa7d8f480a0_0 .var "start", 0 0;
S_0x7fa7d8f00410 .scope autotask, "count_ones" "count_ones" 2 101, 2 101 0, S_0x7fa7d8f002a0;
 .timescale -9 -9;
v0x7fa7d8f29c90_0 .var "cnt", 3 0;
v0x7fa7d8f3ef70_0 .var/i "flg", 31 0;
v0x7fa7d8f3f010_0 .var "reg_in", 7 0;
TD_gdpTB.count_ones ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa7d8f29c90_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7d8f3ef70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fa7d8f3ef70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fa7d8f29c90_0;
    %load/vec4 v0x7fa7d8f3f010_0;
    %load/vec4 v0x7fa7d8f3ef70_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0x7fa7d8f29c90_0, 0, 4;
    %load/vec4 v0x7fa7d8f3ef70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa7d8f3ef70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fa7d8f3f0c0 .scope module, "dut" "GDP" 2 26, 3 13 0, S_0x7fa7d8f002a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "runSum";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /INPUT 8 "n_in";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 1 "restart";
    .port_info 5 /INPUT 1 "clock";
L_0x7fa7d8f48130 .functor BUFZ 1, L_0x7fa7d8f4aed0, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f46db0_0 .net "alu", 2 0, L_0x7fa7d8f4a7f0;  1 drivers
v0x7fa7d8f46e40_0 .net "clock", 0 0, v0x7fa7d8f47a50_0;  1 drivers
v0x7fa7d8f46ee0_0 .net "condition", 0 0, L_0x7fa7d8f4b350;  1 drivers
v0x7fa7d8f46f70_0 .net "done", 0 0, L_0x7fa7d8f48130;  alias, 1 drivers
v0x7fa7d8f47000_0 .net "ie", 0 0, L_0x7fa7d8f48270;  1 drivers
v0x7fa7d8f470d0_0 .net "n_in", 7 0, v0x7fa7d8f47bf0_0;  1 drivers
v0x7fa7d8f471a0_0 .net "oe", 0 0, L_0x7fa7d8f4aed0;  1 drivers
v0x7fa7d8f47230_0 .net "raa", 1 0, L_0x7fa7d8f493c0;  1 drivers
v0x7fa7d8f472c0_0 .net "rae", 0 0, L_0x7fa7d8f48ed0;  1 drivers
v0x7fa7d8f473d0_0 .net "rba", 1 0, L_0x7fa7d8f49d50;  1 drivers
v0x7fa7d8f47460_0 .net "rbe", 0 0, L_0x7fa7d8f49ca0;  1 drivers
v0x7fa7d8f474f0_0 .net "restart", 0 0, v0x7fa7d8f47da0_0;  1 drivers
v0x7fa7d8f47580_0 .net "runSum", 7 0, v0x7fa7d8f457b0_0;  alias, 1 drivers
v0x7fa7d8f47610_0 .net "shf", 1 0, L_0x7fa7d8f4adb0;  1 drivers
v0x7fa7d8f476a0_0 .net "start", 0 0, v0x7fa7d8f480a0_0;  1 drivers
v0x7fa7d8f47730_0 .net "wa", 1 0, L_0x7fa7d8f48840;  1 drivers
v0x7fa7d8f477c0_0 .net "we", 0 0, L_0x7fa7d8f48390;  1 drivers
S_0x7fa7d8f3f350 .scope module, "CU" "cntlU" 3 36, 4 8 0, S_0x7fa7d8f3f0c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "IE";
    .port_info 1 /OUTPUT 1 "WE";
    .port_info 2 /OUTPUT 2 "WA";
    .port_info 3 /OUTPUT 1 "RAE";
    .port_info 4 /OUTPUT 2 "RAA";
    .port_info 5 /OUTPUT 1 "RBE";
    .port_info 6 /OUTPUT 2 "RBA";
    .port_info 7 /OUTPUT 3 "ALU";
    .port_info 8 /OUTPUT 2 "SH";
    .port_info 9 /OUTPUT 1 "OE";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "start";
    .port_info 12 /INPUT 1 "restart";
    .port_info 13 /INPUT 1 "nEqZero";
P_0x7fa7d8f3f510 .param/l "S0" 0 4 28, C4<000>;
P_0x7fa7d8f3f550 .param/l "S1" 0 4 29, C4<001>;
P_0x7fa7d8f3f590 .param/l "S2" 0 4 30, C4<010>;
P_0x7fa7d8f3f5d0 .param/l "S3" 0 4 31, C4<011>;
P_0x7fa7d8f3f610 .param/l "S4" 0 4 32, C4<100>;
P_0x7fa7d8f3f650 .param/l "S5" 0 4 33, C4<101>;
P_0x7fa7d8f3f690 .param/l "S6" 0 4 34, C4<110>;
L_0x7fa7d8f48730 .functor OR 1, L_0x7fa7d8f484f0, L_0x7fa7d8f485f0, C4<0>, C4<0>;
L_0x7fa7d8f48bd0 .functor OR 1, L_0x7fa7d8f489d0, L_0x7fa7d8f48ab0, C4<0>, C4<0>;
L_0x7fa7d8f48da0 .functor OR 1, L_0x7fa7d8f48bd0, L_0x7fa7d8f48cc0, C4<0>, C4<0>;
L_0x7fa7d8f49310 .functor OR 1, L_0x7fa7d8f49170, L_0x7fa7d8f49210, C4<0>, C4<0>;
L_0x7fa7d8f496f0 .functor OR 1, L_0x7fa7d8f494e0, L_0x7fa7d8f49650, C4<0>, C4<0>;
L_0x7fa7d8f49a20 .functor OR 1, L_0x7fa7d8f49820, L_0x7fa7d8f49980, C4<0>, C4<0>;
L_0x7fa7d8f49ca0 .functor OR 1, L_0x7fa7d8f49a20, L_0x7fa7d8f49b30, C4<0>, C4<0>;
L_0x7fa7d8f4a400 .functor OR 1, L_0x7fa7d8f490d0, L_0x7fa7d8f4a270, C4<0>, C4<0>;
L_0x7fa7d8f4a550 .functor OR 1, L_0x7fa7d8f4a400, L_0x7fa7d8f4a470, C4<0>, C4<0>;
L_0x7fa7d8f4aac0 .functor OR 1, L_0x7fa7d8f4a910, L_0x7fa7d8f4a730, C4<0>, C4<0>;
v0x7fa7d8f3fb60_0 .net "ALU", 2 0, L_0x7fa7d8f4a7f0;  alias, 1 drivers
v0x7fa7d8f3fc20_0 .net "IE", 0 0, L_0x7fa7d8f48270;  alias, 1 drivers
v0x7fa7d8f3fcc0_0 .net "OE", 0 0, L_0x7fa7d8f4aed0;  alias, 1 drivers
v0x7fa7d8f3fd70_0 .net "RAA", 1 0, L_0x7fa7d8f493c0;  alias, 1 drivers
v0x7fa7d8f3fe20_0 .net "RAE", 0 0, L_0x7fa7d8f48ed0;  alias, 1 drivers
v0x7fa7d8f3ff00_0 .net "RBA", 1 0, L_0x7fa7d8f49d50;  alias, 1 drivers
v0x7fa7d8f3ffb0_0 .net "RBE", 0 0, L_0x7fa7d8f49ca0;  alias, 1 drivers
v0x7fa7d8f40050_0 .net "SH", 1 0, L_0x7fa7d8f4adb0;  alias, 1 drivers
v0x7fa7d8f40100_0 .net "WA", 1 0, L_0x7fa7d8f48840;  alias, 1 drivers
v0x7fa7d8f40210_0 .net "WE", 0 0, L_0x7fa7d8f48390;  alias, 1 drivers
L_0x101ebf008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f402b0_0 .net/2u *"_ivl_0", 2 0, L_0x101ebf008;  1 drivers
L_0x101ebf098 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40360_0 .net/2u *"_ivl_10", 2 0, L_0x101ebf098;  1 drivers
L_0x101ebf518 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40410_0 .net/2u *"_ivl_101", 2 0, L_0x101ebf518;  1 drivers
v0x7fa7d8f404c0_0 .net *"_ivl_103", 0 0, L_0x7fa7d8f4a270;  1 drivers
v0x7fa7d8f40560_0 .net *"_ivl_105", 0 0, L_0x7fa7d8f4a400;  1 drivers
L_0x101ebf560 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40610_0 .net/2u *"_ivl_107", 2 0, L_0x101ebf560;  1 drivers
v0x7fa7d8f406c0_0 .net *"_ivl_109", 0 0, L_0x7fa7d8f4a470;  1 drivers
v0x7fa7d8f40850_0 .net *"_ivl_111", 0 0, L_0x7fa7d8f4a550;  1 drivers
L_0x101ebf5a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f408e0_0 .net/2u *"_ivl_115", 2 0, L_0x101ebf5a8;  1 drivers
v0x7fa7d8f40980_0 .net *"_ivl_117", 0 0, L_0x7fa7d8f4a690;  1 drivers
v0x7fa7d8f40a20_0 .net *"_ivl_12", 0 0, L_0x7fa7d8f484f0;  1 drivers
L_0x101ebf5f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40ac0_0 .net/2u *"_ivl_122", 2 0, L_0x101ebf5f0;  1 drivers
v0x7fa7d8f40b70_0 .net *"_ivl_124", 0 0, L_0x7fa7d8f4a910;  1 drivers
L_0x101ebf638 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40c10_0 .net/2u *"_ivl_126", 2 0, L_0x101ebf638;  1 drivers
v0x7fa7d8f40cc0_0 .net *"_ivl_128", 0 0, L_0x7fa7d8f4a730;  1 drivers
v0x7fa7d8f40d60_0 .net *"_ivl_130", 0 0, L_0x7fa7d8f4aac0;  1 drivers
L_0x101ebf680 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40e10_0 .net/2u *"_ivl_134", 2 0, L_0x101ebf680;  1 drivers
v0x7fa7d8f40ec0_0 .net *"_ivl_136", 0 0, L_0x7fa7d8f4abf0;  1 drivers
L_0x101ebf0e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40f60_0 .net/2u *"_ivl_14", 2 0, L_0x101ebf0e0;  1 drivers
L_0x101ebf6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41010_0 .net/2u *"_ivl_141", 0 0, L_0x101ebf6c8;  1 drivers
L_0x101ebf710 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f410c0_0 .net/2u *"_ivl_143", 2 0, L_0x101ebf710;  1 drivers
v0x7fa7d8f41170_0 .net *"_ivl_16", 0 0, L_0x7fa7d8f485f0;  1 drivers
v0x7fa7d8f41210_0 .net *"_ivl_18", 0 0, L_0x7fa7d8f48730;  1 drivers
L_0x101ebf128 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f40770_0 .net/2u *"_ivl_23", 2 0, L_0x101ebf128;  1 drivers
v0x7fa7d8f414a0_0 .net *"_ivl_25", 0 0, L_0x7fa7d8f489d0;  1 drivers
L_0x101ebf170 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41530_0 .net/2u *"_ivl_27", 2 0, L_0x101ebf170;  1 drivers
v0x7fa7d8f415c0_0 .net *"_ivl_29", 0 0, L_0x7fa7d8f48ab0;  1 drivers
v0x7fa7d8f41660_0 .net *"_ivl_31", 0 0, L_0x7fa7d8f48bd0;  1 drivers
L_0x101ebf1b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41710_0 .net/2u *"_ivl_33", 2 0, L_0x101ebf1b8;  1 drivers
v0x7fa7d8f417c0_0 .net *"_ivl_35", 0 0, L_0x7fa7d8f48cc0;  1 drivers
v0x7fa7d8f41860_0 .net *"_ivl_37", 0 0, L_0x7fa7d8f48da0;  1 drivers
L_0x101ebf200 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41910_0 .net/2u *"_ivl_39", 2 0, L_0x101ebf200;  1 drivers
L_0x101ebf050 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f419c0_0 .net/2u *"_ivl_4", 2 0, L_0x101ebf050;  1 drivers
L_0x101ebf248 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41a70_0 .net/2u *"_ivl_45", 2 0, L_0x101ebf248;  1 drivers
v0x7fa7d8f41b20_0 .net *"_ivl_47", 0 0, L_0x7fa7d8f49170;  1 drivers
L_0x101ebf290 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41bc0_0 .net/2u *"_ivl_49", 2 0, L_0x101ebf290;  1 drivers
v0x7fa7d8f41c70_0 .net *"_ivl_51", 0 0, L_0x7fa7d8f49210;  1 drivers
v0x7fa7d8f41d10_0 .net *"_ivl_53", 0 0, L_0x7fa7d8f49310;  1 drivers
L_0x101ebf2d8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41dc0_0 .net/2u *"_ivl_58", 2 0, L_0x101ebf2d8;  1 drivers
v0x7fa7d8f41e70_0 .net *"_ivl_60", 0 0, L_0x7fa7d8f494e0;  1 drivers
L_0x101ebf320 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f41f10_0 .net/2u *"_ivl_62", 2 0, L_0x101ebf320;  1 drivers
v0x7fa7d8f41fc0_0 .net *"_ivl_64", 0 0, L_0x7fa7d8f49650;  1 drivers
v0x7fa7d8f42060_0 .net *"_ivl_66", 0 0, L_0x7fa7d8f496f0;  1 drivers
L_0x101ebf368 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f42110_0 .net/2u *"_ivl_68", 2 0, L_0x101ebf368;  1 drivers
v0x7fa7d8f421c0_0 .net *"_ivl_70", 0 0, L_0x7fa7d8f49820;  1 drivers
L_0x101ebf3b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f42260_0 .net/2u *"_ivl_72", 2 0, L_0x101ebf3b0;  1 drivers
v0x7fa7d8f42310_0 .net *"_ivl_74", 0 0, L_0x7fa7d8f49980;  1 drivers
v0x7fa7d8f423b0_0 .net *"_ivl_76", 0 0, L_0x7fa7d8f49a20;  1 drivers
L_0x101ebf3f8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f42460_0 .net/2u *"_ivl_78", 2 0, L_0x101ebf3f8;  1 drivers
v0x7fa7d8f42510_0 .net *"_ivl_80", 0 0, L_0x7fa7d8f49b30;  1 drivers
L_0x101ebf440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f425b0_0 .net/2u *"_ivl_86", 0 0, L_0x101ebf440;  1 drivers
L_0x101ebf488 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f42660_0 .net/2u *"_ivl_91", 2 0, L_0x101ebf488;  1 drivers
v0x7fa7d8f42710_0 .net *"_ivl_93", 0 0, L_0x7fa7d8f49f90;  1 drivers
L_0x101ebf4d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f427b0_0 .net/2u *"_ivl_97", 2 0, L_0x101ebf4d0;  1 drivers
v0x7fa7d8f42860_0 .net *"_ivl_99", 0 0, L_0x7fa7d8f490d0;  1 drivers
v0x7fa7d8f412b0_0 .net "clk", 0 0, v0x7fa7d8f47a50_0;  alias, 1 drivers
v0x7fa7d8f41350_0 .net "nEqZero", 0 0, L_0x7fa7d8f4b350;  alias, 1 drivers
v0x7fa7d8f413f0_0 .var "next_state", 2 0;
v0x7fa7d8f428f0_0 .net "restart", 0 0, v0x7fa7d8f47da0_0;  alias, 1 drivers
v0x7fa7d8f42990_0 .net "start", 0 0, v0x7fa7d8f480a0_0;  alias, 1 drivers
v0x7fa7d8f42a30_0 .var "state", 2 0;
E_0x7fa7d8f3fad0 .event edge, v0x7fa7d8f42a30_0, v0x7fa7d8f42990_0, v0x7fa7d8f41350_0, v0x7fa7d8f428f0_0;
E_0x7fa7d8f3fb20 .event posedge, v0x7fa7d8f412b0_0;
L_0x7fa7d8f48270 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf008;
L_0x7fa7d8f48390 .cmp/ne 3, v0x7fa7d8f42a30_0, L_0x101ebf050;
L_0x7fa7d8f484f0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf098;
L_0x7fa7d8f485f0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf0e0;
L_0x7fa7d8f48840 .concat8 [ 1 1 0 0], L_0x7fa7d8f48da0, L_0x7fa7d8f48730;
L_0x7fa7d8f489d0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf128;
L_0x7fa7d8f48ab0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf170;
L_0x7fa7d8f48cc0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf1b8;
L_0x7fa7d8f48ed0 .cmp/ne 3, v0x7fa7d8f42a30_0, L_0x101ebf200;
L_0x7fa7d8f49170 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf248;
L_0x7fa7d8f49210 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf290;
L_0x7fa7d8f493c0 .concat8 [ 1 1 0 0], L_0x7fa7d8f496f0, L_0x7fa7d8f49310;
L_0x7fa7d8f494e0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf2d8;
L_0x7fa7d8f49650 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf320;
L_0x7fa7d8f49820 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf368;
L_0x7fa7d8f49980 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf3b0;
L_0x7fa7d8f49b30 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf3f8;
L_0x7fa7d8f49d50 .concat8 [ 1 1 0 0], L_0x7fa7d8f49f90, L_0x101ebf440;
L_0x7fa7d8f49f90 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf488;
L_0x7fa7d8f490d0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf4d0;
L_0x7fa7d8f4a270 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf518;
L_0x7fa7d8f4a470 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf560;
L_0x7fa7d8f4a690 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf5a8;
L_0x7fa7d8f4a7f0 .concat8 [ 1 1 1 0], L_0x7fa7d8f4aac0, L_0x7fa7d8f4a690, L_0x7fa7d8f4a550;
L_0x7fa7d8f4a910 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf5f0;
L_0x7fa7d8f4a730 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf638;
L_0x7fa7d8f4abf0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf680;
L_0x7fa7d8f4adb0 .concat8 [ 1 1 0 0], L_0x101ebf6c8, L_0x7fa7d8f4abf0;
L_0x7fa7d8f4aed0 .cmp/eq 3, v0x7fa7d8f42a30_0, L_0x101ebf710;
S_0x7fa7d8f42c30 .scope module, "DP" "data_path" 3 53, 5 12 0, S_0x7fa7d8f3f0c0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "n_is_0";
    .port_info 1 /OUTPUT 8 "run_sum";
    .port_info 2 /INPUT 8 "n_in";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "input_enable_mux";
    .port_info 5 /INPUT 1 "WE";
    .port_info 6 /INPUT 2 "WA";
    .port_info 7 /INPUT 1 "RAE";
    .port_info 8 /INPUT 2 "RAA";
    .port_info 9 /INPUT 1 "RBE";
    .port_info 10 /INPUT 2 "RBA";
    .port_info 11 /INPUT 3 "alu_op";
    .port_info 12 /INPUT 2 "shift_op";
    .port_info 13 /INPUT 1 "output_enable_buf";
L_0x7fa7d8f4b140 .functor AND 1, L_0x7fa7d8f4acd0, L_0x7fa7d8f4b060, C4<1>, C4<1>;
L_0x7fa7d8f4b350 .functor OR 1, L_0x7fa7d8f4b140, L_0x7fa7d8f4b230, C4<0>, C4<0>;
v0x7fa7d8f458a0_0 .net "RAA", 1 0, L_0x7fa7d8f493c0;  alias, 1 drivers
v0x7fa7d8f45990_0 .net "RAE", 0 0, L_0x7fa7d8f48ed0;  alias, 1 drivers
v0x7fa7d8f45a60_0 .net "RBA", 1 0, L_0x7fa7d8f49d50;  alias, 1 drivers
v0x7fa7d8f45b30_0 .net "RBE", 0 0, L_0x7fa7d8f49ca0;  alias, 1 drivers
v0x7fa7d8f45c00_0 .net "WA", 1 0, L_0x7fa7d8f48840;  alias, 1 drivers
v0x7fa7d8f45cd0_0 .net "WE", 0 0, L_0x7fa7d8f48390;  alias, 1 drivers
L_0x101ebf758 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f45da0_0 .net/2u *"_ivl_0", 7 0, L_0x101ebf758;  1 drivers
L_0x101ebf7e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f45e30_0 .net/2u *"_ivl_10", 7 0, L_0x101ebf7e8;  1 drivers
v0x7fa7d8f45ec0_0 .net *"_ivl_12", 0 0, L_0x7fa7d8f4b230;  1 drivers
v0x7fa7d8f45fd0_0 .net *"_ivl_2", 0 0, L_0x7fa7d8f4acd0;  1 drivers
L_0x101ebf7a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f46060_0 .net/2u *"_ivl_4", 1 0, L_0x101ebf7a0;  1 drivers
v0x7fa7d8f460f0_0 .net *"_ivl_6", 0 0, L_0x7fa7d8f4b060;  1 drivers
v0x7fa7d8f46180_0 .net *"_ivl_8", 0 0, L_0x7fa7d8f4b140;  1 drivers
v0x7fa7d8f46230_0 .net "alu_op", 2 0, L_0x7fa7d8f4a7f0;  alias, 1 drivers
v0x7fa7d8f462d0_0 .net "alu_out", 7 0, v0x7fa7d8f44dd0_0;  1 drivers
v0x7fa7d8f463b0_0 .net "clock", 0 0, v0x7fa7d8f47a50_0;  alias, 1 drivers
v0x7fa7d8f46480_0 .net "input_enable_mux", 0 0, L_0x7fa7d8f48270;  alias, 1 drivers
v0x7fa7d8f46650_0 .net "n_in", 7 0, v0x7fa7d8f47bf0_0;  alias, 1 drivers
v0x7fa7d8f466e0_0 .net "n_is_0", 0 0, L_0x7fa7d8f4b350;  alias, 1 drivers
v0x7fa7d8f46770_0 .net "nnn", 7 0, v0x7fa7d8f43400_0;  1 drivers
v0x7fa7d8f46800_0 .net "output_enable_buf", 0 0, L_0x7fa7d8f4aed0;  alias, 1 drivers
v0x7fa7d8f46890_0 .net "rf_a", 7 0, L_0x7fa7d8f4b710;  1 drivers
v0x7fa7d8f46920_0 .net "rf_b", 7 0, L_0x7fa7d8f4bc80;  1 drivers
v0x7fa7d8f469f0_0 .var "rf_inp", 7 0;
v0x7fa7d8f46a80_0 .net "run_sum", 7 0, v0x7fa7d8f457b0_0;  alias, 1 drivers
v0x7fa7d8f46b10_0 .net "shift_op", 1 0, L_0x7fa7d8f4adb0;  alias, 1 drivers
v0x7fa7d8f46be0_0 .net "shifter_out", 7 0, v0x7fa7d8f452a0_0;  1 drivers
E_0x7fa7d8f42ef0 .event edge, v0x7fa7d8f43400_0;
L_0x7fa7d8f4acd0 .cmp/eq 8, v0x7fa7d8f43400_0, L_0x101ebf758;
L_0x7fa7d8f4b060 .cmp/eq 2, L_0x7fa7d8f4adb0, L_0x101ebf7a0;
L_0x7fa7d8f4b230 .cmp/eq 8, v0x7fa7d8f47bf0_0, L_0x101ebf7e8;
S_0x7fa7d8f42f20 .scope module, "c1_mux" "mux21_8" 5 46, 6 11 0, S_0x7fa7d8f42c30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_register_file";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 8 "input_data";
    .port_info 3 /INPUT 1 "mux_selector";
v0x7fa7d8f431c0_0 .net "from_shifter", 7 0, v0x7fa7d8f452a0_0;  alias, 1 drivers
v0x7fa7d8f43280_0 .net "input_data", 7 0, v0x7fa7d8f47bf0_0;  alias, 1 drivers
v0x7fa7d8f43330_0 .net "mux_selector", 0 0, L_0x7fa7d8f48270;  alias, 1 drivers
v0x7fa7d8f43400_0 .var "to_register_file", 7 0;
E_0x7fa7d8f43160 .event edge, v0x7fa7d8f3fc20_0, v0x7fa7d8f431c0_0, v0x7fa7d8f43280_0;
S_0x7fa7d8f434f0 .scope module, "c2_rf" "register_file" 5 53, 7 11 0, S_0x7fa7d8f42c30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 1 "read_A_enable";
    .port_info 6 /INPUT 2 "read_A_address";
    .port_info 7 /INPUT 1 "read_B_enable";
    .port_info 8 /INPUT 2 "read_B_address";
    .port_info 9 /INPUT 8 "from_mux";
L_0x101ebf830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa7d8f4b440 .functor XNOR 1, L_0x7fa7d8f48ed0, L_0x101ebf830, C4<0>, C4<0>;
L_0x101ebf908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fa7d8f49e90 .functor XNOR 1, L_0x7fa7d8f49ca0, L_0x101ebf908, C4<0>, C4<0>;
v0x7fa7d8f43800_0 .net/2u *"_ivl_0", 0 0, L_0x101ebf830;  1 drivers
L_0x101ebf8c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f43890_0 .net/2u *"_ivl_10", 7 0, L_0x101ebf8c0;  1 drivers
v0x7fa7d8f43940_0 .net/2u *"_ivl_14", 0 0, L_0x101ebf908;  1 drivers
v0x7fa7d8f43a00_0 .net *"_ivl_16", 0 0, L_0x7fa7d8f49e90;  1 drivers
v0x7fa7d8f43aa0_0 .net *"_ivl_18", 7 0, L_0x7fa7d8f4ba90;  1 drivers
v0x7fa7d8f43b90_0 .net *"_ivl_2", 0 0, L_0x7fa7d8f4b440;  1 drivers
v0x7fa7d8f43c30_0 .net *"_ivl_20", 3 0, L_0x7fa7d8f4bb30;  1 drivers
L_0x101ebf950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f43ce0_0 .net *"_ivl_23", 1 0, L_0x101ebf950;  1 drivers
L_0x101ebf998 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f43d90_0 .net/2u *"_ivl_24", 7 0, L_0x101ebf998;  1 drivers
v0x7fa7d8f43ea0_0 .net *"_ivl_4", 7 0, L_0x7fa7d8f4b510;  1 drivers
v0x7fa7d8f43f50_0 .net *"_ivl_6", 3 0, L_0x7fa7d8f4b5d0;  1 drivers
L_0x101ebf878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa7d8f44000_0 .net *"_ivl_9", 1 0, L_0x101ebf878;  1 drivers
v0x7fa7d8f440b0_0 .net "clock", 0 0, v0x7fa7d8f47a50_0;  alias, 1 drivers
v0x7fa7d8f44160_0 .net "from_mux", 7 0, v0x7fa7d8f469f0_0;  1 drivers
v0x7fa7d8f441f0 .array "internal_register", 3 0, 7 0;
v0x7fa7d8f44280_0 .net "port_A", 7 0, L_0x7fa7d8f4b710;  alias, 1 drivers
v0x7fa7d8f44310_0 .net "port_B", 7 0, L_0x7fa7d8f4bc80;  alias, 1 drivers
v0x7fa7d8f444c0_0 .net "read_A_address", 1 0, L_0x7fa7d8f493c0;  alias, 1 drivers
v0x7fa7d8f44580_0 .net "read_A_enable", 0 0, L_0x7fa7d8f48ed0;  alias, 1 drivers
v0x7fa7d8f44610_0 .net "read_B_address", 1 0, L_0x7fa7d8f49d50;  alias, 1 drivers
v0x7fa7d8f446a0_0 .net "read_B_enable", 0 0, L_0x7fa7d8f49ca0;  alias, 1 drivers
v0x7fa7d8f44730_0 .net "write_address", 1 0, L_0x7fa7d8f48840;  alias, 1 drivers
v0x7fa7d8f447c0_0 .net "write_enable", 0 0, L_0x7fa7d8f48390;  alias, 1 drivers
L_0x7fa7d8f4b510 .array/port v0x7fa7d8f441f0, L_0x7fa7d8f4b5d0;
L_0x7fa7d8f4b5d0 .concat [ 2 2 0 0], L_0x7fa7d8f493c0, L_0x101ebf878;
L_0x7fa7d8f4b710 .functor MUXZ 8, L_0x101ebf8c0, L_0x7fa7d8f4b510, L_0x7fa7d8f4b440, C4<>;
L_0x7fa7d8f4ba90 .array/port v0x7fa7d8f441f0, L_0x7fa7d8f4bb30;
L_0x7fa7d8f4bb30 .concat [ 2 2 0 0], L_0x7fa7d8f49d50, L_0x101ebf950;
L_0x7fa7d8f4bc80 .functor MUXZ 8, L_0x101ebf998, L_0x7fa7d8f4ba90, L_0x7fa7d8f49e90, C4<>;
S_0x7fa7d8f44920 .scope module, "c3_alu" "alu_unsigned" 5 66, 8 9 0, S_0x7fa7d8f42c30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_shifter";
    .port_info 1 /INPUT 8 "rf_A";
    .port_info 2 /INPUT 8 "rf_B";
    .port_info 3 /INPUT 3 "alu_operation";
v0x7fa7d8f44b80_0 .net "alu_operation", 2 0, L_0x7fa7d8f4a7f0;  alias, 1 drivers
v0x7fa7d8f44c50_0 .net "rf_A", 7 0, L_0x7fa7d8f4b710;  alias, 1 drivers
v0x7fa7d8f44d00_0 .net "rf_B", 7 0, L_0x7fa7d8f4bc80;  alias, 1 drivers
v0x7fa7d8f44dd0_0 .var "to_shifter", 7 0;
E_0x7fa7d8f44b30 .event edge, v0x7fa7d8f3fb60_0, v0x7fa7d8f44280_0, v0x7fa7d8f44310_0;
S_0x7fa7d8f44ec0 .scope module, "c4_shift" "shifter8" 5 73, 9 9 0, S_0x7fa7d8f42c30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_bus";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "shift_operation";
v0x7fa7d8f45120_0 .net "from_alu", 7 0, v0x7fa7d8f44dd0_0;  alias, 1 drivers
v0x7fa7d8f451f0_0 .net "shift_operation", 1 0, L_0x7fa7d8f4adb0;  alias, 1 drivers
v0x7fa7d8f452a0_0 .var "to_bus", 7 0;
E_0x7fa7d8f450d0 .event edge, v0x7fa7d8f40050_0, v0x7fa7d8f44dd0_0;
S_0x7fa7d8f453a0 .scope module, "c5_tri_buff" "output_buffer" 5 79, 10 8 0, S_0x7fa7d8f42c30;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "enable";
v0x7fa7d8f45620_0 .net "enable", 0 0, L_0x7fa7d8f4aed0;  alias, 1 drivers
v0x7fa7d8f456e0_0 .net "from_shifter", 7 0, v0x7fa7d8f452a0_0;  alias, 1 drivers
v0x7fa7d8f457b0_0 .var "result", 7 0;
E_0x7fa7d8f455f0 .event edge, v0x7fa7d8f3fcc0_0, v0x7fa7d8f431c0_0;
    .scope S_0x7fa7d8f3f350;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa7d8f42a30_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7fa7d8f3f350;
T_2 ;
    %wait E_0x7fa7d8f3fb20;
    %load/vec4 v0x7fa7d8f413f0_0;
    %assign/vec4 v0x7fa7d8f42a30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa7d8f3f350;
T_3 ;
    %wait E_0x7fa7d8f3fad0;
    %load/vec4 v0x7fa7d8f42a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7fa7d8f42990_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7fa7d8f41350_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x7fa7d8f41350_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7fa7d8f428f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v0x7fa7d8f413f0_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa7d8f42f20;
T_4 ;
    %wait E_0x7fa7d8f43160;
    %load/vec4 v0x7fa7d8f43330_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fa7d8f431c0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fa7d8f43280_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fa7d8f43400_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa7d8f434f0;
T_5 ;
    %wait E_0x7fa7d8f3fb20;
    %load/vec4 v0x7fa7d8f447c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fa7d8f44160_0;
    %load/vec4 v0x7fa7d8f44730_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa7d8f441f0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa7d8f44920;
T_6 ;
    %wait E_0x7fa7d8f44b30;
    %load/vec4 v0x7fa7d8f44b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %load/vec4 v0x7fa7d8f44d00_0;
    %and;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %load/vec4 v0x7fa7d8f44d00_0;
    %or;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %inv;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %load/vec4 v0x7fa7d8f44d00_0;
    %add;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %load/vec4 v0x7fa7d8f44d00_0;
    %sub;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7fa7d8f44c50_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fa7d8f44dd0_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa7d8f44ec0;
T_7 ;
    %wait E_0x7fa7d8f450d0;
    %load/vec4 v0x7fa7d8f451f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7fa7d8f45120_0;
    %store/vec4 v0x7fa7d8f452a0_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7fa7d8f45120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa7d8f452a0_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7fa7d8f45120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fa7d8f452a0_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7fa7d8f45120_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fa7d8f45120_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa7d8f452a0_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa7d8f453a0;
T_8 ;
    %wait E_0x7fa7d8f455f0;
    %load/vec4 v0x7fa7d8f45620_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7fa7d8f456e0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7fa7d8f457b0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa7d8f42c30;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa7d8f469f0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x7fa7d8f42c30;
T_10 ;
    %wait E_0x7fa7d8f42ef0;
    %load/vec4 v0x7fa7d8f46770_0;
    %store/vec4 v0x7fa7d8f469f0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa7d8f002a0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7fa7d8f47a50_0;
    %inv;
    %store/vec4 v0x7fa7d8f47a50_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa7d8f002a0;
T_12 ;
    %vpi_call 2 43 "$write", " \012test your control unit on the GDP\012\012" {0 0 0};
    %vpi_call 2 44 "$write", "    input    |  output  |  expected  |    time    split     STATUS\012" {0 0 0};
    %vpi_call 2 45 "$write", " ------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7d8f480a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7d8f47da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7d8f47a50_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fa7d8f002a0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7d8f47b60_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fa7d8f47b60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7d8f47da0_0, 0, 1;
    %load/vec4 v0x7fa7d8f47b60_0;
    %pad/s 8;
    %assign/vec4 v0x7fa7d8f47bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7d8f480a0_0, 0, 1;
T_13.2 ;
    %load/vec4 v0x7fa7d8f47f00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.3, 4;
    %delay 6, 0;
    %jmp T_13.2;
T_13.3 ;
    %load/vec4 v0x7fa7d8f47b60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7d8f47d10_0, 0, 32;
    %vpi_func 2 67 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x7fa7d8f47c80_0, 0, 32;
    %load/vec4 v0x7fa7d8f47c80_0;
    %load/vec4 v0x7fa7d8f47d10_0;
    %sub;
    %store/vec4 v0x7fa7d8f48010_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7fa7d8f47c80_0;
    %store/vec4 v0x7fa7d8f47d10_0, 0, 32;
    %vpi_func 2 72 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x7fa7d8f47c80_0, 0, 32;
    %load/vec4 v0x7fa7d8f47c80_0;
    %load/vec4 v0x7fa7d8f47d10_0;
    %sub;
    %store/vec4 v0x7fa7d8f48010_0, 0, 32;
T_13.5 ;
    %alloc S_0x7fa7d8f00410;
    %load/vec4 v0x7fa7d8f47bf0_0;
    %store/vec4 v0x7fa7d8f3f010_0, 0, 8;
    %fork TD_gdpTB.count_ones, S_0x7fa7d8f00410;
    %join;
    %load/vec4 v0x7fa7d8f29c90_0;
    %store/vec4 v0x7fa7d8f479c0_0, 0, 4;
    %free S_0x7fa7d8f00410;
    %vpi_call 2 77 "$write", "  %4b_%4b  |  %3d     |   %3d      | ", &PV<v0x7fa7d8f47bf0_0, 4, 4>, &PV<v0x7fa7d8f47bf0_0, 0, 4>, v0x7fa7d8f47e70_0, v0x7fa7d8f479c0_0 {0 0 0};
    %load/vec4 v0x7fa7d8f47e70_0;
    %load/vec4 v0x7fa7d8f479c0_0;
    %pad/u 8;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %vpi_call 2 80 "$write", "%5t ns   +%4d     CORRECT   \012", $time, v0x7fa7d8f48010_0 {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call 2 84 "$write", "%5t ns   +%4d     !!! WRONG !!!\012", $time, v0x7fa7d8f48010_0 {0 0 0};
T_13.7 ;
    %load/vec4 v0x7fa7d8f47b60_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa7d8f47b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %vpi_call 2 88 "$write", " ------------------------------------------------------------------\012" {0 0 0};
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7d8f47da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7d8f480a0_0, 0, 1;
    %load/vec4 v0x7fa7d8f47b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa7d8f47b60_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %delay 10, 0;
    %vpi_call 2 97 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 98 "$finish" {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "gdpTB.v";
    "./gdp.v";
    "./../control_unit/cntlU.v";
    "./../data_path/data_path.v";
    "./../comp1_mux21_8/mux21_8.v";
    "./../comp2_register_file/register_file.v";
    "./../comp3_alu_unsigned/alu_unsigned.v";
    "./../comp4_shifter8/shifter8.v";
    "./../comp5_output_buffer/output_buffer.v";
