{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551670257865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551670257885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 19:30:57 2019 " "Processing started: Sun Mar 03 19:30:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551670257885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670257885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off senior_project_fpga -c senior_project_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off senior_project_fpga -c senior_project_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670257885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551670258153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551670258153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(35) " "Verilog HDL warning at ide_processor.sv(35): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1551670267272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ide_processor.sv(40) " "Verilog HDL warning at ide_processor.sv(40): extended using \"x\" or \"z\"" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1551670267272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ide_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ide_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ide_processor " "Found entity 1: ide_processor" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cdda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdda_clk " "Found entity 1: cdda_clk" {  } { { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd_bclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cd_bclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_bclk " "Found entity 1: cd_bclk" {  } { { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd_lrclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cd_lrclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_lrclk " "Found entity 1: cd_lrclk" {  } { { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmit.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmit " "Found entity 1: uart_transmit" {  } { { "uart_transmit.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/uart_transmit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_recieve.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_recieve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_recieve " "Found entity 1: spi_recieve" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_buffer " "Found entity 1: memory_buffer" {  } { { "memory_buffer.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/memory_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divide.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divide " "Found entity 1: clk_divide" {  } { { "clk_divide.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/clk_divide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senior_project_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file senior_project_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 senior_project_fpga " "Found entity 1: senior_project_fpga" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_buf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_buf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_buf_ram " "Found entity 1: mem_buf_ram" {  } { { "mem_buf_ram.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/mem_buf_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "senior_project_fpga " "Elaborating entity \"senior_project_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551670267322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdda_clk cdda_clk:sonic_d_hedgehog " "Elaborating entity \"cdda_clk\" for hierarchy \"cdda_clk:sonic_d_hedgehog\"" {  } { { "senior_project_fpga.v" "sonic_d_hedgehog" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cdda_clk:sonic_d_hedgehog\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\"" {  } { { "cdda_clk.v" "altpll_component" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component " "Elaborated megafunction instantiation \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\"" {  } { { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component " "Instantiated megafunction \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10584 " "Parameter \"clk0_multiply_by\" = \"10584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cdda_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cdda_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267356 ""}  } { { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551670267356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cdda_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cdda_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdda_clk_altpll " "Found entity 1: cdda_clk_altpll" {  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdda_clk_altpll cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated " "Elaborating entity \"cdda_clk_altpll\" for hierarchy \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd_bclk cd_bclk:sonic_b_hedgehog " "Elaborating entity \"cd_bclk\" for hierarchy \"cd_bclk:sonic_b_hedgehog\"" {  } { { "senior_project_fpga.v" "sonic_b_hedgehog" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cd_bclk:sonic_b_hedgehog\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\"" {  } { { "cd_bclk.v" "altpll_component" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component " "Elaborated megafunction instantiation \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\"" {  } { { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component " "Instantiated megafunction \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 141 " "Parameter \"clk0_multiply_by\" = \"141\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cd_bclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cd_bclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267418 ""}  } { { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551670267418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cd_bclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cd_bclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_bclk_altpll " "Found entity 1: cd_bclk_altpll" {  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd_bclk_altpll cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated " "Elaborating entity \"cd_bclk_altpll\" for hierarchy \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd_lrclk cd_lrclk:sonic_e_hedgehog " "Elaborating entity \"cd_lrclk\" for hierarchy \"cd_lrclk:sonic_e_hedgehog\"" {  } { { "senior_project_fpga.v" "sonic_e_hedgehog" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\"" {  } { { "cd_lrclk.v" "altpll_component" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component " "Elaborated megafunction instantiation \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\"" {  } { { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component " "Instantiated megafunction \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 441 " "Parameter \"clk0_multiply_by\" = \"441\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cd_lrclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cd_lrclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267476 ""}  } { { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551670267476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cd_lrclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cd_lrclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_lrclk_altpll " "Found entity 1: cd_lrclk_altpll" {  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd_lrclk_altpll cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated " "Elaborating entity \"cd_lrclk_altpll\" for hierarchy \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ide_processor ide_processor:anime_girls_in_glasses " "Elaborating entity \"ide_processor\" for hierarchy \"ide_processor:anime_girls_in_glasses\"" {  } { { "senior_project_fpga.v" "anime_girls_in_glasses" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sector_count ide_processor.sv(70) " "Verilog HDL or VHDL warning at ide_processor.sv(70): object \"sector_count\" assigned a value but never read" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551670267520 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ide_processor.sv(306) " "Verilog HDL assignment warning at ide_processor.sv(306): truncated value with size 32 to match size of target (16)" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267524 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ide_processor.sv(372) " "Verilog HDL assignment warning at ide_processor.sv(372): truncated value with size 32 to match size of target (16)" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267524 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ide_processor.sv(197) " "Verilog HDL Case Statement information at ide_processor.sv(197): all case item expressions in this case statement are onehot" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1551670267525 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ide_processor.sv(429) " "Verilog HDL assignment warning at ide_processor.sv(429): truncated value with size 16 to match size of target (8)" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267526 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ide_processor.sv(436) " "Verilog HDL assignment warning at ide_processor.sv(436): truncated value with size 32 to match size of target (8)" {  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267527 "|senior_project_fpga|ide_processor:anime_girls_in_glasses"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divide clk_divide:za_warudo " "Elaborating entity \"clk_divide\" for hierarchy \"clk_divide:za_warudo\"" {  } { { "senior_project_fpga.v" "za_warudo" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmit uart_transmit:u_art_transmitting " "Elaborating entity \"uart_transmit\" for hierarchy \"uart_transmit:u_art_transmitting\"" {  } { { "senior_project_fpga.v" "u_art_transmitting" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmit.sv(44) " "Verilog HDL assignment warning at uart_transmit.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "uart_transmit.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/uart_transmit.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267615 "|senior_project_fpga|uart_transmit:u_art_transmitting"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmit.sv(58) " "Verilog HDL assignment warning at uart_transmit.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "uart_transmit.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/uart_transmit.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267615 "|senior_project_fpga|uart_transmit:u_art_transmitting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_recieve spi_recieve:not_sega_packet_interface " "Elaborating entity \"spi_recieve\" for hierarchy \"spi_recieve:not_sega_packet_interface\"" {  } { { "senior_project_fpga.v" "not_sega_packet_interface" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_recieve.sv(37) " "Verilog HDL assignment warning at spi_recieve.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551670267617 "|senior_project_fpga|spi_recieve:not_sega_packet_interface"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bytes_recieved spi_recieve.sv(18) " "Verilog HDL Always Construct warning at spi_recieve.sv(18): inferring latch(es) for variable \"bytes_recieved\", which holds its previous value in one or more paths through the always construct" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551670267617 "|senior_project_fpga|spi_recieve:not_sega_packet_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_recieved\[0\] spi_recieve.sv(18) " "Inferred latch for \"bytes_recieved\[0\]\" at spi_recieve.sv(18)" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267617 "|senior_project_fpga|spi_recieve:not_sega_packet_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:n_sync " "Elaborating entity \"sync\" for hierarchy \"sync:n_sync\"" {  } { { "senior_project_fpga.v" "n_sync" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_buf_ram mem_buf_ram:actual_buffer " "Elaborating entity \"mem_buf_ram\" for hierarchy \"mem_buf_ram:actual_buffer\"" {  } { { "senior_project_fpga.v" "actual_buffer" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\"" {  } { { "mem_buf_ram.v" "altsyncram_component" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/mem_buf_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\"" {  } { { "mem_buf_ram.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/mem_buf_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551670267649 ""}  } { { "mem_buf_ram.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/mem_buf_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551670267649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/altsyncram_skf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551670267813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670267813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"mem_buf_ram:actual_buffer\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/altsyncram_skf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670267813 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551670268940 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1551670268940 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1551670268940 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1551670268940 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1551670268942 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1551670268942 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1551670268942 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1551670268942 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670269172 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670269172 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670269172 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670269172 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551670269172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551670269269 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551670269994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg " "Generated suppressed messages file C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670270096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551670270281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551670270281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551670270403 "|senior_project_fpga|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551670270403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551670270404 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551670270404 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551670270404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "740 " "Implemented 740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551670270404 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551670270404 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551670270404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551670270404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551670270456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 19:31:10 2019 " "Processing ended: Sun Mar 03 19:31:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551670270456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551670270456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551670270456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551670270456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551670271602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551670271621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 19:31:11 2019 " "Processing started: Sun Mar 03 19:31:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551670271621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551670271621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off senior_project_fpga -c senior_project_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off senior_project_fpga -c senior_project_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551670271621 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551670271684 ""}
{ "Info" "0" "" "Project  = senior_project_fpga" {  } {  } 0 0 "Project  = senior_project_fpga" 0 0 "Fitter" 0 0 1551670271685 ""}
{ "Info" "0" "" "Revision = senior_project_fpga" {  } {  } 0 0 "Revision = senior_project_fpga" 0 0 "Fitter" 0 0 1551670271685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551670271773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551670271773 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "senior_project_fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"senior_project_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551670271787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551670271842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551670271842 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|wire_pll1_clk\[0\] 14 15873 0 0 " "Implementing clock multiplication of 14, clock division of 15873, and phase shift of 0 degrees (0 ps) for cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551670271894 ""}  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551670271894 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|wire_pll1_clk\[0\] 141 5000 0 0 " "Implementing clock multiplication of 141, clock division of 5000, and phase shift of 0 degrees (0 ps) for cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551670271896 ""}  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551670271896 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 103 152 0 0 " "Implementing clock multiplication of 103, clock division of 152, and phase shift of 0 degrees (0 ps) for cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551670271896 ""}  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551670271896 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551670272051 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1551670272055 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551670272122 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551670272122 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551670272122 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551670272122 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551670272125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551670272125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551670272125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1551670272125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551670272127 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551670272176 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 " "The parameters of the PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and the PLL cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 28 " "The value of the parameter \"M\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 28" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 141 " "The value of the parameter \"M\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 141" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 3 " "The value of the parameter \"N\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 14354 " "The value of the parameter \"Min Lock Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 14354" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 13553 " "The value of the parameter \"Min Lock Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 13553" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 31108 " "The value of the parameter \"Max Lock Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 31108" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 23148 " "The value of the parameter \"Max Lock Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 23148" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272587 ""}  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1551670272587 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 " "The parameters of the PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 and the PLL cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 28 " "The value of the parameter \"M\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 28" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 103 " "The value of the parameter \"M\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 103" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 3 " "The value of the parameter \"N\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 8 " "The value of the parameter \"N\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 14354 " "The value of the parameter \"Min Lock Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 14354" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 19801 " "The value of the parameter \"Min Lock Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 19801" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 31108 " "The value of the parameter \"Max Lock Period\" for the PLL atom cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 is 31108" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 25000 " "The value of the parameter \"Max Lock Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 25000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272588 ""}  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1551670272588 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 " "The parameters of the PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 and the PLL cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 141 " "The value of the parameter \"M\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 141" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 103 " "The value of the parameter \"M\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 103" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 13553 " "The value of the parameter \"Min Lock Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 13553" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 19801 " "The value of the parameter \"Min Lock Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 19801" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 and PLL cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 23148 " "The value of the parameter \"Max Lock Period\" for the PLL atom cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 is 23148" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 25000 " "The value of the parameter \"Max Lock Period\" for the PLL atom cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 is 25000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1551670272589 ""}  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1551670272589 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 206 0 0 } } { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1551670272594 ""}
{ "Info" "ISTA_SDC_FOUND" "senior_project_fpga.SDC " "Reading SDC File: 'senior_project_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551670272928 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15873 -multiply_by 14 -duty_cycle 50.00 -name \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15873 -multiply_by 14 -duty_cycle 50.00 -name \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670272932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 141 -duty_cycle 50.00 -name \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 141 -duty_cycle 50.00 -name \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670272932 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 152 -multiply_by 103 -duty_cycle 50.00 -name \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 152 -multiply_by 103 -duty_cycle 50.00 -name \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670272932 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1551670272932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1551670272932 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[33\] " "Node: GPIO_1\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] GPIO_1\[33\] " "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] is being clocked by GPIO_1\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670272936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551670272936 "|senior_project_fpga|GPIO_1[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divide:za_warudo\|clk_out " "Node: clk_divide:za_warudo\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_transmit:u_art_transmitting\|data_shift\[6\] clk_divide:za_warudo\|clk_out " "Register uart_transmit:u_art_transmitting\|data_shift\[6\] is being clocked by clk_divide:za_warudo\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670272936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551670272936 "|senior_project_fpga|clk_divide:za_warudo|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551670272942 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551670272943 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 709.219 sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 709.219 sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  29.514 sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  29.514 sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "22675.714 sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "22675.714 sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551670272944 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551670272944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 794 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 815 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divide:za_warudo\|clk_out " "Destination node clk_divide:za_warudo\|clk_out" {  } { { "clk_divide.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/clk_divide.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 2866 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divide:za_warudo\|clk_out  " "Automatically promoted node clk_divide:za_warudo\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_divide:za_warudo\|clk_out~0 " "Destination node clk_divide:za_warudo\|clk_out~0" {  } { { "clk_divide.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/clk_divide.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 1272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "clk_divide.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/clk_divide.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ide_processor:anime_girls_in_glasses\|reset_bytes_transmitted  " "Automatically promoted node ide_processor:anime_girls_in_glasses\|reset_bytes_transmitted " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|write_pulse " "Destination node spi_recieve:not_sega_packet_interface\|write_pulse" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[7\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[7\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[6\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[6\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[5\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[5\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[4\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[4\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[3\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[3\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[2\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[2\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[1\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[1\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|count\[0\] " "Destination node spi_recieve:not_sega_packet_interface\|count\[0\]" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_recieve:not_sega_packet_interface\|address\[12\]~43 " "Destination node spi_recieve:not_sega_packet_interface\|address\[12\]~43" {  } { { "spi_recieve.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/spi_recieve.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 1478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551670273036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1551670273036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551670273036 ""}  } { { "ide_processor.sv" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/ide_processor.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551670273036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551670273341 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551670273342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551670273342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551670273344 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551670273347 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551670273349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551670273350 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551670273351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551670273406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551670273407 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551670273407 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 207 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1551670273478 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1 clk\[0\] GPIO_0\[29\]~output " "PLL \"cd_lrclk:sonic_e_hedgehog\|altpll:altpll_component\|cd_lrclk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0\[29\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/cd_lrclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_lrclk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cd_lrclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_lrclk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 207 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551670273479 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 206 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1551670273483 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1 clk\[0\] GPIO_0\[30\]~output " "PLL \"cd_bclk:sonic_b_hedgehog\|altpll:altpll_component\|cd_bclk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0\[30\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/cd_bclk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cd_bclk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cd_bclk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cd_bclk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 206 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551670273483 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 0 " "PLL \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 205 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 72 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1551670273487 ""}  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 205 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1551670273487 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 205 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1551670273487 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1 clk\[0\] GPIO_0\[32\]~output " "PLL \"cdda_clk:sonic_d_hedgehog\|altpll:altpll_component\|cdda_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0\[32\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/cdda_clk_altpll.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/db/cdda_clk_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cdda_clk.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/cdda_clk.v" 91 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 205 0 0 } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1551670273487 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1551670273546 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1551670273546 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551670273548 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551670273557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551670274291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551670274482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551670274507 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551670274894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551670274894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551670275265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551670276422 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551670276422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1551670276521 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1551670276521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551670276521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551670276523 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551670276665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551670276680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551670276947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551670276947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551670277390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551670277952 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551670278300 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "95 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 38 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 39 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 123 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 124 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 34 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1551670278320 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1551670278320 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "63 " "Following 63 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 115 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 116 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 117 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 120 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 33 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 35 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 36 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 37 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 114 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/altera/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "senior_project_fpga.v" "" { Text "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/" { { 0 { 0 ""} 0 122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1551670278327 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1551670278327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.fit.smsg " "Generated suppressed messages file C:/Users/Soundwave/Documents/senior_project/FPGA/senior_project_fpga/senior_project_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551670278453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 79 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1328 " "Peak virtual memory: 1328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551670278911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 19:31:18 2019 " "Processing ended: Sun Mar 03 19:31:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551670278911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551670278911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551670278911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551670278911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551670279970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551670279988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 19:31:19 2019 " "Processing started: Sun Mar 03 19:31:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551670279988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551670279988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off senior_project_fpga -c senior_project_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off senior_project_fpga -c senior_project_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551670279988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1551670280237 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1551670280845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551670280878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551670281060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 19:31:21 2019 " "Processing ended: Sun Mar 03 19:31:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551670281060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551670281060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551670281060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551670281060 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551670281689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551670282161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551670282175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 19:31:21 2019 " "Processing started: Sun Mar 03 19:31:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551670282175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta senior_project_fpga -c senior_project_fpga " "Command: quartus_sta senior_project_fpga -c senior_project_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282175 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1551670282240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282432 ""}
{ "Info" "ISTA_SDC_FOUND" "senior_project_fpga.SDC " "Reading SDC File: 'senior_project_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282699 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15873 -multiply_by 14 -duty_cycle 50.00 -name \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15873 -multiply_by 14 -duty_cycle 50.00 -name \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_e_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670282703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 141 -duty_cycle 50.00 -name \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 141 -duty_cycle 50.00 -name \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_b_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670282703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 152 -multiply_by 103 -duty_cycle 50.00 -name \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 152 -multiply_by 103 -duty_cycle 50.00 -name \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sonic_d_hedgehog\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551670282703 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282703 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[33\] " "Node: GPIO_1\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] GPIO_1\[33\] " "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] is being clocked by GPIO_1\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670282712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282712 "|senior_project_fpga|GPIO_1[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divide:za_warudo\|clk_out " "Node: clk_divide:za_warudo\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_transmit:u_art_transmitting\|data_shift\[6\] clk_divide:za_warudo\|clk_out " "Register uart_transmit:u_art_transmitting\|data_shift\[6\] is being clocked by clk_divide:za_warudo\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670282712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282712 "|senior_project_fpga|clk_divide:za_warudo|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282716 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1551670282717 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551670282732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.658 " "Worst-case setup slack is 8.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.658               0.000 CLOCK_50  " "    8.658               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.486 " "Worst-case minimum pulse width slack is 9.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.486               0.000 CLOCK_50  " "    9.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670282800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282800 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551670282856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670282889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283388 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[33\] " "Node: GPIO_1\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] GPIO_1\[33\] " "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] is being clocked by GPIO_1\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670283472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283472 "|senior_project_fpga|GPIO_1[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divide:za_warudo\|clk_out " "Node: clk_divide:za_warudo\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_transmit:u_art_transmitting\|data_shift\[6\] clk_divide:za_warudo\|clk_out " "Register uart_transmit:u_art_transmitting\|data_shift\[6\] is being clocked by clk_divide:za_warudo\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670283472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283472 "|senior_project_fpga|clk_divide:za_warudo|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.834 " "Worst-case setup slack is 8.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.834               0.000 CLOCK_50  " "    8.834               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.485 " "Worst-case minimum pulse width slack is 9.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.485               0.000 CLOCK_50  " "    9.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283534 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551670283592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[33\] " "Node: GPIO_1\[33\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] GPIO_1\[33\] " "Register spi_recieve:not_sega_packet_interface\|bytes_recieved\[1\] is being clocked by GPIO_1\[33\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670283691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283691 "|senior_project_fpga|GPIO_1[33]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divide:za_warudo\|clk_out " "Node: clk_divide:za_warudo\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_transmit:u_art_transmitting\|data_shift\[6\] clk_divide:za_warudo\|clk_out " "Register uart_transmit:u_art_transmitting\|data_shift\[6\] is being clocked by clk_divide:za_warudo\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551670283691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283691 "|senior_project_fpga|clk_divide:za_warudo|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.651 " "Worst-case setup slack is 9.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 CLOCK_50  " "    9.651               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.206 " "Worst-case minimum pulse width slack is 9.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206               0.000 CLOCK_50  " "    9.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551670283744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670283744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670284266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670284269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551670284379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 19:31:24 2019 " "Processing ended: Sun Mar 03 19:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551670284379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551670284379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551670284379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670284379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus Prime Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551670285048 ""}
