// Seed: 1521568335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = {!id_3, id_4};
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wor   id_4
    , id_8,
    input  uwire id_5,
    input  tri1  id_6
);
  final $clog2(39);
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd60
) (
    output logic id_0,
    input  tri0  _id_1,
    input  tri1  id_2,
    output wand  id_3
    , id_5
);
  logic [-1 : $realtime] id_6;
  ;
  always @(posedge id_5[id_1 : 1'b0] or posedge id_5) id_0 <= id_6[id_1-:1];
  localparam id_7 = -1;
  integer id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7
  );
endmodule
