Menus
-----

+----------------------------+-------------+------------------------------------------------+
|                            | Ctrl+ | âŒ˜+  |                                                |
+----------------------------+-------------+------------------------------------------------+
| File > New                 | N           | Create a new window                            |
+----------------------------+-------------+------------------------------------------------+
| File > Open...             | O           | Open a :ref:`project`                          |
+----------------------------+-------------+------------------------------------------------+
| File > Add as block...     |             | Add a :ref:`project` as a block                |
+----------------------------+-------------+------------------------------------------------+
| File > Collections         |             | See :ref:`collections`                         |
+----------------------------+-------------+------------------------------------------------+
| File > Plugins             |             | List of available plugins                      |
+----------------------------+-------------+------------------------------------------------+
| File > Save                | S           | Save the current :ref:`project`                |
+----------------------------+-------------+------------------------------------------------+
| File > Save as...          | Shift+S     | Save the current :ref:`project` in a new file  |
+----------------------------+-------------+------------------------------------------------+
| File > Export...           |             | Export multiple output files                   |
+----------------------------+-------------+------------------------------------------------+
| File > Verify              | R           | Check the generated verilog code               |
+----------------------------+-------------+------------------------------------------------+
| File > Build               | B           | Synthesize the bitstream from the design       |
+----------------------------+-------------+------------------------------------------------+
| File > Upload              | U           | Upload the bitstream to the FPGA               |
+----------------------------+-------------+------------------------------------------------+
| File > View output         |             | Show  output of the latest executed command    |
+----------------------------+-------------+------------------------------------------------+
| File > Documentation       |             | View built-in documentation                    |
+----------------------------+-------------+------------------------------------------------+
| File > About               |             | Information about the application              |
+----------------------------+-------------+------------------------------------------------+
| File > Quit                | Q           | Exit the application                           |
+----------------------------+-------------+------------------------------------------------+
| Edit > Undo                | Z           | Undo the last change                           |
+----------------------------+-------------+------------------------------------------------+
| Edit > Redo                | Y | Shift+Z | Revert the last undo                           |
+----------------------------+-------------+------------------------------------------------+
| Edit > Cut                 | X           | Cut selected blocks                            |
+----------------------------+-------------+------------------------------------------------+
| Edit > Copy                | C           | Copy selected blocks                           |
+----------------------------+-------------+------------------------------------------------+
| Edit > Paste               | V           | Paste copied blocks                            |
+----------------------------+-------------+------------------------------------------------+
| Edit > Clone               | Shift+V     |                                                |
+----------------------------+-------------+------------------------------------------------+
| Edit > Select all          | A           | Select all the blocks                          |
+----------------------------+-------------+------------------------------------------------+
| Edit > Fit content         | 1           | Fit the content into the screen                |
+----------------------------+-------------+------------------------------------------------+
| Edit > Preferences         |             | See :ref:`preferences`                         |
+----------------------------+-------------+------------------------------------------------+
| Edit > Project information |             | View/edit :ref:`project` metadata              |
+----------------------------+-------------+------------------------------------------------+

.. note:: Export files/formats are: Verilog, PCF, Testbench, GTKWave, BLIF, ASC and Bitstream.

.. note:: *Upload* will trigger *Synthesize*, if required.

.. hint:: Commands *Verify*, *Build*, *Upload* and *View output* can also be triggered with the buttons on the bottom right corner. A fifth button shows dropup list with device resource usage figures provided by synthesis and P&R tools.
