#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c6075c0 .scope module, "pc_tb" "pc_tb" 2 2;
 .timescale -9 -12;
v0x12c620f00_0 .var "clk", 0 0;
v0x12c620fa0_0 .net "pc_out", 31 0, v0x12c620d50_0;  1 drivers
v0x12c621070_0 .net "pc_plus_4_value", 31 0, L_0x12c621220;  1 drivers
v0x12c621140_0 .var "reset", 0 0;
S_0x12c60c000 .scope module, "dut" "pc_plus_4" 2 16, 3 1 0, S_0x12c6075c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "current_pc";
    .port_info 1 /OUTPUT 32 "pc_plus_4_value";
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c607730_0 .net/2u *"_ivl_0", 31 0, L_0x130078010;  1 drivers
v0x12c6207d0_0 .net "current_pc", 31 0, v0x12c620d50_0;  alias, 1 drivers
v0x12c620870_0 .net "pc_plus_4_value", 31 0, L_0x12c621220;  alias, 1 drivers
L_0x12c621220 .arith/sum 32, v0x12c620d50_0, L_0x130078010;
S_0x12c620950 .scope module, "u_pc" "pc" 2 9, 4 1 0, S_0x12c6075c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x12c620be0_0 .net "clk", 0 0, v0x12c620f00_0;  1 drivers
v0x12c620c90_0 .net "next_pc_in", 31 0, L_0x12c621220;  alias, 1 drivers
v0x12c620d50_0 .var "pc_out", 31 0;
v0x12c620e20_0 .net "reset", 0 0, v0x12c621140_0;  1 drivers
E_0x12c620b90 .event posedge, v0x12c620e20_0, v0x12c620be0_0;
    .scope S_0x12c620950;
T_0 ;
    %wait E_0x12c620b90;
    %load/vec4 v0x12c620e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c620d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12c620c90_0;
    %assign/vec4 v0x12c620d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12c6075c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c620f00_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x12c620f00_0;
    %inv;
    %store/vec4 v0x12c620f00_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x12c6075c0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "pc_test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12c6075c0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c621140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c621140_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c621140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c621140_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "Simulation Finished." {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x12c6075c0;
T_3 ;
    %vpi_call 2 52 "$monitor", "Time=%0t, clk=%b, reset=%b pc_out=0x%h, pc_plus_4_value=0x%h", $time, v0x12c620f00_0, v0x12c621140_0, v0x12c620fa0_0, v0x12c621070_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench/pc_tb.sv";
    "modules/pc_plus_4.sv";
    "modules/pc.sv";
