# SAP-I-Verilog-Implementation
In these files, I combined Designs and its testbench in the same file, but if you want to use it you have to separate them.
