
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017c0 <.init>:
  4017c0:	stp	x29, x30, [sp, #-16]!
  4017c4:	mov	x29, sp
  4017c8:	bl	401c90 <ferror@plt+0x60>
  4017cc:	ldp	x29, x30, [sp], #16
  4017d0:	ret

Disassembly of section .plt:

00000000004017e0 <memcpy@plt-0x20>:
  4017e0:	stp	x16, x30, [sp, #-16]!
  4017e4:	adrp	x16, 414000 <ferror@plt+0x123d0>
  4017e8:	ldr	x17, [x16, #4088]
  4017ec:	add	x16, x16, #0xff8
  4017f0:	br	x17
  4017f4:	nop
  4017f8:	nop
  4017fc:	nop

0000000000401800 <memcpy@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401804:	ldr	x17, [x16]
  401808:	add	x16, x16, #0x0
  40180c:	br	x17

0000000000401810 <scols_column_set_json_type@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401814:	ldr	x17, [x16, #8]
  401818:	add	x16, x16, #0x8
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401824:	ldr	x17, [x16, #16]
  401828:	add	x16, x16, #0x10
  40182c:	br	x17

0000000000401830 <strtoul@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401834:	ldr	x17, [x16, #24]
  401838:	add	x16, x16, #0x18
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401844:	ldr	x17, [x16, #32]
  401848:	add	x16, x16, #0x20
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401854:	ldr	x17, [x16, #40]
  401858:	add	x16, x16, #0x28
  40185c:	br	x17

0000000000401860 <scols_line_set_data@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401864:	ldr	x17, [x16, #48]
  401868:	add	x16, x16, #0x30
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401874:	ldr	x17, [x16, #56]
  401878:	add	x16, x16, #0x38
  40187c:	br	x17

0000000000401880 <dup@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401884:	ldr	x17, [x16, #64]
  401888:	add	x16, x16, #0x40
  40188c:	br	x17

0000000000401890 <scols_line_refer_data@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401894:	ldr	x17, [x16, #72]
  401898:	add	x16, x16, #0x48
  40189c:	br	x17

00000000004018a0 <strtoimax@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018a4:	ldr	x17, [x16, #80]
  4018a8:	add	x16, x16, #0x50
  4018ac:	br	x17

00000000004018b0 <scols_table_set_name@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018b4:	ldr	x17, [x16, #88]
  4018b8:	add	x16, x16, #0x58
  4018bc:	br	x17

00000000004018c0 <strtod@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018c4:	ldr	x17, [x16, #96]
  4018c8:	add	x16, x16, #0x60
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_noheadings@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018d4:	ldr	x17, [x16, #104]
  4018d8:	add	x16, x16, #0x68
  4018dc:	br	x17

00000000004018e0 <scols_table_new_column@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018e4:	ldr	x17, [x16, #112]
  4018e8:	add	x16, x16, #0x70
  4018ec:	br	x17

00000000004018f0 <__cxa_atexit@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4018f4:	ldr	x17, [x16, #120]
  4018f8:	add	x16, x16, #0x78
  4018fc:	br	x17

0000000000401900 <fputc@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401904:	ldr	x17, [x16, #128]
  401908:	add	x16, x16, #0x80
  40190c:	br	x17

0000000000401910 <scols_table_enable_raw@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401914:	ldr	x17, [x16, #136]
  401918:	add	x16, x16, #0x88
  40191c:	br	x17

0000000000401920 <snprintf@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401924:	ldr	x17, [x16, #144]
  401928:	add	x16, x16, #0x90
  40192c:	br	x17

0000000000401930 <localeconv@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401934:	ldr	x17, [x16, #152]
  401938:	add	x16, x16, #0x98
  40193c:	br	x17

0000000000401940 <fileno@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401944:	ldr	x17, [x16, #160]
  401948:	add	x16, x16, #0xa0
  40194c:	br	x17

0000000000401950 <malloc@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401954:	ldr	x17, [x16, #168]
  401958:	add	x16, x16, #0xa8
  40195c:	br	x17

0000000000401960 <open@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401964:	ldr	x17, [x16, #176]
  401968:	add	x16, x16, #0xb0
  40196c:	br	x17

0000000000401970 <strncmp@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401974:	ldr	x17, [x16, #184]
  401978:	add	x16, x16, #0xb8
  40197c:	br	x17

0000000000401980 <bindtextdomain@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401984:	ldr	x17, [x16, #192]
  401988:	add	x16, x16, #0xc0
  40198c:	br	x17

0000000000401990 <__libc_start_main@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401994:	ldr	x17, [x16, #200]
  401998:	add	x16, x16, #0xc8
  40199c:	br	x17

00000000004019a0 <fgetc@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019a4:	ldr	x17, [x16, #208]
  4019a8:	add	x16, x16, #0xd0
  4019ac:	br	x17

00000000004019b0 <scols_new_table@plt>:
  4019b0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019b4:	ldr	x17, [x16, #216]
  4019b8:	add	x16, x16, #0xd8
  4019bc:	br	x17

00000000004019c0 <mincore@plt>:
  4019c0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019c4:	ldr	x17, [x16, #224]
  4019c8:	add	x16, x16, #0xe0
  4019cc:	br	x17

00000000004019d0 <getpagesize@plt>:
  4019d0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019d4:	ldr	x17, [x16, #232]
  4019d8:	add	x16, x16, #0xe8
  4019dc:	br	x17

00000000004019e0 <strdup@plt>:
  4019e0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019e4:	ldr	x17, [x16, #240]
  4019e8:	add	x16, x16, #0xf0
  4019ec:	br	x17

00000000004019f0 <scols_table_new_line@plt>:
  4019f0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  4019f4:	ldr	x17, [x16, #248]
  4019f8:	add	x16, x16, #0xf8
  4019fc:	br	x17

0000000000401a00 <scols_unref_table@plt>:
  401a00:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a04:	ldr	x17, [x16, #256]
  401a08:	add	x16, x16, #0x100
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a14:	ldr	x17, [x16, #264]
  401a18:	add	x16, x16, #0x108
  401a1c:	br	x17

0000000000401a20 <__gmon_start__@plt>:
  401a20:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a24:	ldr	x17, [x16, #272]
  401a28:	add	x16, x16, #0x110
  401a2c:	br	x17

0000000000401a30 <strtoumax@plt>:
  401a30:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a34:	ldr	x17, [x16, #280]
  401a38:	add	x16, x16, #0x118
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a44:	ldr	x17, [x16, #288]
  401a48:	add	x16, x16, #0x120
  401a4c:	br	x17

0000000000401a50 <textdomain@plt>:
  401a50:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a54:	ldr	x17, [x16, #296]
  401a58:	add	x16, x16, #0x128
  401a5c:	br	x17

0000000000401a60 <getopt_long@plt>:
  401a60:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a64:	ldr	x17, [x16, #304]
  401a68:	add	x16, x16, #0x130
  401a6c:	br	x17

0000000000401a70 <strcmp@plt>:
  401a70:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a74:	ldr	x17, [x16, #312]
  401a78:	add	x16, x16, #0x138
  401a7c:	br	x17

0000000000401a80 <warn@plt>:
  401a80:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a84:	ldr	x17, [x16, #320]
  401a88:	add	x16, x16, #0x140
  401a8c:	br	x17

0000000000401a90 <__ctype_b_loc@plt>:
  401a90:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401a94:	ldr	x17, [x16, #328]
  401a98:	add	x16, x16, #0x148
  401a9c:	br	x17

0000000000401aa0 <mmap@plt>:
  401aa0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401aa4:	ldr	x17, [x16, #336]
  401aa8:	add	x16, x16, #0x150
  401aac:	br	x17

0000000000401ab0 <strtol@plt>:
  401ab0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401ab4:	ldr	x17, [x16, #344]
  401ab8:	add	x16, x16, #0x158
  401abc:	br	x17

0000000000401ac0 <free@plt>:
  401ac0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401ac4:	ldr	x17, [x16, #352]
  401ac8:	add	x16, x16, #0x160
  401acc:	br	x17

0000000000401ad0 <scols_table_enable_json@plt>:
  401ad0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401ad4:	ldr	x17, [x16, #360]
  401ad8:	add	x16, x16, #0x168
  401adc:	br	x17

0000000000401ae0 <strncasecmp@plt>:
  401ae0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401ae4:	ldr	x17, [x16, #368]
  401ae8:	add	x16, x16, #0x170
  401aec:	br	x17

0000000000401af0 <vasprintf@plt>:
  401af0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401af4:	ldr	x17, [x16, #376]
  401af8:	add	x16, x16, #0x178
  401afc:	br	x17

0000000000401b00 <strndup@plt>:
  401b00:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b04:	ldr	x17, [x16, #384]
  401b08:	add	x16, x16, #0x180
  401b0c:	br	x17

0000000000401b10 <strspn@plt>:
  401b10:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b14:	ldr	x17, [x16, #392]
  401b18:	add	x16, x16, #0x188
  401b1c:	br	x17

0000000000401b20 <strchr@plt>:
  401b20:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b24:	ldr	x17, [x16, #400]
  401b28:	add	x16, x16, #0x190
  401b2c:	br	x17

0000000000401b30 <munmap@plt>:
  401b30:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b34:	ldr	x17, [x16, #408]
  401b38:	add	x16, x16, #0x198
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b44:	ldr	x17, [x16, #416]
  401b48:	add	x16, x16, #0x1a0
  401b4c:	br	x17

0000000000401b50 <scols_print_table@plt>:
  401b50:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b54:	ldr	x17, [x16, #424]
  401b58:	add	x16, x16, #0x1a8
  401b5c:	br	x17

0000000000401b60 <warnx@plt>:
  401b60:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b64:	ldr	x17, [x16, #432]
  401b68:	add	x16, x16, #0x1b0
  401b6c:	br	x17

0000000000401b70 <memchr@plt>:
  401b70:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b74:	ldr	x17, [x16, #440]
  401b78:	add	x16, x16, #0x1b8
  401b7c:	br	x17

0000000000401b80 <__fxstat@plt>:
  401b80:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b84:	ldr	x17, [x16, #448]
  401b88:	add	x16, x16, #0x1c0
  401b8c:	br	x17

0000000000401b90 <dcgettext@plt>:
  401b90:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401b94:	ldr	x17, [x16, #456]
  401b98:	add	x16, x16, #0x1c8
  401b9c:	br	x17

0000000000401ba0 <errx@plt>:
  401ba0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401ba4:	ldr	x17, [x16, #464]
  401ba8:	add	x16, x16, #0x1d0
  401bac:	br	x17

0000000000401bb0 <strcspn@plt>:
  401bb0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401bb4:	ldr	x17, [x16, #472]
  401bb8:	add	x16, x16, #0x1d8
  401bbc:	br	x17

0000000000401bc0 <printf@plt>:
  401bc0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401bc4:	ldr	x17, [x16, #480]
  401bc8:	add	x16, x16, #0x1e0
  401bcc:	br	x17

0000000000401bd0 <__assert_fail@plt>:
  401bd0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401bd4:	ldr	x17, [x16, #488]
  401bd8:	add	x16, x16, #0x1e8
  401bdc:	br	x17

0000000000401be0 <__errno_location@plt>:
  401be0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401be4:	ldr	x17, [x16, #496]
  401be8:	add	x16, x16, #0x1f0
  401bec:	br	x17

0000000000401bf0 <fprintf@plt>:
  401bf0:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401bf4:	ldr	x17, [x16, #504]
  401bf8:	add	x16, x16, #0x1f8
  401bfc:	br	x17

0000000000401c00 <scols_init_debug@plt>:
  401c00:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401c04:	ldr	x17, [x16, #512]
  401c08:	add	x16, x16, #0x200
  401c0c:	br	x17

0000000000401c10 <err@plt>:
  401c10:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401c14:	ldr	x17, [x16, #520]
  401c18:	add	x16, x16, #0x208
  401c1c:	br	x17

0000000000401c20 <setlocale@plt>:
  401c20:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401c24:	ldr	x17, [x16, #528]
  401c28:	add	x16, x16, #0x210
  401c2c:	br	x17

0000000000401c30 <ferror@plt>:
  401c30:	adrp	x16, 415000 <ferror@plt+0x133d0>
  401c34:	ldr	x17, [x16, #536]
  401c38:	add	x16, x16, #0x218
  401c3c:	br	x17

Disassembly of section .text:

0000000000401c40 <.text>:
  401c40:	mov	x29, #0x0                   	// #0
  401c44:	mov	x30, #0x0                   	// #0
  401c48:	mov	x5, x0
  401c4c:	ldr	x1, [sp]
  401c50:	add	x2, sp, #0x8
  401c54:	mov	x6, sp
  401c58:	movz	x0, #0x0, lsl #48
  401c5c:	movk	x0, #0x0, lsl #32
  401c60:	movk	x0, #0x40, lsl #16
  401c64:	movk	x0, #0x1d90
  401c68:	movz	x3, #0x0, lsl #48
  401c6c:	movk	x3, #0x0, lsl #32
  401c70:	movk	x3, #0x40, lsl #16
  401c74:	movk	x3, #0x4470
  401c78:	movz	x4, #0x0, lsl #48
  401c7c:	movk	x4, #0x0, lsl #32
  401c80:	movk	x4, #0x40, lsl #16
  401c84:	movk	x4, #0x44f0
  401c88:	bl	401990 <__libc_start_main@plt>
  401c8c:	bl	401a40 <abort@plt>
  401c90:	adrp	x0, 414000 <ferror@plt+0x123d0>
  401c94:	ldr	x0, [x0, #4064]
  401c98:	cbz	x0, 401ca0 <ferror@plt+0x70>
  401c9c:	b	401a20 <__gmon_start__@plt>
  401ca0:	ret
  401ca4:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401ca8:	add	x0, x0, #0x2d8
  401cac:	adrp	x1, 415000 <ferror@plt+0x133d0>
  401cb0:	add	x1, x1, #0x2d8
  401cb4:	cmp	x0, x1
  401cb8:	b.eq	401cec <ferror@plt+0xbc>  // b.none
  401cbc:	stp	x29, x30, [sp, #-32]!
  401cc0:	mov	x29, sp
  401cc4:	adrp	x0, 404000 <ferror@plt+0x23d0>
  401cc8:	ldr	x0, [x0, #1328]
  401ccc:	str	x0, [sp, #24]
  401cd0:	mov	x1, x0
  401cd4:	cbz	x1, 401ce4 <ferror@plt+0xb4>
  401cd8:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401cdc:	add	x0, x0, #0x2d8
  401ce0:	blr	x1
  401ce4:	ldp	x29, x30, [sp], #32
  401ce8:	ret
  401cec:	ret
  401cf0:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401cf4:	add	x0, x0, #0x2d8
  401cf8:	adrp	x1, 415000 <ferror@plt+0x133d0>
  401cfc:	add	x1, x1, #0x2d8
  401d00:	sub	x0, x0, x1
  401d04:	lsr	x1, x0, #63
  401d08:	add	x0, x1, x0, asr #3
  401d0c:	cmp	xzr, x0, asr #1
  401d10:	b.eq	401d48 <ferror@plt+0x118>  // b.none
  401d14:	stp	x29, x30, [sp, #-32]!
  401d18:	mov	x29, sp
  401d1c:	asr	x1, x0, #1
  401d20:	adrp	x0, 404000 <ferror@plt+0x23d0>
  401d24:	ldr	x0, [x0, #1336]
  401d28:	str	x0, [sp, #24]
  401d2c:	mov	x2, x0
  401d30:	cbz	x2, 401d40 <ferror@plt+0x110>
  401d34:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401d38:	add	x0, x0, #0x2d8
  401d3c:	blr	x2
  401d40:	ldp	x29, x30, [sp], #32
  401d44:	ret
  401d48:	ret
  401d4c:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401d50:	ldrb	w0, [x0, #768]
  401d54:	cbnz	w0, 401d78 <ferror@plt+0x148>
  401d58:	stp	x29, x30, [sp, #-16]!
  401d5c:	mov	x29, sp
  401d60:	bl	401ca4 <ferror@plt+0x74>
  401d64:	adrp	x0, 415000 <ferror@plt+0x133d0>
  401d68:	mov	w1, #0x1                   	// #1
  401d6c:	strb	w1, [x0, #768]
  401d70:	ldp	x29, x30, [sp], #16
  401d74:	ret
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-16]!
  401d80:	mov	x29, sp
  401d84:	bl	401cf0 <ferror@plt+0xc0>
  401d88:	ldp	x29, x30, [sp], #16
  401d8c:	ret
  401d90:	sub	sp, sp, #0xf0
  401d94:	stp	x29, x30, [sp, #160]
  401d98:	str	x25, [sp, #176]
  401d9c:	stp	x24, x23, [sp, #192]
  401da0:	stp	x22, x21, [sp, #208]
  401da4:	stp	x20, x19, [sp, #224]
  401da8:	add	x29, sp, #0xa0
  401dac:	mov	x19, x1
  401db0:	mov	w20, w0
  401db4:	bl	4019d0 <getpagesize@plt>
  401db8:	ldurb	w8, [x29, #-8]
  401dbc:	adrp	x1, 404000 <ferror@plt+0x23d0>
  401dc0:	sxtw	x9, w0
  401dc4:	add	x1, x1, #0x77c
  401dc8:	and	w8, w8, #0xf0
  401dcc:	mov	w0, #0x6                   	// #6
  401dd0:	stp	x9, xzr, [x29, #-24]
  401dd4:	sturb	w8, [x29, #-8]
  401dd8:	bl	401c20 <setlocale@plt>
  401ddc:	adrp	x21, 404000 <ferror@plt+0x23d0>
  401de0:	add	x21, x21, #0x68b
  401de4:	adrp	x1, 404000 <ferror@plt+0x23d0>
  401de8:	add	x1, x1, #0x696
  401dec:	mov	x0, x21
  401df0:	bl	401980 <bindtextdomain@plt>
  401df4:	mov	x0, x21
  401df8:	bl	401a50 <textdomain@plt>
  401dfc:	bl	40213c <ferror@plt+0x50c>
  401e00:	adrp	x22, 404000 <ferror@plt+0x23d0>
  401e04:	adrp	x23, 404000 <ferror@plt+0x23d0>
  401e08:	adrp	x24, 404000 <ferror@plt+0x23d0>
  401e0c:	mov	x21, xzr
  401e10:	add	x22, x22, #0x6a8
  401e14:	add	x23, x23, #0x570
  401e18:	add	x24, x24, #0x540
  401e1c:	adrp	x25, 415000 <ferror@plt+0x133d0>
  401e20:	b	401e34 <ferror@plt+0x204>
  401e24:	mov	w8, #0x8                   	// #8
  401e28:	ldurb	w9, [x29, #-8]
  401e2c:	orr	w8, w9, w8
  401e30:	sturb	w8, [x29, #-8]
  401e34:	mov	w0, w20
  401e38:	mov	x1, x19
  401e3c:	mov	x2, x22
  401e40:	mov	x3, x23
  401e44:	mov	x4, xzr
  401e48:	bl	401a60 <getopt_long@plt>
  401e4c:	sub	w8, w0, #0x4a
  401e50:	cmp	w8, #0x28
  401e54:	b.hi	401e84 <ferror@plt+0x254>  // b.pmore
  401e58:	adr	x9, 401e24 <ferror@plt+0x1f4>
  401e5c:	ldrb	w10, [x24, x8]
  401e60:	add	x9, x9, x10, lsl #2
  401e64:	mov	w8, #0x1                   	// #1
  401e68:	br	x9
  401e6c:	mov	w8, #0x2                   	// #2
  401e70:	b	401e28 <ferror@plt+0x1f8>
  401e74:	mov	w8, #0x4                   	// #4
  401e78:	b	401e28 <ferror@plt+0x1f8>
  401e7c:	ldr	x21, [x25, #736]
  401e80:	b	401e34 <ferror@plt+0x204>
  401e84:	cmn	w0, #0x1
  401e88:	b.ne	4020f8 <ferror@plt+0x4c8>  // b.any
  401e8c:	adrp	x23, 415000 <ferror@plt+0x133d0>
  401e90:	ldr	w8, [x23, #744]
  401e94:	cmp	w8, w20
  401e98:	b.eq	4020e0 <ferror@plt+0x4b0>  // b.none
  401e9c:	adrp	x24, 415000 <ferror@plt+0x133d0>
  401ea0:	ldr	x8, [x24, #776]
  401ea4:	cbz	x8, 401eb0 <ferror@plt+0x280>
  401ea8:	cbnz	x21, 401ed4 <ferror@plt+0x2a4>
  401eac:	b	401efc <ferror@plt+0x2cc>
  401eb0:	adrp	x8, 415000 <ferror@plt+0x133d0>
  401eb4:	mov	x10, #0x1                   	// #1
  401eb8:	add	x8, x8, #0x230
  401ebc:	mov	w9, #0x3                   	// #3
  401ec0:	movk	x10, #0x2, lsl #32
  401ec4:	mov	w11, #0x4                   	// #4
  401ec8:	stp	x9, x10, [x8]
  401ecc:	str	x11, [x24, #776]
  401ed0:	cbz	x21, 401efc <ferror@plt+0x2cc>
  401ed4:	adrp	x1, 415000 <ferror@plt+0x133d0>
  401ed8:	adrp	x3, 415000 <ferror@plt+0x133d0>
  401edc:	adrp	x4, 402000 <ferror@plt+0x3d0>
  401ee0:	add	x1, x1, #0x230
  401ee4:	add	x3, x3, #0x308
  401ee8:	add	x4, x4, #0x350
  401eec:	mov	w2, #0x8                   	// #8
  401ef0:	mov	x0, x21
  401ef4:	bl	403b64 <ferror@plt+0x1f34>
  401ef8:	tbnz	w0, #31, 40206c <ferror@plt+0x43c>
  401efc:	mov	w0, wzr
  401f00:	bl	401c00 <scols_init_debug@plt>
  401f04:	bl	4019b0 <scols_new_table@plt>
  401f08:	stur	x0, [x29, #-16]
  401f0c:	cbz	x0, 402130 <ferror@plt+0x500>
  401f10:	ldurb	w8, [x29, #-8]
  401f14:	ubfx	w1, w8, #1, #1
  401f18:	bl	4018d0 <scols_table_enable_noheadings@plt>
  401f1c:	ldurb	w8, [x29, #-8]
  401f20:	ldur	x0, [x29, #-16]
  401f24:	ubfx	w1, w8, #2, #1
  401f28:	bl	401910 <scols_table_enable_raw@plt>
  401f2c:	ldurb	w8, [x29, #-8]
  401f30:	ldur	x0, [x29, #-16]
  401f34:	ubfx	w1, w8, #3, #1
  401f38:	bl	401ad0 <scols_table_enable_json@plt>
  401f3c:	ldurb	w8, [x29, #-8]
  401f40:	tbz	w8, #3, 401f54 <ferror@plt+0x324>
  401f44:	ldur	x0, [x29, #-16]
  401f48:	adrp	x1, 404000 <ferror@plt+0x23d0>
  401f4c:	add	x1, x1, #0x728
  401f50:	bl	4018b0 <scols_table_set_name@plt>
  401f54:	ldr	x8, [x24, #776]
  401f58:	cbz	x8, 401fe8 <ferror@plt+0x3b8>
  401f5c:	mov	x21, xzr
  401f60:	b	401f80 <ferror@plt+0x350>
  401f64:	mov	w1, #0x1                   	// #1
  401f68:	mov	x0, x22
  401f6c:	bl	401810 <scols_column_set_json_type@plt>
  401f70:	ldr	x8, [x24, #776]
  401f74:	add	x21, x21, #0x1
  401f78:	cmp	x21, x8
  401f7c:	b.cs	401fe8 <ferror@plt+0x3b8>  // b.hs, b.nlast
  401f80:	mov	w0, w21
  401f84:	bl	4023fc <ferror@plt+0x7cc>
  401f88:	ldur	x8, [x29, #-16]
  401f8c:	ldr	x1, [x0]
  401f90:	ldr	d0, [x0, #8]
  401f94:	ldr	w2, [x0, #16]
  401f98:	mov	x0, x8
  401f9c:	bl	4018e0 <scols_table_new_column@plt>
  401fa0:	cbz	x0, 402090 <ferror@plt+0x460>
  401fa4:	ldurb	w8, [x29, #-8]
  401fa8:	tbz	w8, #3, 401f70 <ferror@plt+0x340>
  401fac:	mov	x22, x0
  401fb0:	mov	w0, w21
  401fb4:	bl	402420 <ferror@plt+0x7f0>
  401fb8:	cmp	w0, #0x1
  401fbc:	b.eq	401fdc <ferror@plt+0x3ac>  // b.none
  401fc0:	cmp	w0, #0x3
  401fc4:	b.eq	401fdc <ferror@plt+0x3ac>  // b.none
  401fc8:	cmp	w0, #0x2
  401fcc:	b.ne	401f64 <ferror@plt+0x334>  // b.any
  401fd0:	mov	x0, x22
  401fd4:	mov	w1, wzr
  401fd8:	b	401f6c <ferror@plt+0x33c>
  401fdc:	ldurb	w8, [x29, #-8]
  401fe0:	tbnz	w8, #0, 401f64 <ferror@plt+0x334>
  401fe4:	b	401f70 <ferror@plt+0x340>
  401fe8:	ldr	w8, [x23, #744]
  401fec:	cmp	w8, w20
  401ff0:	b.ge	402054 <ferror@plt+0x424>  // b.tcont
  401ff4:	mov	w21, wzr
  401ff8:	b	402014 <ferror@plt+0x3e4>
  401ffc:	mov	w21, #0x1                   	// #1
  402000:	ldr	w8, [x23, #744]
  402004:	add	w8, w8, #0x1
  402008:	cmp	w8, w20
  40200c:	str	w8, [x23, #744]
  402010:	b.ge	402058 <ferror@plt+0x428>  // b.tcont
  402014:	ldr	x22, [x19, w8, sxtw #3]
  402018:	sub	x0, x29, #0x18
  40201c:	add	x2, sp, #0x8
  402020:	add	x3, x29, #0x18
  402024:	mov	x1, x22
  402028:	str	xzr, [x29, #24]
  40202c:	bl	4024bc <ferror@plt+0x88c>
  402030:	cmp	w0, #0x1
  402034:	b.eq	402000 <ferror@plt+0x3d0>  // b.none
  402038:	cbnz	w0, 401ffc <ferror@plt+0x3cc>
  40203c:	ldr	x2, [sp, #56]
  402040:	ldr	x3, [x29, #24]
  402044:	sub	x0, x29, #0x18
  402048:	mov	x1, x22
  40204c:	bl	4025b4 <ferror@plt+0x984>
  402050:	b	402000 <ferror@plt+0x3d0>
  402054:	mov	w21, wzr
  402058:	ldur	x0, [x29, #-16]
  40205c:	bl	401b50 <scols_print_table@plt>
  402060:	ldur	x0, [x29, #-16]
  402064:	bl	401a00 <scols_unref_table@plt>
  402068:	b	402070 <ferror@plt+0x440>
  40206c:	mov	w21, #0x1                   	// #1
  402070:	mov	w0, w21
  402074:	ldp	x20, x19, [sp, #224]
  402078:	ldp	x22, x21, [sp, #208]
  40207c:	ldp	x24, x23, [sp, #192]
  402080:	ldr	x25, [sp, #176]
  402084:	ldp	x29, x30, [sp, #160]
  402088:	add	sp, sp, #0xf0
  40208c:	ret
  402090:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402094:	add	x1, x1, #0x730
  402098:	mov	w2, #0x5                   	// #5
  40209c:	bl	401b90 <dcgettext@plt>
  4020a0:	mov	x1, x0
  4020a4:	mov	w0, #0x1                   	// #1
  4020a8:	bl	401c10 <err@plt>
  4020ac:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4020b0:	add	x1, x1, #0x6b1
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	401b90 <dcgettext@plt>
  4020c0:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4020c4:	ldr	x1, [x8, #760]
  4020c8:	adrp	x2, 404000 <ferror@plt+0x23d0>
  4020cc:	add	x2, x2, #0x6bd
  4020d0:	bl	401bc0 <printf@plt>
  4020d4:	mov	w0, wzr
  4020d8:	bl	401870 <exit@plt>
  4020dc:	bl	402158 <ferror@plt+0x528>
  4020e0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4020e4:	add	x1, x1, #0x6f6
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	mov	x0, xzr
  4020f0:	bl	401b90 <dcgettext@plt>
  4020f4:	bl	401b60 <warnx@plt>
  4020f8:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4020fc:	ldr	x19, [x8, #728]
  402100:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402104:	add	x1, x1, #0x6cf
  402108:	mov	w2, #0x5                   	// #5
  40210c:	mov	x0, xzr
  402110:	bl	401b90 <dcgettext@plt>
  402114:	adrp	x8, 415000 <ferror@plt+0x133d0>
  402118:	ldr	x2, [x8, #760]
  40211c:	mov	x1, x0
  402120:	mov	x0, x19
  402124:	bl	401bf0 <fprintf@plt>
  402128:	mov	w0, #0x1                   	// #1
  40212c:	bl	401870 <exit@plt>
  402130:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402134:	add	x1, x1, #0x708
  402138:	b	402098 <ferror@plt+0x468>
  40213c:	stp	x29, x30, [sp, #-16]!
  402140:	adrp	x0, 402000 <ferror@plt+0x3d0>
  402144:	add	x0, x0, #0x778
  402148:	mov	x29, sp
  40214c:	bl	4044f8 <ferror@plt+0x28c8>
  402150:	ldp	x29, x30, [sp], #16
  402154:	ret
  402158:	stp	x29, x30, [sp, #-64]!
  40215c:	adrp	x8, 415000 <ferror@plt+0x133d0>
  402160:	stp	x20, x19, [sp, #48]
  402164:	ldr	x19, [x8, #752]
  402168:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40216c:	add	x1, x1, #0x75d
  402170:	mov	w2, #0x5                   	// #5
  402174:	mov	x0, xzr
  402178:	str	x23, [sp, #16]
  40217c:	stp	x22, x21, [sp, #32]
  402180:	mov	x29, sp
  402184:	bl	401b90 <dcgettext@plt>
  402188:	mov	x1, x19
  40218c:	bl	401850 <fputs@plt>
  402190:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402194:	add	x1, x1, #0x766
  402198:	mov	w2, #0x5                   	// #5
  40219c:	mov	x0, xzr
  4021a0:	bl	401b90 <dcgettext@plt>
  4021a4:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4021a8:	ldr	x2, [x8, #760]
  4021ac:	mov	x1, x0
  4021b0:	mov	x0, x19
  4021b4:	bl	401bf0 <fprintf@plt>
  4021b8:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4021bc:	add	x1, x1, #0x77d
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	401b90 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	401850 <fputs@plt>
  4021d4:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4021d8:	add	x1, x1, #0x788
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	mov	x0, xzr
  4021e4:	bl	401b90 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	401850 <fputs@plt>
  4021f0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4021f4:	add	x1, x1, #0x7b7
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	bl	401b90 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	401850 <fputs@plt>
  40220c:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402210:	add	x1, x1, #0x809
  402214:	mov	w2, #0x5                   	// #5
  402218:	mov	x0, xzr
  40221c:	bl	401b90 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	401850 <fputs@plt>
  402228:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40222c:	add	x1, x1, #0x836
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, xzr
  402238:	bl	401b90 <dcgettext@plt>
  40223c:	mov	x1, x19
  402240:	bl	401850 <fputs@plt>
  402244:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402248:	add	x1, x1, #0x85d
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	bl	401b90 <dcgettext@plt>
  402258:	mov	x1, x19
  40225c:	bl	401850 <fputs@plt>
  402260:	mov	w0, #0xa                   	// #10
  402264:	mov	x1, x19
  402268:	bl	401900 <fputc@plt>
  40226c:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402270:	add	x1, x1, #0x8a8
  402274:	mov	w2, #0x5                   	// #5
  402278:	mov	x0, xzr
  40227c:	bl	401b90 <dcgettext@plt>
  402280:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402284:	mov	x20, x0
  402288:	add	x1, x1, #0x8c9
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	bl	401b90 <dcgettext@plt>
  402298:	mov	x4, x0
  40229c:	adrp	x0, 404000 <ferror@plt+0x23d0>
  4022a0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4022a4:	adrp	x3, 404000 <ferror@plt+0x23d0>
  4022a8:	add	x0, x0, #0x88b
  4022ac:	add	x1, x1, #0x89c
  4022b0:	add	x3, x3, #0x8ba
  4022b4:	mov	x2, x20
  4022b8:	bl	401bc0 <printf@plt>
  4022bc:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4022c0:	add	x1, x1, #0x8d9
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	mov	x0, xzr
  4022cc:	bl	401b90 <dcgettext@plt>
  4022d0:	mov	x1, x0
  4022d4:	mov	x0, x19
  4022d8:	bl	401bf0 <fprintf@plt>
  4022dc:	adrp	x23, 415000 <ferror@plt+0x133d0>
  4022e0:	adrp	x20, 404000 <ferror@plt+0x23d0>
  4022e4:	mov	x22, xzr
  4022e8:	add	x23, x23, #0x250
  4022ec:	add	x20, x20, #0x8f5
  4022f0:	add	x8, x23, x22
  4022f4:	ldr	x1, [x8, #24]
  4022f8:	ldr	x21, [x8]
  4022fc:	mov	w2, #0x5                   	// #5
  402300:	mov	x0, xzr
  402304:	bl	401b90 <dcgettext@plt>
  402308:	mov	x3, x0
  40230c:	mov	x0, x19
  402310:	mov	x1, x20
  402314:	mov	x2, x21
  402318:	bl	401bf0 <fprintf@plt>
  40231c:	add	x22, x22, #0x20
  402320:	cmp	x22, #0x80
  402324:	b.ne	4022f0 <ferror@plt+0x6c0>  // b.any
  402328:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40232c:	add	x1, x1, #0x900
  402330:	mov	w2, #0x5                   	// #5
  402334:	mov	x0, xzr
  402338:	bl	401b90 <dcgettext@plt>
  40233c:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402340:	add	x1, x1, #0x91b
  402344:	bl	401bc0 <printf@plt>
  402348:	mov	w0, wzr
  40234c:	bl	401870 <exit@plt>
  402350:	stp	x29, x30, [sp, #-64]!
  402354:	stp	x24, x23, [sp, #16]
  402358:	adrp	x24, 415000 <ferror@plt+0x133d0>
  40235c:	stp	x22, x21, [sp, #32]
  402360:	stp	x20, x19, [sp, #48]
  402364:	mov	x29, sp
  402368:	mov	x21, x1
  40236c:	mov	x19, x0
  402370:	mov	x23, xzr
  402374:	add	x24, x24, #0x250
  402378:	b	4023a0 <ferror@plt+0x770>
  40237c:	ldrb	w8, [x22, x21]
  402380:	cmp	w8, #0x0
  402384:	cset	w8, ne  // ne = any
  402388:	csel	w20, w23, w20, eq  // eq = none
  40238c:	tbz	w8, #0, 4023e4 <ferror@plt+0x7b4>
  402390:	add	x23, x23, #0x1
  402394:	cmp	x23, #0x4
  402398:	add	x24, x24, #0x20
  40239c:	b.eq	4023c4 <ferror@plt+0x794>  // b.none
  4023a0:	ldr	x22, [x24]
  4023a4:	mov	x0, x19
  4023a8:	mov	x2, x21
  4023ac:	mov	x1, x22
  4023b0:	bl	401ae0 <strncasecmp@plt>
  4023b4:	cbz	w0, 40237c <ferror@plt+0x74c>
  4023b8:	mov	w8, #0x1                   	// #1
  4023bc:	tbnz	w8, #0, 402390 <ferror@plt+0x760>
  4023c0:	b	4023e4 <ferror@plt+0x7b4>
  4023c4:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4023c8:	add	x1, x1, #0x9a1
  4023cc:	mov	w2, #0x5                   	// #5
  4023d0:	mov	x0, xzr
  4023d4:	bl	401b90 <dcgettext@plt>
  4023d8:	mov	x1, x19
  4023dc:	bl	401b60 <warnx@plt>
  4023e0:	mov	w20, #0xffffffff            	// #-1
  4023e4:	mov	w0, w20
  4023e8:	ldp	x20, x19, [sp, #48]
  4023ec:	ldp	x22, x21, [sp, #32]
  4023f0:	ldp	x24, x23, [sp, #16]
  4023f4:	ldp	x29, x30, [sp], #64
  4023f8:	ret
  4023fc:	stp	x29, x30, [sp, #-16]!
  402400:	mov	x29, sp
  402404:	bl	402420 <ferror@plt+0x7f0>
  402408:	adrp	x9, 415000 <ferror@plt+0x133d0>
  40240c:	sxtw	x8, w0
  402410:	add	x9, x9, #0x250
  402414:	add	x0, x9, x8, lsl #5
  402418:	ldp	x29, x30, [sp], #16
  40241c:	ret
  402420:	stp	x29, x30, [sp, #-16]!
  402424:	mov	x29, sp
  402428:	tbnz	w0, #31, 40245c <ferror@plt+0x82c>
  40242c:	adrp	x8, 415000 <ferror@plt+0x133d0>
  402430:	ldr	x9, [x8, #776]
  402434:	sxtw	x8, w0
  402438:	cmp	x9, x8
  40243c:	b.ls	40247c <ferror@plt+0x84c>  // b.plast
  402440:	adrp	x9, 415000 <ferror@plt+0x133d0>
  402444:	add	x9, x9, #0x230
  402448:	ldr	w0, [x9, x8, lsl #2]
  40244c:	cmp	w0, #0x4
  402450:	b.ge	40249c <ferror@plt+0x86c>  // b.tcont
  402454:	ldp	x29, x30, [sp], #16
  402458:	ret
  40245c:	adrp	x0, 404000 <ferror@plt+0x23d0>
  402460:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402464:	adrp	x3, 404000 <ferror@plt+0x23d0>
  402468:	add	x0, x0, #0x9b4
  40246c:	add	x1, x1, #0x9bd
  402470:	add	x3, x3, #0x9d2
  402474:	mov	w2, #0x62                  	// #98
  402478:	bl	401bd0 <__assert_fail@plt>
  40247c:	adrp	x0, 404000 <ferror@plt+0x23d0>
  402480:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402484:	adrp	x3, 404000 <ferror@plt+0x23d0>
  402488:	add	x0, x0, #0x9e9
  40248c:	add	x1, x1, #0x9bd
  402490:	add	x3, x3, #0x9d2
  402494:	mov	w2, #0x63                  	// #99
  402498:	bl	401bd0 <__assert_fail@plt>
  40249c:	adrp	x0, 404000 <ferror@plt+0x23d0>
  4024a0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4024a4:	adrp	x3, 404000 <ferror@plt+0x23d0>
  4024a8:	add	x0, x0, #0xa01
  4024ac:	add	x1, x1, #0x9bd
  4024b0:	add	x3, x3, #0x9d2
  4024b4:	mov	w2, #0x64                  	// #100
  4024b8:	bl	401bd0 <__assert_fail@plt>
  4024bc:	stp	x29, x30, [sp, #-64]!
  4024c0:	stp	x22, x21, [sp, #32]
  4024c4:	stp	x20, x19, [sp, #48]
  4024c8:	mov	x20, x1
  4024cc:	mov	x22, x0
  4024d0:	mov	x0, x1
  4024d4:	mov	w1, wzr
  4024d8:	str	x23, [sp, #16]
  4024dc:	mov	x29, sp
  4024e0:	mov	x21, x3
  4024e4:	mov	x23, x2
  4024e8:	bl	401960 <open@plt>
  4024ec:	tbnz	w0, #31, 402518 <ferror@plt+0x8e8>
  4024f0:	mov	x1, x23
  4024f4:	mov	w19, w0
  4024f8:	bl	404508 <ferror@plt+0x28d8>
  4024fc:	tbnz	w0, #31, 402538 <ferror@plt+0x908>
  402500:	ldr	w8, [x23, #16]
  402504:	and	w8, w8, #0xf000
  402508:	cmp	w8, #0x4, lsl #12
  40250c:	b.ne	40256c <ferror@plt+0x93c>  // b.any
  402510:	mov	w20, #0x1                   	// #1
  402514:	b	402594 <ferror@plt+0x964>
  402518:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40251c:	add	x1, x1, #0xa28
  402520:	mov	w2, #0x5                   	// #5
  402524:	mov	x0, xzr
  402528:	bl	401b90 <dcgettext@plt>
  40252c:	mov	x1, x20
  402530:	bl	401a80 <warn@plt>
  402534:	b	40255c <ferror@plt+0x92c>
  402538:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40253c:	add	x1, x1, #0xa3b
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	401b90 <dcgettext@plt>
  40254c:	mov	x1, x20
  402550:	bl	401a80 <warn@plt>
  402554:	mov	w0, w19
  402558:	bl	401a10 <close@plt>
  40255c:	bl	401be0 <__errno_location@plt>
  402560:	ldr	w8, [x0]
  402564:	neg	w20, w8
  402568:	b	40259c <ferror@plt+0x96c>
  40256c:	ldr	x3, [x23, #48]
  402570:	cbz	x3, 402590 <ferror@plt+0x960>
  402574:	mov	x0, x22
  402578:	mov	w1, w19
  40257c:	mov	x2, x20
  402580:	mov	x4, x21
  402584:	bl	402860 <ferror@plt+0xc30>
  402588:	mov	w20, w0
  40258c:	b	402594 <ferror@plt+0x964>
  402590:	mov	w20, wzr
  402594:	mov	w0, w19
  402598:	bl	401a10 <close@plt>
  40259c:	mov	w0, w20
  4025a0:	ldp	x20, x19, [sp, #48]
  4025a4:	ldp	x22, x21, [sp, #32]
  4025a8:	ldr	x23, [sp, #16]
  4025ac:	ldp	x29, x30, [sp], #64
  4025b0:	ret
  4025b4:	sub	sp, sp, #0x70
  4025b8:	stp	x29, x30, [sp, #16]
  4025bc:	stp	x28, x27, [sp, #32]
  4025c0:	stp	x26, x25, [sp, #48]
  4025c4:	stp	x24, x23, [sp, #64]
  4025c8:	stp	x22, x21, [sp, #80]
  4025cc:	stp	x20, x19, [sp, #96]
  4025d0:	add	x29, sp, #0x10
  4025d4:	cbz	x0, 402728 <ferror@plt+0xaf8>
  4025d8:	mov	x22, x0
  4025dc:	ldr	x0, [x0, #8]
  4025e0:	cbz	x0, 402748 <ferror@plt+0xb18>
  4025e4:	mov	x21, x1
  4025e8:	mov	x1, xzr
  4025ec:	mov	x19, x3
  4025f0:	mov	x20, x2
  4025f4:	bl	4019f0 <scols_table_new_line@plt>
  4025f8:	cbz	x0, 402768 <ferror@plt+0xb38>
  4025fc:	adrp	x27, 415000 <ferror@plt+0x133d0>
  402600:	ldr	x8, [x27, #776]
  402604:	cbz	x8, 4026e8 <ferror@plt+0xab8>
  402608:	adrp	x28, 404000 <ferror@plt+0x23d0>
  40260c:	adrp	x25, 404000 <ferror@plt+0x23d0>
  402610:	adrp	x26, 404000 <ferror@plt+0x23d0>
  402614:	mov	x23, x0
  402618:	mov	x24, xzr
  40261c:	add	x28, x28, #0x569
  402620:	add	x25, x25, #0xaf6
  402624:	add	x26, x26, #0xafa
  402628:	mov	w0, w24
  40262c:	bl	402420 <ferror@plt+0x7f0>
  402630:	cmp	w0, #0x3
  402634:	b.hi	4026e8 <ferror@plt+0xab8>  // b.pmore
  402638:	mov	w8, w0
  40263c:	adr	x9, 40264c <ferror@plt+0xa1c>
  402640:	ldrb	w10, [x28, x8]
  402644:	add	x9, x9, x10, lsl #2
  402648:	br	x9
  40264c:	add	x0, sp, #0x8
  402650:	mov	x1, x25
  402654:	mov	x2, x19
  402658:	b	4026c0 <ferror@plt+0xa90>
  40265c:	mov	x0, x23
  402660:	mov	x1, x24
  402664:	mov	x2, x21
  402668:	bl	401860 <scols_line_set_data@plt>
  40266c:	b	4026d4 <ferror@plt+0xaa4>
  402670:	ldr	x8, [x22]
  402674:	ldrb	w9, [x22, #16]
  402678:	mul	x2, x8, x19
  40267c:	tbnz	w9, #0, 4026a8 <ferror@plt+0xa78>
  402680:	mov	w0, wzr
  402684:	mov	x1, x2
  402688:	b	40269c <ferror@plt+0xa6c>
  40268c:	ldrb	w8, [x22, #16]
  402690:	tbnz	w8, #0, 4026b4 <ferror@plt+0xa84>
  402694:	mov	w0, wzr
  402698:	mov	x1, x20
  40269c:	bl	40383c <ferror@plt+0x1c0c>
  4026a0:	str	x0, [sp, #8]
  4026a4:	b	4026c4 <ferror@plt+0xa94>
  4026a8:	add	x0, sp, #0x8
  4026ac:	mov	x1, x26
  4026b0:	b	4026c0 <ferror@plt+0xa90>
  4026b4:	add	x0, sp, #0x8
  4026b8:	mov	x1, x25
  4026bc:	mov	x2, x20
  4026c0:	bl	402a3c <ferror@plt+0xe0c>
  4026c4:	ldr	x2, [sp, #8]
  4026c8:	mov	x0, x23
  4026cc:	mov	x1, x24
  4026d0:	bl	401890 <scols_line_refer_data@plt>
  4026d4:	cbnz	w0, 402708 <ferror@plt+0xad8>
  4026d8:	ldr	x8, [x27, #776]
  4026dc:	add	x24, x24, #0x1
  4026e0:	cmp	x24, x8
  4026e4:	b.cc	402628 <ferror@plt+0x9f8>  // b.lo, b.ul, b.last
  4026e8:	ldp	x20, x19, [sp, #96]
  4026ec:	ldp	x22, x21, [sp, #80]
  4026f0:	ldp	x24, x23, [sp, #64]
  4026f4:	ldp	x26, x25, [sp, #48]
  4026f8:	ldp	x28, x27, [sp, #32]
  4026fc:	ldp	x29, x30, [sp, #16]
  402700:	add	sp, sp, #0x70
  402704:	ret
  402708:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40270c:	add	x1, x1, #0xafe
  402710:	mov	w2, #0x5                   	// #5
  402714:	mov	x0, xzr
  402718:	bl	401b90 <dcgettext@plt>
  40271c:	mov	x1, x0
  402720:	mov	w0, #0x1                   	// #1
  402724:	bl	401c10 <err@plt>
  402728:	adrp	x0, 404000 <ferror@plt+0x23d0>
  40272c:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402730:	adrp	x3, 404000 <ferror@plt+0x23d0>
  402734:	add	x0, x0, #0xa81
  402738:	add	x1, x1, #0x9bd
  40273c:	add	x3, x3, #0xa85
  402740:	mov	w2, #0x76                  	// #118
  402744:	bl	401bd0 <__assert_fail@plt>
  402748:	adrp	x0, 404000 <ferror@plt+0x23d0>
  40274c:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402750:	adrp	x3, 404000 <ferror@plt+0x23d0>
  402754:	add	x0, x0, #0xacf
  402758:	add	x1, x1, #0x9bd
  40275c:	add	x3, x3, #0xa85
  402760:	mov	w2, #0x77                  	// #119
  402764:	bl	401bd0 <__assert_fail@plt>
  402768:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40276c:	add	x1, x1, #0xad7
  402770:	mov	w2, #0x5                   	// #5
  402774:	b	402718 <ferror@plt+0xae8>
  402778:	stp	x29, x30, [sp, #-32]!
  40277c:	adrp	x8, 415000 <ferror@plt+0x133d0>
  402780:	ldr	x0, [x8, #752]
  402784:	str	x19, [sp, #16]
  402788:	mov	x29, sp
  40278c:	bl	4027f4 <ferror@plt+0xbc4>
  402790:	cbz	w0, 4027a4 <ferror@plt+0xb74>
  402794:	bl	401be0 <__errno_location@plt>
  402798:	ldr	w8, [x0]
  40279c:	cmp	w8, #0x20
  4027a0:	b.ne	4027c0 <ferror@plt+0xb90>  // b.any
  4027a4:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4027a8:	ldr	x0, [x8, #728]
  4027ac:	bl	4027f4 <ferror@plt+0xbc4>
  4027b0:	cbnz	w0, 4027e0 <ferror@plt+0xbb0>
  4027b4:	ldr	x19, [sp, #16]
  4027b8:	ldp	x29, x30, [sp], #32
  4027bc:	ret
  4027c0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4027c4:	add	x1, x1, #0x751
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	mov	w19, w8
  4027d4:	bl	401b90 <dcgettext@plt>
  4027d8:	cbnz	w19, 4027e8 <ferror@plt+0xbb8>
  4027dc:	bl	401b60 <warnx@plt>
  4027e0:	mov	w0, #0x1                   	// #1
  4027e4:	bl	401820 <_exit@plt>
  4027e8:	bl	401a80 <warn@plt>
  4027ec:	mov	w0, #0x1                   	// #1
  4027f0:	bl	401820 <_exit@plt>
  4027f4:	stp	x29, x30, [sp, #-32]!
  4027f8:	stp	x20, x19, [sp, #16]
  4027fc:	mov	x29, sp
  402800:	mov	x20, x0
  402804:	bl	401be0 <__errno_location@plt>
  402808:	mov	x19, x0
  40280c:	str	wzr, [x0]
  402810:	mov	x0, x20
  402814:	bl	401c30 <ferror@plt>
  402818:	cbnz	w0, 402828 <ferror@plt+0xbf8>
  40281c:	mov	x0, x20
  402820:	bl	401b40 <fflush@plt>
  402824:	cbz	w0, 402840 <ferror@plt+0xc10>
  402828:	ldr	w8, [x19]
  40282c:	cmp	w8, #0x9
  402830:	csetm	w0, ne  // ne = any
  402834:	ldp	x20, x19, [sp, #16]
  402838:	ldp	x29, x30, [sp], #32
  40283c:	ret
  402840:	mov	x0, x20
  402844:	bl	401940 <fileno@plt>
  402848:	tbnz	w0, #31, 402828 <ferror@plt+0xbf8>
  40284c:	bl	401880 <dup@plt>
  402850:	tbnz	w0, #31, 402828 <ferror@plt+0xbf8>
  402854:	bl	401a10 <close@plt>
  402858:	cbnz	w0, 402828 <ferror@plt+0xbf8>
  40285c:	b	402834 <ferror@plt+0xc04>
  402860:	stp	x29, x30, [sp, #-96]!
  402864:	cmp	x3, #0x1
  402868:	stp	x28, x27, [sp, #16]
  40286c:	stp	x26, x25, [sp, #32]
  402870:	stp	x24, x23, [sp, #48]
  402874:	stp	x22, x21, [sp, #64]
  402878:	stp	x20, x19, [sp, #80]
  40287c:	mov	x29, sp
  402880:	b.lt	402958 <ferror@plt+0xd28>  // b.tstop
  402884:	ldr	x8, [x0]
  402888:	adrp	x25, 404000 <ferror@plt+0x23d0>
  40288c:	mov	x19, x4
  402890:	mov	x20, x3
  402894:	mov	x21, x2
  402898:	mov	w22, w1
  40289c:	mov	x23, x0
  4028a0:	mov	x24, xzr
  4028a4:	lsl	x28, x8, #15
  4028a8:	add	x25, x25, #0xa52
  4028ac:	sub	x8, x20, x24
  4028b0:	cmp	x8, x28
  4028b4:	csel	x26, x8, x28, lt  // lt = tstop
  4028b8:	mov	w3, #0x2                   	// #2
  4028bc:	mov	x0, xzr
  4028c0:	mov	x1, x26
  4028c4:	mov	w2, wzr
  4028c8:	mov	w4, w22
  4028cc:	mov	x5, x24
  4028d0:	bl	401aa0 <mmap@plt>
  4028d4:	cmn	x0, #0x1
  4028d8:	b.eq	402908 <ferror@plt+0xcd8>  // b.none
  4028dc:	mov	x27, x0
  4028e0:	mov	x0, x23
  4028e4:	mov	x1, x27
  4028e8:	mov	x2, x26
  4028ec:	mov	x3, x21
  4028f0:	mov	x4, x19
  4028f4:	bl	402978 <ferror@plt+0xd48>
  4028f8:	cbz	w0, 402930 <ferror@plt+0xd00>
  4028fc:	mov	w8, wzr
  402900:	cbnz	w8, 402948 <ferror@plt+0xd18>
  402904:	b	40295c <ferror@plt+0xd2c>
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, xzr
  402910:	mov	x1, x25
  402914:	bl	401b90 <dcgettext@plt>
  402918:	mov	x1, x21
  40291c:	bl	401a80 <warn@plt>
  402920:	mov	w8, wzr
  402924:	mov	w0, #0xffffffea            	// #-22
  402928:	cbnz	w8, 402948 <ferror@plt+0xd18>
  40292c:	b	40295c <ferror@plt+0xd2c>
  402930:	mov	x0, x27
  402934:	mov	x1, x26
  402938:	bl	401b30 <munmap@plt>
  40293c:	mov	w0, wzr
  402940:	mov	w8, #0x1                   	// #1
  402944:	cbz	w8, 40295c <ferror@plt+0xd2c>
  402948:	add	x24, x26, x24
  40294c:	cmp	x24, x20
  402950:	b.lt	4028ac <ferror@plt+0xc7c>  // b.tstop
  402954:	b	40295c <ferror@plt+0xd2c>
  402958:	mov	w0, wzr
  40295c:	ldp	x20, x19, [sp, #80]
  402960:	ldp	x22, x21, [sp, #64]
  402964:	ldp	x24, x23, [sp, #48]
  402968:	ldp	x26, x25, [sp, #32]
  40296c:	ldp	x28, x27, [sp, #16]
  402970:	ldp	x29, x30, [sp], #96
  402974:	ret
  402978:	stp	x29, x30, [sp, #-48]!
  40297c:	stp	x22, x21, [sp, #16]
  402980:	stp	x20, x19, [sp, #32]
  402984:	ldr	x8, [x0]
  402988:	adrp	x20, 415000 <ferror@plt+0x133d0>
  40298c:	add	x20, x20, #0x310
  402990:	mov	x0, x1
  402994:	udiv	x9, x2, x8
  402998:	msub	x8, x9, x8, x2
  40299c:	cmp	x8, #0x0
  4029a0:	mov	x1, x2
  4029a4:	mov	x2, x20
  4029a8:	mov	x29, sp
  4029ac:	mov	x19, x4
  4029b0:	mov	x21, x3
  4029b4:	cinc	x22, x9, ne  // ne = any
  4029b8:	bl	4019c0 <mincore@plt>
  4029bc:	tbnz	w0, #31, 402a04 <ferror@plt+0xdd4>
  4029c0:	cmp	w22, #0x1
  4029c4:	b.lt	4029fc <ferror@plt+0xdcc>  // b.tstop
  4029c8:	sxtw	x8, w22
  4029cc:	b	4029dc <ferror@plt+0xdac>
  4029d0:	cmp	x8, #0x1
  4029d4:	mov	x8, x9
  4029d8:	b.le	4029fc <ferror@plt+0xdcc>
  4029dc:	sub	x9, x8, #0x1
  4029e0:	ldrb	w10, [x20, x9]
  4029e4:	tbz	w10, #0, 4029d0 <ferror@plt+0xda0>
  4029e8:	strb	wzr, [x20, x9]
  4029ec:	ldr	x10, [x19]
  4029f0:	add	x10, x10, #0x1
  4029f4:	str	x10, [x19]
  4029f8:	b	4029d0 <ferror@plt+0xda0>
  4029fc:	mov	w0, wzr
  402a00:	b	402a2c <ferror@plt+0xdfc>
  402a04:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402a08:	add	x1, x1, #0xa68
  402a0c:	mov	w2, #0x5                   	// #5
  402a10:	mov	x0, xzr
  402a14:	bl	401b90 <dcgettext@plt>
  402a18:	mov	x1, x21
  402a1c:	bl	401a80 <warn@plt>
  402a20:	bl	401be0 <__errno_location@plt>
  402a24:	ldr	w8, [x0]
  402a28:	neg	w0, w8
  402a2c:	ldp	x20, x19, [sp, #32]
  402a30:	ldp	x22, x21, [sp, #16]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	sub	sp, sp, #0x100
  402a40:	stp	x29, x30, [sp, #240]
  402a44:	add	x29, sp, #0xf0
  402a48:	mov	x8, #0xffffffffffffffd0    	// #-48
  402a4c:	mov	x9, sp
  402a50:	sub	x10, x29, #0x70
  402a54:	movk	x8, #0xff80, lsl #32
  402a58:	add	x11, x29, #0x10
  402a5c:	add	x9, x9, #0x80
  402a60:	add	x10, x10, #0x30
  402a64:	stp	x9, x8, [x29, #-16]
  402a68:	stp	x11, x10, [x29, #-32]
  402a6c:	stp	x2, x3, [x29, #-112]
  402a70:	stp	x4, x5, [x29, #-96]
  402a74:	stp	x6, x7, [x29, #-80]
  402a78:	stp	q1, q2, [sp, #16]
  402a7c:	str	q0, [sp]
  402a80:	ldp	q0, q1, [x29, #-32]
  402a84:	sub	x2, x29, #0x40
  402a88:	stp	q3, q4, [sp, #48]
  402a8c:	stp	q5, q6, [sp, #80]
  402a90:	str	q7, [sp, #112]
  402a94:	stp	q0, q1, [x29, #-64]
  402a98:	bl	401af0 <vasprintf@plt>
  402a9c:	tbnz	w0, #31, 402aac <ferror@plt+0xe7c>
  402aa0:	ldp	x29, x30, [sp, #240]
  402aa4:	add	sp, sp, #0x100
  402aa8:	ret
  402aac:	adrp	x1, 404000 <ferror@plt+0x23d0>
  402ab0:	add	x1, x1, #0xb18
  402ab4:	mov	w0, #0x1                   	// #1
  402ab8:	bl	401c10 <err@plt>
  402abc:	adrp	x8, 415000 <ferror@plt+0x133d0>
  402ac0:	str	w0, [x8, #720]
  402ac4:	ret
  402ac8:	sub	sp, sp, #0x80
  402acc:	stp	x29, x30, [sp, #32]
  402ad0:	stp	x28, x27, [sp, #48]
  402ad4:	stp	x26, x25, [sp, #64]
  402ad8:	stp	x24, x23, [sp, #80]
  402adc:	stp	x22, x21, [sp, #96]
  402ae0:	stp	x20, x19, [sp, #112]
  402ae4:	add	x29, sp, #0x20
  402ae8:	str	xzr, [x1]
  402aec:	cbz	x0, 402b28 <ferror@plt+0xef8>
  402af0:	ldrb	w8, [x0]
  402af4:	mov	x21, x0
  402af8:	cbz	w8, 402b28 <ferror@plt+0xef8>
  402afc:	mov	x20, x2
  402b00:	mov	x19, x1
  402b04:	bl	401a90 <__ctype_b_loc@plt>
  402b08:	ldr	x8, [x0]
  402b0c:	mov	x23, x0
  402b10:	mov	x9, x21
  402b14:	ldrb	w10, [x9], #1
  402b18:	ldrh	w11, [x8, x10, lsl #1]
  402b1c:	tbnz	w11, #13, 402b14 <ferror@plt+0xee4>
  402b20:	cmp	w10, #0x2d
  402b24:	b.ne	402b40 <ferror@plt+0xf10>  // b.any
  402b28:	mov	w21, #0xffffffea            	// #-22
  402b2c:	tbz	w21, #31, 402d6c <ferror@plt+0x113c>
  402b30:	neg	w19, w21
  402b34:	bl	401be0 <__errno_location@plt>
  402b38:	str	w19, [x0]
  402b3c:	b	402d6c <ferror@plt+0x113c>
  402b40:	bl	401be0 <__errno_location@plt>
  402b44:	mov	x25, x0
  402b48:	str	wzr, [x0]
  402b4c:	sub	x1, x29, #0x8
  402b50:	mov	x0, x21
  402b54:	mov	w2, wzr
  402b58:	stur	xzr, [x29, #-8]
  402b5c:	bl	401a30 <strtoumax@plt>
  402b60:	ldur	x24, [x29, #-8]
  402b64:	str	x0, [sp, #16]
  402b68:	cmp	x24, x21
  402b6c:	b.eq	402b84 <ferror@plt+0xf54>  // b.none
  402b70:	add	x8, x0, #0x1
  402b74:	cmp	x8, #0x1
  402b78:	b.hi	402b9c <ferror@plt+0xf6c>  // b.pmore
  402b7c:	ldr	w8, [x25]
  402b80:	cbz	w8, 402b9c <ferror@plt+0xf6c>
  402b84:	ldr	w8, [x25]
  402b88:	mov	w9, #0xffffffea            	// #-22
  402b8c:	cmp	w8, #0x0
  402b90:	csneg	w21, w9, w8, eq  // eq = none
  402b94:	tbz	w21, #31, 402d6c <ferror@plt+0x113c>
  402b98:	b	402b30 <ferror@plt+0xf00>
  402b9c:	cbz	x24, 402d5c <ferror@plt+0x112c>
  402ba0:	ldrb	w8, [x24]
  402ba4:	cbz	w8, 402d5c <ferror@plt+0x112c>
  402ba8:	mov	w28, wzr
  402bac:	mov	w21, wzr
  402bb0:	mov	x22, xzr
  402bb4:	b	402bcc <ferror@plt+0xf9c>
  402bb8:	mov	x27, xzr
  402bbc:	cbz	x22, 402c54 <ferror@plt+0x1024>
  402bc0:	mov	w21, #0xffffffea            	// #-22
  402bc4:	mov	w8, wzr
  402bc8:	tbz	wzr, #0, 402d68 <ferror@plt+0x1138>
  402bcc:	ldrb	w8, [x24, #1]
  402bd0:	cmp	w8, #0x61
  402bd4:	b.le	402c14 <ferror@plt+0xfe4>
  402bd8:	cmp	w8, #0x62
  402bdc:	b.eq	402c1c <ferror@plt+0xfec>  // b.none
  402be0:	cmp	w8, #0x69
  402be4:	b.ne	402c28 <ferror@plt+0xff8>  // b.any
  402be8:	ldrb	w9, [x24, #2]
  402bec:	orr	w9, w9, #0x20
  402bf0:	cmp	w9, #0x62
  402bf4:	b.ne	402c00 <ferror@plt+0xfd0>  // b.any
  402bf8:	ldrb	w9, [x24, #3]
  402bfc:	cbz	w9, 402d90 <ferror@plt+0x1160>
  402c00:	cmp	w8, #0x42
  402c04:	b.eq	402c1c <ferror@plt+0xfec>  // b.none
  402c08:	cmp	w8, #0x62
  402c0c:	b.ne	402c24 <ferror@plt+0xff4>  // b.any
  402c10:	b	402c1c <ferror@plt+0xfec>
  402c14:	cmp	w8, #0x42
  402c18:	b.ne	402c24 <ferror@plt+0xff4>  // b.any
  402c1c:	ldrb	w9, [x24, #2]
  402c20:	cbz	w9, 402d98 <ferror@plt+0x1168>
  402c24:	cbz	w8, 402d90 <ferror@plt+0x1160>
  402c28:	bl	401930 <localeconv@plt>
  402c2c:	cbz	x0, 402c3c <ferror@plt+0x100c>
  402c30:	ldr	x26, [x0]
  402c34:	cbnz	x26, 402c44 <ferror@plt+0x1014>
  402c38:	b	402bb8 <ferror@plt+0xf88>
  402c3c:	mov	x26, xzr
  402c40:	cbz	x26, 402bb8 <ferror@plt+0xf88>
  402c44:	mov	x0, x26
  402c48:	bl	401840 <strlen@plt>
  402c4c:	mov	x27, x0
  402c50:	cbnz	x22, 402bc0 <ferror@plt+0xf90>
  402c54:	mov	w8, wzr
  402c58:	cbz	x26, 402cd4 <ferror@plt+0x10a4>
  402c5c:	ldrb	w9, [x24]
  402c60:	cbz	w9, 402ce0 <ferror@plt+0x10b0>
  402c64:	mov	x0, x26
  402c68:	mov	x1, x24
  402c6c:	mov	x2, x27
  402c70:	bl	401970 <strncmp@plt>
  402c74:	cbnz	w0, 402bc0 <ferror@plt+0xf90>
  402c78:	add	x24, x24, x27
  402c7c:	ldrb	w8, [x24]
  402c80:	cmp	w8, #0x30
  402c84:	b.ne	402c98 <ferror@plt+0x1068>  // b.any
  402c88:	ldrb	w8, [x24, #1]!
  402c8c:	add	w28, w28, #0x1
  402c90:	cmp	w8, #0x30
  402c94:	b.eq	402c88 <ferror@plt+0x1058>  // b.none
  402c98:	ldr	x9, [x23]
  402c9c:	sxtb	x8, w8
  402ca0:	ldrh	w8, [x9, x8, lsl #1]
  402ca4:	tbnz	w8, #11, 402cec <ferror@plt+0x10bc>
  402ca8:	mov	x22, xzr
  402cac:	stur	x24, [x29, #-8]
  402cb0:	cbz	x22, 402cc4 <ferror@plt+0x1094>
  402cb4:	ldur	x8, [x29, #-8]
  402cb8:	cbz	x8, 402d44 <ferror@plt+0x1114>
  402cbc:	ldrb	w8, [x8]
  402cc0:	cbz	w8, 402d50 <ferror@plt+0x1120>
  402cc4:	ldur	x24, [x29, #-8]
  402cc8:	mov	w8, #0x1                   	// #1
  402ccc:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402cd0:	b	402d68 <ferror@plt+0x1138>
  402cd4:	mov	w21, #0xffffffea            	// #-22
  402cd8:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402cdc:	b	402d68 <ferror@plt+0x1138>
  402ce0:	mov	w21, #0xffffffea            	// #-22
  402ce4:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402ce8:	b	402d68 <ferror@plt+0x1138>
  402cec:	sub	x1, x29, #0x8
  402cf0:	mov	x0, x24
  402cf4:	mov	w2, wzr
  402cf8:	str	wzr, [x25]
  402cfc:	stur	xzr, [x29, #-8]
  402d00:	bl	401a30 <strtoumax@plt>
  402d04:	ldur	x8, [x29, #-8]
  402d08:	mov	x22, x0
  402d0c:	cmp	x8, x24
  402d10:	b.eq	402d28 <ferror@plt+0x10f8>  // b.none
  402d14:	add	x8, x22, #0x1
  402d18:	cmp	x8, #0x1
  402d1c:	b.hi	402cb0 <ferror@plt+0x1080>  // b.pmore
  402d20:	ldr	w8, [x25]
  402d24:	cbz	w8, 402cb0 <ferror@plt+0x1080>
  402d28:	ldr	w9, [x25]
  402d2c:	mov	w10, #0xffffffea            	// #-22
  402d30:	mov	w8, wzr
  402d34:	cmp	w9, #0x0
  402d38:	csneg	w21, w10, w9, eq  // eq = none
  402d3c:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402d40:	b	402d68 <ferror@plt+0x1138>
  402d44:	mov	w21, #0xffffffea            	// #-22
  402d48:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402d4c:	b	402d68 <ferror@plt+0x1138>
  402d50:	mov	w21, #0xffffffea            	// #-22
  402d54:	tbnz	w8, #0, 402bcc <ferror@plt+0xf9c>
  402d58:	b	402d68 <ferror@plt+0x1138>
  402d5c:	mov	w21, wzr
  402d60:	ldr	x8, [sp, #16]
  402d64:	str	x8, [x19]
  402d68:	tbnz	w21, #31, 402b30 <ferror@plt+0xf00>
  402d6c:	mov	w0, w21
  402d70:	ldp	x20, x19, [sp, #112]
  402d74:	ldp	x22, x21, [sp, #96]
  402d78:	ldp	x24, x23, [sp, #80]
  402d7c:	ldp	x26, x25, [sp, #64]
  402d80:	ldp	x28, x27, [sp, #48]
  402d84:	ldp	x29, x30, [sp, #32]
  402d88:	add	sp, sp, #0x80
  402d8c:	ret
  402d90:	mov	w23, #0x400                 	// #1024
  402d94:	b	402d9c <ferror@plt+0x116c>
  402d98:	mov	w23, #0x3e8                 	// #1000
  402d9c:	ldrsb	w24, [x24]
  402da0:	adrp	x21, 404000 <ferror@plt+0x23d0>
  402da4:	add	x21, x21, #0xb3b
  402da8:	mov	w2, #0x9                   	// #9
  402dac:	mov	x0, x21
  402db0:	mov	w1, w24
  402db4:	bl	401b70 <memchr@plt>
  402db8:	cbnz	x0, 402dd8 <ferror@plt+0x11a8>
  402dbc:	adrp	x21, 404000 <ferror@plt+0x23d0>
  402dc0:	add	x21, x21, #0xb44
  402dc4:	mov	w2, #0x9                   	// #9
  402dc8:	mov	x0, x21
  402dcc:	mov	w1, w24
  402dd0:	bl	401b70 <memchr@plt>
  402dd4:	cbz	x0, 402b28 <ferror@plt+0xef8>
  402dd8:	sub	w8, w0, w21
  402ddc:	add	w24, w8, #0x1
  402de0:	add	x0, sp, #0x10
  402de4:	mov	w1, w23
  402de8:	mov	w2, w24
  402dec:	bl	402eac <ferror@plt+0x127c>
  402df0:	mov	w21, w0
  402df4:	cbz	x20, 402dfc <ferror@plt+0x11cc>
  402df8:	str	w24, [x20]
  402dfc:	cbz	x22, 402d60 <ferror@plt+0x1130>
  402e00:	cbz	w24, 402d60 <ferror@plt+0x1130>
  402e04:	mov	w8, #0x1                   	// #1
  402e08:	add	x0, sp, #0x8
  402e0c:	mov	w1, w23
  402e10:	mov	w2, w24
  402e14:	str	x8, [sp, #8]
  402e18:	bl	402eac <ferror@plt+0x127c>
  402e1c:	mov	w8, #0xa                   	// #10
  402e20:	cmp	x22, #0xb
  402e24:	b.cc	402e38 <ferror@plt+0x1208>  // b.lo, b.ul, b.last
  402e28:	add	x8, x8, x8, lsl #2
  402e2c:	lsl	x8, x8, #1
  402e30:	cmp	x8, x22
  402e34:	b.cc	402e28 <ferror@plt+0x11f8>  // b.lo, b.ul, b.last
  402e38:	cmp	w28, #0x1
  402e3c:	b.lt	402e50 <ferror@plt+0x1220>  // b.tstop
  402e40:	add	x8, x8, x8, lsl #2
  402e44:	subs	w28, w28, #0x1
  402e48:	lsl	x8, x8, #1
  402e4c:	b.ne	402e40 <ferror@plt+0x1210>  // b.any
  402e50:	ldp	x10, x9, [sp, #8]
  402e54:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402e58:	mov	w13, #0x1                   	// #1
  402e5c:	movk	x11, #0xcccd
  402e60:	mov	w12, #0xa                   	// #10
  402e64:	b	402e78 <ferror@plt+0x1248>
  402e68:	cmp	x22, #0x9
  402e6c:	mov	x22, x14
  402e70:	mov	x13, x15
  402e74:	b.ls	402ea4 <ferror@plt+0x1274>  // b.plast
  402e78:	umulh	x14, x22, x11
  402e7c:	lsr	x14, x14, #3
  402e80:	add	x15, x13, x13, lsl #2
  402e84:	msub	x16, x14, x12, x22
  402e88:	lsl	x15, x15, #1
  402e8c:	cbz	x16, 402e68 <ferror@plt+0x1238>
  402e90:	udiv	x13, x8, x13
  402e94:	udiv	x13, x13, x16
  402e98:	udiv	x13, x10, x13
  402e9c:	add	x9, x9, x13
  402ea0:	b	402e68 <ferror@plt+0x1238>
  402ea4:	str	x9, [sp, #16]
  402ea8:	b	402d60 <ferror@plt+0x1130>
  402eac:	cbz	w2, 402ed4 <ferror@plt+0x12a4>
  402eb0:	sxtw	x8, w1
  402eb4:	ldr	x9, [x0]
  402eb8:	umulh	x10, x8, x9
  402ebc:	cmp	xzr, x10
  402ec0:	b.ne	402edc <ferror@plt+0x12ac>  // b.any
  402ec4:	sub	w2, w2, #0x1
  402ec8:	mul	x9, x9, x8
  402ecc:	str	x9, [x0]
  402ed0:	cbnz	w2, 402eb4 <ferror@plt+0x1284>
  402ed4:	mov	w0, wzr
  402ed8:	ret
  402edc:	mov	w0, #0xffffffde            	// #-34
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-16]!
  402ee8:	mov	x2, xzr
  402eec:	mov	x29, sp
  402ef0:	bl	402ac8 <ferror@plt+0xe98>
  402ef4:	ldp	x29, x30, [sp], #16
  402ef8:	ret
  402efc:	stp	x29, x30, [sp, #-48]!
  402f00:	stp	x22, x21, [sp, #16]
  402f04:	stp	x20, x19, [sp, #32]
  402f08:	mov	x20, x1
  402f0c:	mov	x19, x0
  402f10:	mov	x21, x0
  402f14:	mov	x29, sp
  402f18:	cbz	x0, 402f48 <ferror@plt+0x1318>
  402f1c:	ldrb	w22, [x19]
  402f20:	mov	x21, x19
  402f24:	cbz	w22, 402f48 <ferror@plt+0x1318>
  402f28:	mov	x21, x19
  402f2c:	bl	401a90 <__ctype_b_loc@plt>
  402f30:	ldr	x8, [x0]
  402f34:	and	x9, x22, #0xff
  402f38:	ldrh	w8, [x8, x9, lsl #1]
  402f3c:	tbz	w8, #11, 402f48 <ferror@plt+0x1318>
  402f40:	ldrb	w22, [x21, #1]!
  402f44:	cbnz	w22, 402f2c <ferror@plt+0x12fc>
  402f48:	cbz	x20, 402f50 <ferror@plt+0x1320>
  402f4c:	str	x21, [x20]
  402f50:	cmp	x21, x19
  402f54:	b.ls	402f68 <ferror@plt+0x1338>  // b.plast
  402f58:	ldrb	w8, [x21]
  402f5c:	cmp	w8, #0x0
  402f60:	cset	w0, eq  // eq = none
  402f64:	b	402f6c <ferror@plt+0x133c>
  402f68:	mov	w0, wzr
  402f6c:	ldp	x20, x19, [sp, #32]
  402f70:	ldp	x22, x21, [sp, #16]
  402f74:	ldp	x29, x30, [sp], #48
  402f78:	ret
  402f7c:	stp	x29, x30, [sp, #-48]!
  402f80:	stp	x22, x21, [sp, #16]
  402f84:	stp	x20, x19, [sp, #32]
  402f88:	mov	x20, x1
  402f8c:	mov	x19, x0
  402f90:	mov	x21, x0
  402f94:	mov	x29, sp
  402f98:	cbz	x0, 402fc8 <ferror@plt+0x1398>
  402f9c:	ldrb	w22, [x19]
  402fa0:	mov	x21, x19
  402fa4:	cbz	w22, 402fc8 <ferror@plt+0x1398>
  402fa8:	mov	x21, x19
  402fac:	bl	401a90 <__ctype_b_loc@plt>
  402fb0:	ldr	x8, [x0]
  402fb4:	and	x9, x22, #0xff
  402fb8:	ldrh	w8, [x8, x9, lsl #1]
  402fbc:	tbz	w8, #12, 402fc8 <ferror@plt+0x1398>
  402fc0:	ldrb	w22, [x21, #1]!
  402fc4:	cbnz	w22, 402fac <ferror@plt+0x137c>
  402fc8:	cbz	x20, 402fd0 <ferror@plt+0x13a0>
  402fcc:	str	x21, [x20]
  402fd0:	cmp	x21, x19
  402fd4:	b.ls	402fe8 <ferror@plt+0x13b8>  // b.plast
  402fd8:	ldrb	w8, [x21]
  402fdc:	cmp	w8, #0x0
  402fe0:	cset	w0, eq  // eq = none
  402fe4:	b	402fec <ferror@plt+0x13bc>
  402fe8:	mov	w0, wzr
  402fec:	ldp	x20, x19, [sp, #32]
  402ff0:	ldp	x22, x21, [sp, #16]
  402ff4:	ldp	x29, x30, [sp], #48
  402ff8:	ret
  402ffc:	sub	sp, sp, #0x100
  403000:	stp	x29, x30, [sp, #208]
  403004:	add	x29, sp, #0xd0
  403008:	mov	x8, #0xffffffffffffffd0    	// #-48
  40300c:	mov	x9, sp
  403010:	sub	x10, x29, #0x50
  403014:	stp	x22, x21, [sp, #224]
  403018:	stp	x20, x19, [sp, #240]
  40301c:	mov	x20, x1
  403020:	mov	x19, x0
  403024:	movk	x8, #0xff80, lsl #32
  403028:	add	x11, x29, #0x30
  40302c:	add	x9, x9, #0x80
  403030:	add	x22, x10, #0x30
  403034:	stp	x2, x3, [x29, #-80]
  403038:	stp	x4, x5, [x29, #-64]
  40303c:	stp	x6, x7, [x29, #-48]
  403040:	stp	q1, q2, [sp, #16]
  403044:	stp	q3, q4, [sp, #48]
  403048:	str	q0, [sp]
  40304c:	stp	q5, q6, [sp, #80]
  403050:	str	q7, [sp, #112]
  403054:	stp	x9, x8, [x29, #-16]
  403058:	stp	x11, x22, [x29, #-32]
  40305c:	ldursw	x8, [x29, #-8]
  403060:	tbz	w8, #31, 403074 <ferror@plt+0x1444>
  403064:	add	w9, w8, #0x8
  403068:	cmp	w9, #0x0
  40306c:	stur	w9, [x29, #-8]
  403070:	b.le	4030d4 <ferror@plt+0x14a4>
  403074:	ldur	x8, [x29, #-32]
  403078:	add	x9, x8, #0x8
  40307c:	stur	x9, [x29, #-32]
  403080:	ldr	x1, [x8]
  403084:	cbz	x1, 4030f0 <ferror@plt+0x14c0>
  403088:	ldursw	x8, [x29, #-8]
  40308c:	tbz	w8, #31, 4030a0 <ferror@plt+0x1470>
  403090:	add	w9, w8, #0x8
  403094:	cmp	w9, #0x0
  403098:	stur	w9, [x29, #-8]
  40309c:	b.le	4030e4 <ferror@plt+0x14b4>
  4030a0:	ldur	x8, [x29, #-32]
  4030a4:	add	x9, x8, #0x8
  4030a8:	stur	x9, [x29, #-32]
  4030ac:	ldr	x21, [x8]
  4030b0:	cbz	x21, 4030f0 <ferror@plt+0x14c0>
  4030b4:	mov	x0, x19
  4030b8:	bl	401a70 <strcmp@plt>
  4030bc:	cbz	w0, 40310c <ferror@plt+0x14dc>
  4030c0:	mov	x0, x19
  4030c4:	mov	x1, x21
  4030c8:	bl	401a70 <strcmp@plt>
  4030cc:	cbnz	w0, 40305c <ferror@plt+0x142c>
  4030d0:	b	403110 <ferror@plt+0x14e0>
  4030d4:	add	x8, x22, x8
  4030d8:	ldr	x1, [x8]
  4030dc:	cbnz	x1, 403088 <ferror@plt+0x1458>
  4030e0:	b	4030f0 <ferror@plt+0x14c0>
  4030e4:	add	x8, x22, x8
  4030e8:	ldr	x21, [x8]
  4030ec:	cbnz	x21, 4030b4 <ferror@plt+0x1484>
  4030f0:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4030f4:	ldr	w0, [x8, #720]
  4030f8:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4030fc:	add	x1, x1, #0xb4d
  403100:	mov	x2, x20
  403104:	mov	x3, x19
  403108:	bl	401ba0 <errx@plt>
  40310c:	mov	w0, #0x1                   	// #1
  403110:	ldp	x20, x19, [sp, #240]
  403114:	ldp	x22, x21, [sp, #224]
  403118:	ldp	x29, x30, [sp, #208]
  40311c:	add	sp, sp, #0x100
  403120:	ret
  403124:	cbz	x1, 403148 <ferror@plt+0x1518>
  403128:	sxtb	w8, w2
  40312c:	ldrsb	w9, [x0]
  403130:	cbz	w9, 403148 <ferror@plt+0x1518>
  403134:	cmp	w8, w9
  403138:	b.eq	40314c <ferror@plt+0x151c>  // b.none
  40313c:	sub	x1, x1, #0x1
  403140:	add	x0, x0, #0x1
  403144:	cbnz	x1, 40312c <ferror@plt+0x14fc>
  403148:	mov	x0, xzr
  40314c:	ret
  403150:	stp	x29, x30, [sp, #-32]!
  403154:	stp	x20, x19, [sp, #16]
  403158:	mov	x29, sp
  40315c:	mov	x20, x1
  403160:	mov	x19, x0
  403164:	bl	4031a4 <ferror@plt+0x1574>
  403168:	cmp	w0, w0, sxth
  40316c:	b.ne	40317c <ferror@plt+0x154c>  // b.any
  403170:	ldp	x20, x19, [sp, #16]
  403174:	ldp	x29, x30, [sp], #32
  403178:	ret
  40317c:	bl	401be0 <__errno_location@plt>
  403180:	mov	w8, #0x22                  	// #34
  403184:	str	w8, [x0]
  403188:	adrp	x8, 415000 <ferror@plt+0x133d0>
  40318c:	ldr	w0, [x8, #720]
  403190:	adrp	x1, 404000 <ferror@plt+0x23d0>
  403194:	add	x1, x1, #0xb4d
  403198:	mov	x2, x20
  40319c:	mov	x3, x19
  4031a0:	bl	401c10 <err@plt>
  4031a4:	stp	x29, x30, [sp, #-32]!
  4031a8:	stp	x20, x19, [sp, #16]
  4031ac:	mov	x29, sp
  4031b0:	mov	x20, x1
  4031b4:	mov	x19, x0
  4031b8:	bl	40327c <ferror@plt+0x164c>
  4031bc:	cmp	x0, w0, sxtw
  4031c0:	b.ne	4031d0 <ferror@plt+0x15a0>  // b.any
  4031c4:	ldp	x20, x19, [sp, #16]
  4031c8:	ldp	x29, x30, [sp], #32
  4031cc:	ret
  4031d0:	bl	401be0 <__errno_location@plt>
  4031d4:	mov	w8, #0x22                  	// #34
  4031d8:	str	w8, [x0]
  4031dc:	adrp	x8, 415000 <ferror@plt+0x133d0>
  4031e0:	ldr	w0, [x8, #720]
  4031e4:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4031e8:	add	x1, x1, #0xb4d
  4031ec:	mov	x2, x20
  4031f0:	mov	x3, x19
  4031f4:	bl	401c10 <err@plt>
  4031f8:	stp	x29, x30, [sp, #-16]!
  4031fc:	mov	w2, #0xa                   	// #10
  403200:	mov	x29, sp
  403204:	bl	403210 <ferror@plt+0x15e0>
  403208:	ldp	x29, x30, [sp], #16
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	stp	x20, x19, [sp, #16]
  403218:	mov	x29, sp
  40321c:	mov	x20, x1
  403220:	mov	x19, x0
  403224:	bl	403334 <ferror@plt+0x1704>
  403228:	cmp	w0, #0x10, lsl #12
  40322c:	b.cs	40323c <ferror@plt+0x160c>  // b.hs, b.nlast
  403230:	ldp	x20, x19, [sp, #16]
  403234:	ldp	x29, x30, [sp], #32
  403238:	ret
  40323c:	bl	401be0 <__errno_location@plt>
  403240:	mov	w8, #0x22                  	// #34
  403244:	str	w8, [x0]
  403248:	adrp	x8, 415000 <ferror@plt+0x133d0>
  40324c:	ldr	w0, [x8, #720]
  403250:	adrp	x1, 404000 <ferror@plt+0x23d0>
  403254:	add	x1, x1, #0xb4d
  403258:	mov	x2, x20
  40325c:	mov	x3, x19
  403260:	bl	401c10 <err@plt>
  403264:	stp	x29, x30, [sp, #-16]!
  403268:	mov	w2, #0x10                  	// #16
  40326c:	mov	x29, sp
  403270:	bl	403210 <ferror@plt+0x15e0>
  403274:	ldp	x29, x30, [sp], #16
  403278:	ret
  40327c:	stp	x29, x30, [sp, #-48]!
  403280:	mov	x29, sp
  403284:	str	x21, [sp, #16]
  403288:	stp	x20, x19, [sp, #32]
  40328c:	mov	x20, x1
  403290:	mov	x19, x0
  403294:	str	xzr, [x29, #24]
  403298:	bl	401be0 <__errno_location@plt>
  40329c:	mov	x21, x0
  4032a0:	str	wzr, [x0]
  4032a4:	cbz	x19, 4032f0 <ferror@plt+0x16c0>
  4032a8:	ldrb	w8, [x19]
  4032ac:	cbz	w8, 4032f0 <ferror@plt+0x16c0>
  4032b0:	add	x1, x29, #0x18
  4032b4:	mov	w2, #0xa                   	// #10
  4032b8:	mov	x0, x19
  4032bc:	bl	4018a0 <strtoimax@plt>
  4032c0:	ldr	w8, [x21]
  4032c4:	cbnz	w8, 4032f0 <ferror@plt+0x16c0>
  4032c8:	ldr	x8, [x29, #24]
  4032cc:	cmp	x8, x19
  4032d0:	b.eq	4032f0 <ferror@plt+0x16c0>  // b.none
  4032d4:	cbz	x8, 4032e0 <ferror@plt+0x16b0>
  4032d8:	ldrb	w8, [x8]
  4032dc:	cbnz	w8, 4032f0 <ferror@plt+0x16c0>
  4032e0:	ldp	x20, x19, [sp, #32]
  4032e4:	ldr	x21, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #48
  4032ec:	ret
  4032f0:	ldr	w8, [x21]
  4032f4:	adrp	x9, 415000 <ferror@plt+0x133d0>
  4032f8:	ldr	w0, [x9, #720]
  4032fc:	adrp	x1, 404000 <ferror@plt+0x23d0>
  403300:	add	x1, x1, #0xb4d
  403304:	mov	x2, x20
  403308:	mov	x3, x19
  40330c:	cmp	w8, #0x22
  403310:	b.ne	403318 <ferror@plt+0x16e8>  // b.any
  403314:	bl	401c10 <err@plt>
  403318:	bl	401ba0 <errx@plt>
  40331c:	stp	x29, x30, [sp, #-16]!
  403320:	mov	w2, #0xa                   	// #10
  403324:	mov	x29, sp
  403328:	bl	403334 <ferror@plt+0x1704>
  40332c:	ldp	x29, x30, [sp], #16
  403330:	ret
  403334:	stp	x29, x30, [sp, #-32]!
  403338:	stp	x20, x19, [sp, #16]
  40333c:	mov	x29, sp
  403340:	mov	x20, x1
  403344:	mov	x19, x0
  403348:	bl	4033b8 <ferror@plt+0x1788>
  40334c:	lsr	x8, x0, #32
  403350:	cbnz	x8, 403360 <ferror@plt+0x1730>
  403354:	ldp	x20, x19, [sp, #16]
  403358:	ldp	x29, x30, [sp], #32
  40335c:	ret
  403360:	bl	401be0 <__errno_location@plt>
  403364:	mov	w8, #0x22                  	// #34
  403368:	str	w8, [x0]
  40336c:	adrp	x8, 415000 <ferror@plt+0x133d0>
  403370:	ldr	w0, [x8, #720]
  403374:	adrp	x1, 404000 <ferror@plt+0x23d0>
  403378:	add	x1, x1, #0xb4d
  40337c:	mov	x2, x20
  403380:	mov	x3, x19
  403384:	bl	401c10 <err@plt>
  403388:	stp	x29, x30, [sp, #-16]!
  40338c:	mov	w2, #0x10                  	// #16
  403390:	mov	x29, sp
  403394:	bl	403334 <ferror@plt+0x1704>
  403398:	ldp	x29, x30, [sp], #16
  40339c:	ret
  4033a0:	stp	x29, x30, [sp, #-16]!
  4033a4:	mov	w2, #0xa                   	// #10
  4033a8:	mov	x29, sp
  4033ac:	bl	4033b8 <ferror@plt+0x1788>
  4033b0:	ldp	x29, x30, [sp], #16
  4033b4:	ret
  4033b8:	sub	sp, sp, #0x40
  4033bc:	stp	x29, x30, [sp, #16]
  4033c0:	stp	x22, x21, [sp, #32]
  4033c4:	stp	x20, x19, [sp, #48]
  4033c8:	add	x29, sp, #0x10
  4033cc:	mov	w22, w2
  4033d0:	mov	x20, x1
  4033d4:	mov	x19, x0
  4033d8:	str	xzr, [sp, #8]
  4033dc:	bl	401be0 <__errno_location@plt>
  4033e0:	mov	x21, x0
  4033e4:	str	wzr, [x0]
  4033e8:	cbz	x19, 403438 <ferror@plt+0x1808>
  4033ec:	ldrb	w8, [x19]
  4033f0:	cbz	w8, 403438 <ferror@plt+0x1808>
  4033f4:	add	x1, sp, #0x8
  4033f8:	mov	x0, x19
  4033fc:	mov	w2, w22
  403400:	bl	401a30 <strtoumax@plt>
  403404:	ldr	w8, [x21]
  403408:	cbnz	w8, 403438 <ferror@plt+0x1808>
  40340c:	ldr	x8, [sp, #8]
  403410:	cmp	x8, x19
  403414:	b.eq	403438 <ferror@plt+0x1808>  // b.none
  403418:	cbz	x8, 403424 <ferror@plt+0x17f4>
  40341c:	ldrb	w8, [x8]
  403420:	cbnz	w8, 403438 <ferror@plt+0x1808>
  403424:	ldp	x20, x19, [sp, #48]
  403428:	ldp	x22, x21, [sp, #32]
  40342c:	ldp	x29, x30, [sp, #16]
  403430:	add	sp, sp, #0x40
  403434:	ret
  403438:	ldr	w8, [x21]
  40343c:	adrp	x9, 415000 <ferror@plt+0x133d0>
  403440:	ldr	w0, [x9, #720]
  403444:	adrp	x1, 404000 <ferror@plt+0x23d0>
  403448:	add	x1, x1, #0xb4d
  40344c:	mov	x2, x20
  403450:	mov	x3, x19
  403454:	cmp	w8, #0x22
  403458:	b.ne	403460 <ferror@plt+0x1830>  // b.any
  40345c:	bl	401c10 <err@plt>
  403460:	bl	401ba0 <errx@plt>
  403464:	stp	x29, x30, [sp, #-16]!
  403468:	mov	w2, #0x10                  	// #16
  40346c:	mov	x29, sp
  403470:	bl	4033b8 <ferror@plt+0x1788>
  403474:	ldp	x29, x30, [sp], #16
  403478:	ret
  40347c:	stp	x29, x30, [sp, #-48]!
  403480:	mov	x29, sp
  403484:	str	x21, [sp, #16]
  403488:	stp	x20, x19, [sp, #32]
  40348c:	mov	x20, x1
  403490:	mov	x19, x0
  403494:	str	xzr, [x29, #24]
  403498:	bl	401be0 <__errno_location@plt>
  40349c:	mov	x21, x0
  4034a0:	str	wzr, [x0]
  4034a4:	cbz	x19, 4034ec <ferror@plt+0x18bc>
  4034a8:	ldrb	w8, [x19]
  4034ac:	cbz	w8, 4034ec <ferror@plt+0x18bc>
  4034b0:	add	x1, x29, #0x18
  4034b4:	mov	x0, x19
  4034b8:	bl	4018c0 <strtod@plt>
  4034bc:	ldr	w8, [x21]
  4034c0:	cbnz	w8, 4034ec <ferror@plt+0x18bc>
  4034c4:	ldr	x8, [x29, #24]
  4034c8:	cmp	x8, x19
  4034cc:	b.eq	4034ec <ferror@plt+0x18bc>  // b.none
  4034d0:	cbz	x8, 4034dc <ferror@plt+0x18ac>
  4034d4:	ldrb	w8, [x8]
  4034d8:	cbnz	w8, 4034ec <ferror@plt+0x18bc>
  4034dc:	ldp	x20, x19, [sp, #32]
  4034e0:	ldr	x21, [sp, #16]
  4034e4:	ldp	x29, x30, [sp], #48
  4034e8:	ret
  4034ec:	ldr	w8, [x21]
  4034f0:	adrp	x9, 415000 <ferror@plt+0x133d0>
  4034f4:	ldr	w0, [x9, #720]
  4034f8:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4034fc:	add	x1, x1, #0xb4d
  403500:	mov	x2, x20
  403504:	mov	x3, x19
  403508:	cmp	w8, #0x22
  40350c:	b.ne	403514 <ferror@plt+0x18e4>  // b.any
  403510:	bl	401c10 <err@plt>
  403514:	bl	401ba0 <errx@plt>
  403518:	stp	x29, x30, [sp, #-48]!
  40351c:	mov	x29, sp
  403520:	str	x21, [sp, #16]
  403524:	stp	x20, x19, [sp, #32]
  403528:	mov	x20, x1
  40352c:	mov	x19, x0
  403530:	str	xzr, [x29, #24]
  403534:	bl	401be0 <__errno_location@plt>
  403538:	mov	x21, x0
  40353c:	str	wzr, [x0]
  403540:	cbz	x19, 40358c <ferror@plt+0x195c>
  403544:	ldrb	w8, [x19]
  403548:	cbz	w8, 40358c <ferror@plt+0x195c>
  40354c:	add	x1, x29, #0x18
  403550:	mov	w2, #0xa                   	// #10
  403554:	mov	x0, x19
  403558:	bl	401ab0 <strtol@plt>
  40355c:	ldr	w8, [x21]
  403560:	cbnz	w8, 40358c <ferror@plt+0x195c>
  403564:	ldr	x8, [x29, #24]
  403568:	cmp	x8, x19
  40356c:	b.eq	40358c <ferror@plt+0x195c>  // b.none
  403570:	cbz	x8, 40357c <ferror@plt+0x194c>
  403574:	ldrb	w8, [x8]
  403578:	cbnz	w8, 40358c <ferror@plt+0x195c>
  40357c:	ldp	x20, x19, [sp, #32]
  403580:	ldr	x21, [sp, #16]
  403584:	ldp	x29, x30, [sp], #48
  403588:	ret
  40358c:	ldr	w8, [x21]
  403590:	adrp	x9, 415000 <ferror@plt+0x133d0>
  403594:	ldr	w0, [x9, #720]
  403598:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40359c:	add	x1, x1, #0xb4d
  4035a0:	mov	x2, x20
  4035a4:	mov	x3, x19
  4035a8:	cmp	w8, #0x22
  4035ac:	b.ne	4035b4 <ferror@plt+0x1984>  // b.any
  4035b0:	bl	401c10 <err@plt>
  4035b4:	bl	401ba0 <errx@plt>
  4035b8:	stp	x29, x30, [sp, #-48]!
  4035bc:	mov	x29, sp
  4035c0:	str	x21, [sp, #16]
  4035c4:	stp	x20, x19, [sp, #32]
  4035c8:	mov	x20, x1
  4035cc:	mov	x19, x0
  4035d0:	str	xzr, [x29, #24]
  4035d4:	bl	401be0 <__errno_location@plt>
  4035d8:	mov	x21, x0
  4035dc:	str	wzr, [x0]
  4035e0:	cbz	x19, 40362c <ferror@plt+0x19fc>
  4035e4:	ldrb	w8, [x19]
  4035e8:	cbz	w8, 40362c <ferror@plt+0x19fc>
  4035ec:	add	x1, x29, #0x18
  4035f0:	mov	w2, #0xa                   	// #10
  4035f4:	mov	x0, x19
  4035f8:	bl	401830 <strtoul@plt>
  4035fc:	ldr	w8, [x21]
  403600:	cbnz	w8, 40362c <ferror@plt+0x19fc>
  403604:	ldr	x8, [x29, #24]
  403608:	cmp	x8, x19
  40360c:	b.eq	40362c <ferror@plt+0x19fc>  // b.none
  403610:	cbz	x8, 40361c <ferror@plt+0x19ec>
  403614:	ldrb	w8, [x8]
  403618:	cbnz	w8, 40362c <ferror@plt+0x19fc>
  40361c:	ldp	x20, x19, [sp, #32]
  403620:	ldr	x21, [sp, #16]
  403624:	ldp	x29, x30, [sp], #48
  403628:	ret
  40362c:	ldr	w8, [x21]
  403630:	adrp	x9, 415000 <ferror@plt+0x133d0>
  403634:	ldr	w0, [x9, #720]
  403638:	adrp	x1, 404000 <ferror@plt+0x23d0>
  40363c:	add	x1, x1, #0xb4d
  403640:	mov	x2, x20
  403644:	mov	x3, x19
  403648:	cmp	w8, #0x22
  40364c:	b.ne	403654 <ferror@plt+0x1a24>  // b.any
  403650:	bl	401c10 <err@plt>
  403654:	bl	401ba0 <errx@plt>
  403658:	sub	sp, sp, #0x30
  40365c:	stp	x20, x19, [sp, #32]
  403660:	mov	x20, x1
  403664:	add	x1, sp, #0x8
  403668:	stp	x29, x30, [sp, #16]
  40366c:	add	x29, sp, #0x10
  403670:	mov	x19, x0
  403674:	bl	402ee4 <ferror@plt+0x12b4>
  403678:	cbnz	w0, 403690 <ferror@plt+0x1a60>
  40367c:	ldr	x0, [sp, #8]
  403680:	ldp	x20, x19, [sp, #32]
  403684:	ldp	x29, x30, [sp, #16]
  403688:	add	sp, sp, #0x30
  40368c:	ret
  403690:	bl	401be0 <__errno_location@plt>
  403694:	adrp	x9, 415000 <ferror@plt+0x133d0>
  403698:	ldr	w8, [x0]
  40369c:	ldr	w0, [x9, #720]
  4036a0:	adrp	x1, 404000 <ferror@plt+0x23d0>
  4036a4:	add	x1, x1, #0xb4d
  4036a8:	mov	x2, x20
  4036ac:	mov	x3, x19
  4036b0:	cbnz	w8, 4036b8 <ferror@plt+0x1a88>
  4036b4:	bl	401ba0 <errx@plt>
  4036b8:	bl	401c10 <err@plt>
  4036bc:	stp	x29, x30, [sp, #-32]!
  4036c0:	str	x19, [sp, #16]
  4036c4:	mov	x19, x1
  4036c8:	mov	x1, x2
  4036cc:	mov	x29, sp
  4036d0:	bl	40347c <ferror@plt+0x184c>
  4036d4:	fcvtzs	x8, d0
  4036d8:	mov	x9, #0x848000000000        	// #145685290680320
  4036dc:	movk	x9, #0x412e, lsl #48
  4036e0:	scvtf	d1, x8
  4036e4:	fmov	d2, x9
  4036e8:	fsub	d0, d0, d1
  4036ec:	fmul	d0, d0, d2
  4036f0:	fcvtzs	x9, d0
  4036f4:	stp	x8, x9, [x19]
  4036f8:	ldr	x19, [sp, #16]
  4036fc:	ldp	x29, x30, [sp], #32
  403700:	ret
  403704:	and	w8, w0, #0xf000
  403708:	sub	w8, w8, #0x1, lsl #12
  40370c:	lsr	w9, w8, #12
  403710:	cmp	w9, #0xb
  403714:	mov	w8, wzr
  403718:	b.hi	40376c <ferror@plt+0x1b3c>  // b.pmore
  40371c:	adrp	x10, 404000 <ferror@plt+0x23d0>
  403720:	add	x10, x10, #0xb2f
  403724:	adr	x11, 403738 <ferror@plt+0x1b08>
  403728:	ldrb	w12, [x10, x9]
  40372c:	add	x11, x11, x12, lsl #2
  403730:	mov	w9, #0x64                  	// #100
  403734:	br	x11
  403738:	mov	w9, #0x70                  	// #112
  40373c:	b	403764 <ferror@plt+0x1b34>
  403740:	mov	w9, #0x63                  	// #99
  403744:	b	403764 <ferror@plt+0x1b34>
  403748:	mov	w9, #0x62                  	// #98
  40374c:	b	403764 <ferror@plt+0x1b34>
  403750:	mov	w9, #0x6c                  	// #108
  403754:	b	403764 <ferror@plt+0x1b34>
  403758:	mov	w9, #0x73                  	// #115
  40375c:	b	403764 <ferror@plt+0x1b34>
  403760:	mov	w9, #0x2d                  	// #45
  403764:	mov	w8, #0x1                   	// #1
  403768:	strb	w9, [x1]
  40376c:	tst	w0, #0x100
  403770:	mov	w9, #0x72                  	// #114
  403774:	mov	w10, #0x2d                  	// #45
  403778:	add	x11, x1, x8
  40377c:	mov	w12, #0x77                  	// #119
  403780:	csel	w17, w10, w9, eq  // eq = none
  403784:	tst	w0, #0x80
  403788:	mov	w14, #0x53                  	// #83
  40378c:	mov	w15, #0x73                  	// #115
  403790:	mov	w16, #0x78                  	// #120
  403794:	strb	w17, [x11]
  403798:	csel	w17, w10, w12, eq  // eq = none
  40379c:	tst	w0, #0x40
  4037a0:	orr	x13, x8, #0x2
  4037a4:	strb	w17, [x11, #1]
  4037a8:	csel	w11, w15, w14, ne  // ne = any
  4037ac:	csel	w17, w16, w10, ne  // ne = any
  4037b0:	tst	w0, #0x800
  4037b4:	csel	w11, w17, w11, eq  // eq = none
  4037b8:	add	x13, x13, x1
  4037bc:	tst	w0, #0x20
  4037c0:	strb	w11, [x13]
  4037c4:	csel	w11, w10, w9, eq  // eq = none
  4037c8:	tst	w0, #0x10
  4037cc:	strb	w11, [x13, #1]
  4037d0:	csel	w11, w10, w12, eq  // eq = none
  4037d4:	tst	w0, #0x8
  4037d8:	csel	w14, w15, w14, ne  // ne = any
  4037dc:	csel	w15, w16, w10, ne  // ne = any
  4037e0:	tst	w0, #0x400
  4037e4:	orr	x8, x8, #0x6
  4037e8:	csel	w14, w15, w14, eq  // eq = none
  4037ec:	tst	w0, #0x4
  4037f0:	add	x8, x8, x1
  4037f4:	csel	w9, w10, w9, eq  // eq = none
  4037f8:	tst	w0, #0x2
  4037fc:	mov	w17, #0x54                  	// #84
  403800:	strb	w11, [x13, #2]
  403804:	mov	w11, #0x74                  	// #116
  403808:	strb	w14, [x13, #3]
  40380c:	strb	w9, [x8]
  403810:	csel	w9, w10, w12, eq  // eq = none
  403814:	tst	w0, #0x1
  403818:	strb	w9, [x8, #1]
  40381c:	csel	w9, w11, w17, ne  // ne = any
  403820:	csel	w10, w16, w10, ne  // ne = any
  403824:	tst	w0, #0x200
  403828:	csel	w9, w10, w9, eq  // eq = none
  40382c:	mov	x0, x1
  403830:	strb	w9, [x8, #2]
  403834:	strb	wzr, [x8, #3]
  403838:	ret
  40383c:	sub	sp, sp, #0x60
  403840:	stp	x22, x21, [sp, #64]
  403844:	stp	x20, x19, [sp, #80]
  403848:	mov	x21, x1
  40384c:	mov	w20, w0
  403850:	add	x22, sp, #0x8
  403854:	stp	x29, x30, [sp, #48]
  403858:	add	x29, sp, #0x30
  40385c:	tbz	w0, #1, 40386c <ferror@plt+0x1c3c>
  403860:	orr	x22, x22, #0x1
  403864:	mov	w8, #0x20                  	// #32
  403868:	strb	w8, [sp, #8]
  40386c:	mov	x0, x21
  403870:	bl	403a0c <ferror@plt+0x1ddc>
  403874:	cbz	w0, 403898 <ferror@plt+0x1c68>
  403878:	mov	w8, #0x6667                	// #26215
  40387c:	movk	w8, #0x6666, lsl #16
  403880:	smull	x8, w0, w8
  403884:	lsr	x9, x8, #63
  403888:	asr	x8, x8, #34
  40388c:	add	w8, w8, w9
  403890:	sxtw	x9, w8
  403894:	b	40389c <ferror@plt+0x1c6c>
  403898:	mov	x9, xzr
  40389c:	adrp	x8, 404000 <ferror@plt+0x23d0>
  4038a0:	add	x8, x8, #0xb56
  4038a4:	ldrb	w11, [x8, x9]
  4038a8:	mov	x10, #0xffffffffffffffff    	// #-1
  4038ac:	lsl	x8, x10, x0
  4038b0:	bic	x8, x21, x8
  4038b4:	cmp	w0, #0x0
  4038b8:	mov	x10, x22
  4038bc:	lsr	x19, x21, x0
  4038c0:	csel	x8, x8, xzr, ne  // ne = any
  4038c4:	strb	w11, [x10], #1
  4038c8:	tbz	w20, #0, 4038dc <ferror@plt+0x1cac>
  4038cc:	cbz	x9, 4038dc <ferror@plt+0x1cac>
  4038d0:	mov	w9, #0x4269                	// #17001
  4038d4:	add	x10, x22, #0x3
  4038d8:	sturh	w9, [x22, #1]
  4038dc:	strb	wzr, [x10]
  4038e0:	cbz	x8, 403928 <ferror@plt+0x1cf8>
  4038e4:	sub	w9, w0, #0xa
  4038e8:	lsr	x8, x8, x9
  4038ec:	tbnz	w20, #2, 403934 <ferror@plt+0x1d04>
  4038f0:	mov	x10, #0xf5c3                	// #62915
  4038f4:	movk	x10, #0x5c28, lsl #16
  4038f8:	add	x9, x8, #0x32
  4038fc:	movk	x10, #0xc28f, lsl #32
  403900:	movk	x10, #0x28f5, lsl #48
  403904:	sub	x8, x8, #0x3b6
  403908:	lsr	x9, x9, #2
  40390c:	cmp	x8, #0x64
  403910:	umulh	x8, x9, x10
  403914:	lsr	x8, x8, #2
  403918:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40391c:	cinc	w19, w19, cc  // cc = lo, ul, last
  403920:	cbnz	x20, 403964 <ferror@plt+0x1d34>
  403924:	b	4039d4 <ferror@plt+0x1da4>
  403928:	mov	x20, xzr
  40392c:	cbnz	x20, 403964 <ferror@plt+0x1d34>
  403930:	b	4039d4 <ferror@plt+0x1da4>
  403934:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403938:	add	x8, x8, #0x5
  40393c:	movk	x9, #0xcccd
  403940:	umulh	x10, x8, x9
  403944:	lsr	x20, x10, #3
  403948:	mul	x9, x20, x9
  40394c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403950:	ror	x9, x9, #1
  403954:	movk	x10, #0x1999, lsl #48
  403958:	cmp	x9, x10
  40395c:	b.ls	4039b4 <ferror@plt+0x1d84>  // b.plast
  403960:	cbz	x20, 4039d4 <ferror@plt+0x1da4>
  403964:	bl	401930 <localeconv@plt>
  403968:	cbz	x0, 403978 <ferror@plt+0x1d48>
  40396c:	ldr	x4, [x0]
  403970:	cbnz	x4, 403980 <ferror@plt+0x1d50>
  403974:	b	403988 <ferror@plt+0x1d58>
  403978:	mov	x4, xzr
  40397c:	cbz	x4, 403988 <ferror@plt+0x1d58>
  403980:	ldrb	w8, [x4]
  403984:	cbnz	w8, 403990 <ferror@plt+0x1d60>
  403988:	adrp	x4, 404000 <ferror@plt+0x23d0>
  40398c:	add	x4, x4, #0xb5e
  403990:	adrp	x2, 404000 <ferror@plt+0x23d0>
  403994:	add	x2, x2, #0xb60
  403998:	add	x0, sp, #0x10
  40399c:	add	x6, sp, #0x8
  4039a0:	mov	w1, #0x20                  	// #32
  4039a4:	mov	w3, w19
  4039a8:	mov	x5, x20
  4039ac:	bl	401920 <snprintf@plt>
  4039b0:	b	4039f0 <ferror@plt+0x1dc0>
  4039b4:	mov	x9, #0xf5c3                	// #62915
  4039b8:	movk	x9, #0x5c28, lsl #16
  4039bc:	movk	x9, #0xc28f, lsl #32
  4039c0:	lsr	x8, x8, #2
  4039c4:	movk	x9, #0x28f5, lsl #48
  4039c8:	umulh	x8, x8, x9
  4039cc:	lsr	x20, x8, #2
  4039d0:	cbnz	x20, 403964 <ferror@plt+0x1d34>
  4039d4:	adrp	x2, 404000 <ferror@plt+0x23d0>
  4039d8:	add	x2, x2, #0xb6a
  4039dc:	add	x0, sp, #0x10
  4039e0:	add	x4, sp, #0x8
  4039e4:	mov	w1, #0x20                  	// #32
  4039e8:	mov	w3, w19
  4039ec:	bl	401920 <snprintf@plt>
  4039f0:	add	x0, sp, #0x10
  4039f4:	bl	4019e0 <strdup@plt>
  4039f8:	ldp	x20, x19, [sp, #80]
  4039fc:	ldp	x22, x21, [sp, #64]
  403a00:	ldp	x29, x30, [sp, #48]
  403a04:	add	sp, sp, #0x60
  403a08:	ret
  403a0c:	mov	w8, #0xa                   	// #10
  403a10:	lsr	x9, x0, x8
  403a14:	cbz	x9, 403a28 <ferror@plt+0x1df8>
  403a18:	cmp	x8, #0x33
  403a1c:	add	x8, x8, #0xa
  403a20:	b.cc	403a10 <ferror@plt+0x1de0>  // b.lo, b.ul, b.last
  403a24:	mov	w8, #0x46                  	// #70
  403a28:	sub	w0, w8, #0xa
  403a2c:	ret
  403a30:	stp	x29, x30, [sp, #-80]!
  403a34:	stp	x26, x25, [sp, #16]
  403a38:	stp	x24, x23, [sp, #32]
  403a3c:	stp	x22, x21, [sp, #48]
  403a40:	stp	x20, x19, [sp, #64]
  403a44:	mov	x29, sp
  403a48:	cbz	x0, 403b2c <ferror@plt+0x1efc>
  403a4c:	mov	x20, x3
  403a50:	mov	w19, #0xffffffff            	// #-1
  403a54:	cbz	x3, 403b48 <ferror@plt+0x1f18>
  403a58:	mov	x21, x2
  403a5c:	cbz	x2, 403b48 <ferror@plt+0x1f18>
  403a60:	mov	x22, x1
  403a64:	cbz	x1, 403b48 <ferror@plt+0x1f18>
  403a68:	ldrb	w8, [x0]
  403a6c:	cbz	w8, 403b48 <ferror@plt+0x1f18>
  403a70:	ldrb	w8, [x0]
  403a74:	cbz	w8, 403b34 <ferror@plt+0x1f04>
  403a78:	mov	x24, xzr
  403a7c:	mov	x23, xzr
  403a80:	add	x25, x0, #0x1
  403a84:	b	403a90 <ferror@plt+0x1e60>
  403a88:	ldrb	w8, [x25], #1
  403a8c:	cbz	w8, 403b44 <ferror@plt+0x1f14>
  403a90:	cmp	x24, x21
  403a94:	b.cs	403b04 <ferror@plt+0x1ed4>  // b.hs, b.nlast
  403a98:	ldrb	w10, [x25]
  403a9c:	sub	x9, x25, #0x1
  403aa0:	cmp	x23, #0x0
  403aa4:	and	w8, w8, #0xff
  403aa8:	csel	x23, x9, x23, eq  // eq = none
  403aac:	cmp	w8, #0x2c
  403ab0:	csel	x8, x9, xzr, eq  // eq = none
  403ab4:	cmp	w10, #0x0
  403ab8:	csel	x26, x25, x8, eq  // eq = none
  403abc:	mov	w8, #0x4                   	// #4
  403ac0:	cbz	x23, 403b0c <ferror@plt+0x1edc>
  403ac4:	cbz	x26, 403b0c <ferror@plt+0x1edc>
  403ac8:	subs	x1, x26, x23
  403acc:	b.ls	403b1c <ferror@plt+0x1eec>  // b.plast
  403ad0:	mov	x0, x23
  403ad4:	blr	x20
  403ad8:	cmn	w0, #0x1
  403adc:	b.eq	403b1c <ferror@plt+0x1eec>  // b.none
  403ae0:	str	w0, [x22, x24, lsl #2]
  403ae4:	ldrb	w8, [x26]
  403ae8:	mov	x23, xzr
  403aec:	add	x24, x24, #0x1
  403af0:	cmp	w8, #0x0
  403af4:	cset	w8, eq  // eq = none
  403af8:	lsl	w8, w8, #1
  403afc:	cbnz	w8, 403b10 <ferror@plt+0x1ee0>
  403b00:	b	403a88 <ferror@plt+0x1e58>
  403b04:	mov	w19, #0xfffffffe            	// #-2
  403b08:	mov	w8, #0x1                   	// #1
  403b0c:	cbz	w8, 403a88 <ferror@plt+0x1e58>
  403b10:	cmp	w8, #0x4
  403b14:	b.eq	403a88 <ferror@plt+0x1e58>  // b.none
  403b18:	b	403b3c <ferror@plt+0x1f0c>
  403b1c:	mov	w19, #0xffffffff            	// #-1
  403b20:	mov	w8, #0x1                   	// #1
  403b24:	cbnz	w8, 403b10 <ferror@plt+0x1ee0>
  403b28:	b	403a88 <ferror@plt+0x1e58>
  403b2c:	mov	w19, #0xffffffff            	// #-1
  403b30:	b	403b48 <ferror@plt+0x1f18>
  403b34:	mov	x24, xzr
  403b38:	b	403b44 <ferror@plt+0x1f14>
  403b3c:	cmp	w8, #0x2
  403b40:	b.ne	403b48 <ferror@plt+0x1f18>  // b.any
  403b44:	mov	w19, w24
  403b48:	mov	w0, w19
  403b4c:	ldp	x20, x19, [sp, #64]
  403b50:	ldp	x22, x21, [sp, #48]
  403b54:	ldp	x24, x23, [sp, #32]
  403b58:	ldp	x26, x25, [sp, #16]
  403b5c:	ldp	x29, x30, [sp], #80
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-32]!
  403b68:	str	x19, [sp, #16]
  403b6c:	mov	x29, sp
  403b70:	cbz	x0, 403b94 <ferror@plt+0x1f64>
  403b74:	mov	x19, x3
  403b78:	mov	w8, #0xffffffff            	// #-1
  403b7c:	cbz	x3, 403b98 <ferror@plt+0x1f68>
  403b80:	ldrb	w9, [x0]
  403b84:	cbz	w9, 403b98 <ferror@plt+0x1f68>
  403b88:	ldr	x8, [x19]
  403b8c:	cmp	x8, x2
  403b90:	b.ls	403ba8 <ferror@plt+0x1f78>  // b.plast
  403b94:	mov	w8, #0xffffffff            	// #-1
  403b98:	ldr	x19, [sp, #16]
  403b9c:	mov	w0, w8
  403ba0:	ldp	x29, x30, [sp], #32
  403ba4:	ret
  403ba8:	cmp	w9, #0x2b
  403bac:	b.ne	403bb8 <ferror@plt+0x1f88>  // b.any
  403bb0:	add	x0, x0, #0x1
  403bb4:	b	403bbc <ferror@plt+0x1f8c>
  403bb8:	str	xzr, [x19]
  403bbc:	ldr	x8, [x19]
  403bc0:	mov	x3, x4
  403bc4:	add	x1, x1, x8, lsl #2
  403bc8:	sub	x2, x2, x8
  403bcc:	bl	403a30 <ferror@plt+0x1e00>
  403bd0:	mov	w8, w0
  403bd4:	cmp	w0, #0x1
  403bd8:	b.lt	403b98 <ferror@plt+0x1f68>  // b.tstop
  403bdc:	ldr	x9, [x19]
  403be0:	add	x9, x9, w8, sxtw
  403be4:	str	x9, [x19]
  403be8:	b	403b98 <ferror@plt+0x1f68>
  403bec:	stp	x29, x30, [sp, #-80]!
  403bf0:	stp	x22, x21, [sp, #48]
  403bf4:	mov	w21, #0xffffffea            	// #-22
  403bf8:	str	x25, [sp, #16]
  403bfc:	stp	x24, x23, [sp, #32]
  403c00:	stp	x20, x19, [sp, #64]
  403c04:	mov	x29, sp
  403c08:	cbz	x1, 403cf4 <ferror@plt+0x20c4>
  403c0c:	cbz	x0, 403cf4 <ferror@plt+0x20c4>
  403c10:	mov	x19, x2
  403c14:	cbz	x2, 403cf4 <ferror@plt+0x20c4>
  403c18:	ldrb	w8, [x0]
  403c1c:	cbz	w8, 403cf0 <ferror@plt+0x20c0>
  403c20:	mov	x20, x1
  403c24:	mov	x22, xzr
  403c28:	add	x23, x0, #0x1
  403c2c:	mov	w24, #0x1                   	// #1
  403c30:	b	403c3c <ferror@plt+0x200c>
  403c34:	ldrb	w8, [x23], #1
  403c38:	cbz	w8, 403cf0 <ferror@plt+0x20c0>
  403c3c:	mov	x9, x23
  403c40:	ldrb	w10, [x9], #-1
  403c44:	cmp	x22, #0x0
  403c48:	and	w8, w8, #0xff
  403c4c:	csel	x22, x9, x22, eq  // eq = none
  403c50:	cmp	w8, #0x2c
  403c54:	csel	x8, x9, xzr, eq  // eq = none
  403c58:	cmp	w10, #0x0
  403c5c:	csel	x25, x23, x8, eq  // eq = none
  403c60:	mov	w8, #0x4                   	// #4
  403c64:	cbz	x22, 403cc8 <ferror@plt+0x2098>
  403c68:	cbz	x25, 403cc8 <ferror@plt+0x2098>
  403c6c:	subs	x1, x25, x22
  403c70:	b.ls	403cc0 <ferror@plt+0x2090>  // b.plast
  403c74:	mov	x0, x22
  403c78:	blr	x19
  403c7c:	tbnz	w0, #31, 403cd8 <ferror@plt+0x20a8>
  403c80:	add	w8, w0, #0x7
  403c84:	cmp	w0, #0x0
  403c88:	csel	w8, w8, w0, lt  // lt = tstop
  403c8c:	sbfx	x8, x8, #3, #29
  403c90:	ldrb	w9, [x20, x8]
  403c94:	and	w10, w0, #0x7
  403c98:	lsl	w10, w24, w10
  403c9c:	mov	x22, xzr
  403ca0:	orr	w9, w9, w10
  403ca4:	strb	w9, [x20, x8]
  403ca8:	ldrb	w8, [x25]
  403cac:	cmp	w8, #0x0
  403cb0:	cset	w8, eq  // eq = none
  403cb4:	lsl	w8, w8, #1
  403cb8:	cbnz	w8, 403ccc <ferror@plt+0x209c>
  403cbc:	b	403c34 <ferror@plt+0x2004>
  403cc0:	mov	w21, #0xffffffff            	// #-1
  403cc4:	mov	w8, #0x1                   	// #1
  403cc8:	cbz	w8, 403c34 <ferror@plt+0x2004>
  403ccc:	cmp	w8, #0x4
  403cd0:	b.eq	403c34 <ferror@plt+0x2004>  // b.none
  403cd4:	b	403ce8 <ferror@plt+0x20b8>
  403cd8:	mov	w8, #0x1                   	// #1
  403cdc:	mov	w21, w0
  403ce0:	cbnz	w8, 403ccc <ferror@plt+0x209c>
  403ce4:	b	403c34 <ferror@plt+0x2004>
  403ce8:	cmp	w8, #0x2
  403cec:	b.ne	403cf4 <ferror@plt+0x20c4>  // b.any
  403cf0:	mov	w21, wzr
  403cf4:	mov	w0, w21
  403cf8:	ldp	x20, x19, [sp, #64]
  403cfc:	ldp	x22, x21, [sp, #48]
  403d00:	ldp	x24, x23, [sp, #32]
  403d04:	ldr	x25, [sp, #16]
  403d08:	ldp	x29, x30, [sp], #80
  403d0c:	ret
  403d10:	stp	x29, x30, [sp, #-64]!
  403d14:	stp	x22, x21, [sp, #32]
  403d18:	mov	w21, #0xffffffea            	// #-22
  403d1c:	stp	x24, x23, [sp, #16]
  403d20:	stp	x20, x19, [sp, #48]
  403d24:	mov	x29, sp
  403d28:	cbz	x1, 403df8 <ferror@plt+0x21c8>
  403d2c:	cbz	x0, 403df8 <ferror@plt+0x21c8>
  403d30:	mov	x19, x2
  403d34:	cbz	x2, 403df8 <ferror@plt+0x21c8>
  403d38:	ldrb	w8, [x0]
  403d3c:	cbz	w8, 403df4 <ferror@plt+0x21c4>
  403d40:	mov	x20, x1
  403d44:	mov	x22, xzr
  403d48:	add	x23, x0, #0x1
  403d4c:	b	403d58 <ferror@plt+0x2128>
  403d50:	ldrb	w8, [x23], #1
  403d54:	cbz	w8, 403df4 <ferror@plt+0x21c4>
  403d58:	mov	x9, x23
  403d5c:	ldrb	w10, [x9], #-1
  403d60:	cmp	x22, #0x0
  403d64:	and	w8, w8, #0xff
  403d68:	csel	x22, x9, x22, eq  // eq = none
  403d6c:	cmp	w8, #0x2c
  403d70:	csel	x8, x9, xzr, eq  // eq = none
  403d74:	cmp	w10, #0x0
  403d78:	csel	x24, x23, x8, eq  // eq = none
  403d7c:	mov	w8, #0x4                   	// #4
  403d80:	cbz	x22, 403dcc <ferror@plt+0x219c>
  403d84:	cbz	x24, 403dcc <ferror@plt+0x219c>
  403d88:	subs	x1, x24, x22
  403d8c:	b.ls	403dc4 <ferror@plt+0x2194>  // b.plast
  403d90:	mov	x0, x22
  403d94:	blr	x19
  403d98:	tbnz	x0, #63, 403ddc <ferror@plt+0x21ac>
  403d9c:	ldr	x8, [x20]
  403da0:	mov	x22, xzr
  403da4:	orr	x8, x8, x0
  403da8:	str	x8, [x20]
  403dac:	ldrb	w8, [x24]
  403db0:	cmp	w8, #0x0
  403db4:	cset	w8, eq  // eq = none
  403db8:	lsl	w8, w8, #1
  403dbc:	cbnz	w8, 403dd0 <ferror@plt+0x21a0>
  403dc0:	b	403d50 <ferror@plt+0x2120>
  403dc4:	mov	w21, #0xffffffff            	// #-1
  403dc8:	mov	w8, #0x1                   	// #1
  403dcc:	cbz	w8, 403d50 <ferror@plt+0x2120>
  403dd0:	cmp	w8, #0x4
  403dd4:	b.eq	403d50 <ferror@plt+0x2120>  // b.none
  403dd8:	b	403dec <ferror@plt+0x21bc>
  403ddc:	mov	w8, #0x1                   	// #1
  403de0:	mov	w21, w0
  403de4:	cbnz	w8, 403dd0 <ferror@plt+0x21a0>
  403de8:	b	403d50 <ferror@plt+0x2120>
  403dec:	cmp	w8, #0x2
  403df0:	b.ne	403df8 <ferror@plt+0x21c8>  // b.any
  403df4:	mov	w21, wzr
  403df8:	mov	w0, w21
  403dfc:	ldp	x20, x19, [sp, #48]
  403e00:	ldp	x22, x21, [sp, #32]
  403e04:	ldp	x24, x23, [sp, #16]
  403e08:	ldp	x29, x30, [sp], #64
  403e0c:	ret
  403e10:	stp	x29, x30, [sp, #-64]!
  403e14:	mov	x29, sp
  403e18:	str	x23, [sp, #16]
  403e1c:	stp	x22, x21, [sp, #32]
  403e20:	stp	x20, x19, [sp, #48]
  403e24:	str	xzr, [x29, #24]
  403e28:	cbz	x0, 403f18 <ferror@plt+0x22e8>
  403e2c:	mov	w21, w3
  403e30:	mov	x19, x2
  403e34:	mov	x23, x1
  403e38:	mov	x22, x0
  403e3c:	str	w3, [x1]
  403e40:	str	w3, [x2]
  403e44:	bl	401be0 <__errno_location@plt>
  403e48:	str	wzr, [x0]
  403e4c:	ldrb	w8, [x22]
  403e50:	mov	x20, x0
  403e54:	cmp	w8, #0x3a
  403e58:	b.ne	403ea0 <ferror@plt+0x2270>  // b.any
  403e5c:	add	x21, x22, #0x1
  403e60:	add	x1, x29, #0x18
  403e64:	mov	w2, #0xa                   	// #10
  403e68:	mov	x0, x21
  403e6c:	bl	401ab0 <strtol@plt>
  403e70:	str	w0, [x19]
  403e74:	ldr	w8, [x20]
  403e78:	mov	w0, #0xffffffff            	// #-1
  403e7c:	cbnz	w8, 403f18 <ferror@plt+0x22e8>
  403e80:	ldr	x8, [x29, #24]
  403e84:	cbz	x8, 403f18 <ferror@plt+0x22e8>
  403e88:	cmp	x8, x21
  403e8c:	mov	w0, #0xffffffff            	// #-1
  403e90:	b.eq	403f18 <ferror@plt+0x22e8>  // b.none
  403e94:	ldrb	w8, [x8]
  403e98:	cbz	w8, 403f14 <ferror@plt+0x22e4>
  403e9c:	b	403f18 <ferror@plt+0x22e8>
  403ea0:	add	x1, x29, #0x18
  403ea4:	mov	w2, #0xa                   	// #10
  403ea8:	mov	x0, x22
  403eac:	bl	401ab0 <strtol@plt>
  403eb0:	str	w0, [x23]
  403eb4:	str	w0, [x19]
  403eb8:	ldr	x8, [x29, #24]
  403ebc:	mov	w0, #0xffffffff            	// #-1
  403ec0:	cmp	x8, x22
  403ec4:	b.eq	403f18 <ferror@plt+0x22e8>  // b.none
  403ec8:	ldr	w9, [x20]
  403ecc:	cbnz	w9, 403f18 <ferror@plt+0x22e8>
  403ed0:	cbz	x8, 403f18 <ferror@plt+0x22e8>
  403ed4:	ldrb	w9, [x8]
  403ed8:	cmp	w9, #0x2d
  403edc:	b.eq	403f00 <ferror@plt+0x22d0>  // b.none
  403ee0:	cmp	w9, #0x3a
  403ee4:	b.ne	403f14 <ferror@plt+0x22e4>  // b.any
  403ee8:	ldrb	w10, [x8, #1]
  403eec:	cbz	w10, 403f10 <ferror@plt+0x22e0>
  403ef0:	cmp	w9, #0x3a
  403ef4:	b.eq	403f00 <ferror@plt+0x22d0>  // b.none
  403ef8:	cmp	w9, #0x2d
  403efc:	b.ne	403f14 <ferror@plt+0x22e4>  // b.any
  403f00:	add	x21, x8, #0x1
  403f04:	str	xzr, [x29, #24]
  403f08:	str	wzr, [x20]
  403f0c:	b	403e60 <ferror@plt+0x2230>
  403f10:	str	w21, [x19]
  403f14:	mov	w0, wzr
  403f18:	ldp	x20, x19, [sp, #48]
  403f1c:	ldp	x22, x21, [sp, #32]
  403f20:	ldr	x23, [sp, #16]
  403f24:	ldp	x29, x30, [sp], #64
  403f28:	ret
  403f2c:	sub	sp, sp, #0x50
  403f30:	stp	x20, x19, [sp, #64]
  403f34:	mov	x20, x1
  403f38:	mov	x19, x0
  403f3c:	stp	x29, x30, [sp, #16]
  403f40:	stp	x24, x23, [sp, #32]
  403f44:	stp	x22, x21, [sp, #48]
  403f48:	add	x29, sp, #0x10
  403f4c:	mov	w0, wzr
  403f50:	cbz	x20, 40401c <ferror@plt+0x23ec>
  403f54:	cbz	x19, 40401c <ferror@plt+0x23ec>
  403f58:	add	x1, sp, #0x8
  403f5c:	mov	x0, x19
  403f60:	bl	404034 <ferror@plt+0x2404>
  403f64:	mov	x21, x0
  403f68:	mov	x1, sp
  403f6c:	mov	x0, x20
  403f70:	bl	404034 <ferror@plt+0x2404>
  403f74:	ldp	x24, x22, [sp]
  403f78:	adds	x8, x24, x22
  403f7c:	b.eq	403fa8 <ferror@plt+0x2378>  // b.none
  403f80:	mov	x23, x0
  403f84:	cmp	x8, #0x1
  403f88:	b.ne	403fd0 <ferror@plt+0x23a0>  // b.any
  403f8c:	cbz	x21, 403fb4 <ferror@plt+0x2384>
  403f90:	ldrb	w8, [x21]
  403f94:	cmp	w8, #0x2f
  403f98:	b.ne	403fb4 <ferror@plt+0x2384>  // b.any
  403f9c:	mov	w0, #0x1                   	// #1
  403fa0:	cbnz	w0, 404010 <ferror@plt+0x23e0>
  403fa4:	b	403f4c <ferror@plt+0x231c>
  403fa8:	mov	w0, #0x1                   	// #1
  403fac:	cbnz	w0, 404010 <ferror@plt+0x23e0>
  403fb0:	b	403f4c <ferror@plt+0x231c>
  403fb4:	cbz	x23, 403fd0 <ferror@plt+0x23a0>
  403fb8:	ldrb	w8, [x23]
  403fbc:	cmp	w8, #0x2f
  403fc0:	b.ne	403fd0 <ferror@plt+0x23a0>  // b.any
  403fc4:	mov	w0, #0x1                   	// #1
  403fc8:	cbnz	w0, 404010 <ferror@plt+0x23e0>
  403fcc:	b	403f4c <ferror@plt+0x231c>
  403fd0:	mov	w0, #0x3                   	// #3
  403fd4:	cbz	x21, 403ffc <ferror@plt+0x23cc>
  403fd8:	cbz	x23, 403ffc <ferror@plt+0x23cc>
  403fdc:	cmp	x22, x24
  403fe0:	b.ne	403ffc <ferror@plt+0x23cc>  // b.any
  403fe4:	mov	x0, x21
  403fe8:	mov	x1, x23
  403fec:	mov	x2, x22
  403ff0:	bl	401970 <strncmp@plt>
  403ff4:	cbz	w0, 404004 <ferror@plt+0x23d4>
  403ff8:	mov	w0, #0x3                   	// #3
  403ffc:	cbnz	w0, 404010 <ferror@plt+0x23e0>
  404000:	b	403f4c <ferror@plt+0x231c>
  404004:	add	x19, x21, x22
  404008:	add	x20, x23, x24
  40400c:	cbz	w0, 403f4c <ferror@plt+0x231c>
  404010:	cmp	w0, #0x3
  404014:	b.ne	40401c <ferror@plt+0x23ec>  // b.any
  404018:	mov	w0, wzr
  40401c:	ldp	x20, x19, [sp, #64]
  404020:	ldp	x22, x21, [sp, #48]
  404024:	ldp	x24, x23, [sp, #32]
  404028:	ldp	x29, x30, [sp, #16]
  40402c:	add	sp, sp, #0x50
  404030:	ret
  404034:	mov	x8, x0
  404038:	str	xzr, [x1]
  40403c:	mov	x0, x8
  404040:	cbz	x8, 404088 <ferror@plt+0x2458>
  404044:	ldrb	w9, [x0]
  404048:	cmp	w9, #0x2f
  40404c:	b.ne	404060 <ferror@plt+0x2430>  // b.any
  404050:	mov	x8, x0
  404054:	ldrb	w10, [x8, #1]!
  404058:	cmp	w10, #0x2f
  40405c:	b.eq	40403c <ferror@plt+0x240c>  // b.none
  404060:	cbz	w9, 404084 <ferror@plt+0x2454>
  404064:	mov	w8, #0x1                   	// #1
  404068:	str	x8, [x1]
  40406c:	ldrb	w9, [x0, x8]
  404070:	cbz	w9, 404088 <ferror@plt+0x2458>
  404074:	cmp	w9, #0x2f
  404078:	b.eq	404088 <ferror@plt+0x2458>  // b.none
  40407c:	add	x8, x8, #0x1
  404080:	b	404068 <ferror@plt+0x2438>
  404084:	mov	x0, xzr
  404088:	ret
  40408c:	stp	x29, x30, [sp, #-64]!
  404090:	orr	x8, x0, x1
  404094:	stp	x24, x23, [sp, #16]
  404098:	stp	x22, x21, [sp, #32]
  40409c:	stp	x20, x19, [sp, #48]
  4040a0:	mov	x29, sp
  4040a4:	cbz	x8, 4040d8 <ferror@plt+0x24a8>
  4040a8:	mov	x19, x1
  4040ac:	mov	x22, x0
  4040b0:	mov	x20, x2
  4040b4:	cbz	x0, 4040ec <ferror@plt+0x24bc>
  4040b8:	cbz	x19, 404100 <ferror@plt+0x24d0>
  4040bc:	mov	x0, x22
  4040c0:	bl	401840 <strlen@plt>
  4040c4:	mvn	x8, x0
  4040c8:	cmp	x8, x20
  4040cc:	b.cs	404108 <ferror@plt+0x24d8>  // b.hs, b.nlast
  4040d0:	mov	x21, xzr
  4040d4:	b	404144 <ferror@plt+0x2514>
  4040d8:	adrp	x0, 404000 <ferror@plt+0x23d0>
  4040dc:	add	x0, x0, #0x77c
  4040e0:	bl	4019e0 <strdup@plt>
  4040e4:	mov	x21, x0
  4040e8:	b	404144 <ferror@plt+0x2514>
  4040ec:	mov	x0, x19
  4040f0:	mov	x1, x20
  4040f4:	bl	401b00 <strndup@plt>
  4040f8:	mov	x21, x0
  4040fc:	b	404144 <ferror@plt+0x2514>
  404100:	mov	x0, x22
  404104:	b	4040e0 <ferror@plt+0x24b0>
  404108:	add	x24, x0, x20
  40410c:	mov	x23, x0
  404110:	add	x0, x24, #0x1
  404114:	bl	401950 <malloc@plt>
  404118:	mov	x21, x0
  40411c:	cbz	x0, 404144 <ferror@plt+0x2514>
  404120:	mov	x0, x21
  404124:	mov	x1, x22
  404128:	mov	x2, x23
  40412c:	bl	401800 <memcpy@plt>
  404130:	add	x0, x21, x23
  404134:	mov	x1, x19
  404138:	mov	x2, x20
  40413c:	bl	401800 <memcpy@plt>
  404140:	strb	wzr, [x21, x24]
  404144:	mov	x0, x21
  404148:	ldp	x20, x19, [sp, #48]
  40414c:	ldp	x22, x21, [sp, #32]
  404150:	ldp	x24, x23, [sp, #16]
  404154:	ldp	x29, x30, [sp], #64
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-32]!
  404160:	stp	x20, x19, [sp, #16]
  404164:	mov	x19, x1
  404168:	mov	x20, x0
  40416c:	mov	x29, sp
  404170:	cbz	x1, 404184 <ferror@plt+0x2554>
  404174:	mov	x0, x19
  404178:	bl	401840 <strlen@plt>
  40417c:	mov	x2, x0
  404180:	b	404188 <ferror@plt+0x2558>
  404184:	mov	x2, xzr
  404188:	mov	x0, x20
  40418c:	mov	x1, x19
  404190:	bl	40408c <ferror@plt+0x245c>
  404194:	ldp	x20, x19, [sp, #16]
  404198:	ldp	x29, x30, [sp], #32
  40419c:	ret
  4041a0:	sub	sp, sp, #0x120
  4041a4:	stp	x29, x30, [sp, #256]
  4041a8:	add	x29, sp, #0x100
  4041ac:	add	x9, sp, #0x80
  4041b0:	mov	x10, sp
  4041b4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4041b8:	add	x8, x29, #0x20
  4041bc:	movk	x11, #0xff80, lsl #32
  4041c0:	add	x9, x9, #0x30
  4041c4:	add	x10, x10, #0x80
  4041c8:	stp	x8, x9, [x29, #-32]
  4041cc:	stp	x10, x11, [x29, #-16]
  4041d0:	stp	q1, q2, [sp, #16]
  4041d4:	str	q0, [sp]
  4041d8:	ldp	q0, q1, [x29, #-32]
  4041dc:	stp	x28, x19, [sp, #272]
  4041e0:	mov	x19, x0
  4041e4:	stp	x2, x3, [sp, #128]
  4041e8:	sub	x0, x29, #0x28
  4041ec:	sub	x2, x29, #0x50
  4041f0:	stp	x4, x5, [sp, #144]
  4041f4:	stp	x6, x7, [sp, #160]
  4041f8:	stp	q3, q4, [sp, #48]
  4041fc:	stp	q5, q6, [sp, #80]
  404200:	str	q7, [sp, #112]
  404204:	stp	q0, q1, [x29, #-80]
  404208:	bl	401af0 <vasprintf@plt>
  40420c:	tbnz	w0, #31, 404234 <ferror@plt+0x2604>
  404210:	ldur	x1, [x29, #-40]
  404214:	sxtw	x2, w0
  404218:	mov	x0, x19
  40421c:	bl	40408c <ferror@plt+0x245c>
  404220:	ldur	x8, [x29, #-40]
  404224:	mov	x19, x0
  404228:	mov	x0, x8
  40422c:	bl	401ac0 <free@plt>
  404230:	b	404238 <ferror@plt+0x2608>
  404234:	mov	x19, xzr
  404238:	mov	x0, x19
  40423c:	ldp	x28, x19, [sp, #272]
  404240:	ldp	x29, x30, [sp, #256]
  404244:	add	sp, sp, #0x120
  404248:	ret
  40424c:	stp	x29, x30, [sp, #-80]!
  404250:	stp	x24, x23, [sp, #32]
  404254:	stp	x22, x21, [sp, #48]
  404258:	stp	x20, x19, [sp, #64]
  40425c:	ldr	x19, [x0]
  404260:	str	x25, [sp, #16]
  404264:	mov	x29, sp
  404268:	ldrb	w8, [x19]
  40426c:	cbz	w8, 40436c <ferror@plt+0x273c>
  404270:	mov	x20, x0
  404274:	mov	x22, x1
  404278:	mov	x0, x19
  40427c:	mov	x1, x2
  404280:	mov	w23, w3
  404284:	mov	x21, x2
  404288:	bl	401b10 <strspn@plt>
  40428c:	add	x19, x19, x0
  404290:	ldrb	w8, [x19]
  404294:	cbz	x8, 404368 <ferror@plt+0x2738>
  404298:	cbz	w23, 404320 <ferror@plt+0x26f0>
  40429c:	cmp	w8, #0x3f
  4042a0:	b.hi	404338 <ferror@plt+0x2708>  // b.pmore
  4042a4:	mov	w9, #0x1                   	// #1
  4042a8:	lsl	x8, x9, x8
  4042ac:	mov	x9, #0x1                   	// #1
  4042b0:	movk	x9, #0x84, lsl #32
  4042b4:	and	x8, x8, x9
  4042b8:	cbz	x8, 404338 <ferror@plt+0x2708>
  4042bc:	mov	x23, x19
  4042c0:	ldrb	w25, [x23], #1
  4042c4:	add	x1, x29, #0x1c
  4042c8:	strb	wzr, [x29, #29]
  4042cc:	mov	x0, x23
  4042d0:	strb	w25, [x29, #28]
  4042d4:	bl	4043a4 <ferror@plt+0x2774>
  4042d8:	str	x0, [x22]
  4042dc:	add	x8, x0, x19
  4042e0:	ldrb	w9, [x8, #1]
  4042e4:	mov	w8, wzr
  4042e8:	cbz	w9, 404390 <ferror@plt+0x2760>
  4042ec:	cmp	w9, w25
  4042f0:	b.ne	404390 <ferror@plt+0x2760>  // b.any
  4042f4:	add	x8, x0, x19
  4042f8:	ldrsb	w1, [x8, #2]
  4042fc:	mov	x24, x0
  404300:	cbz	w1, 404310 <ferror@plt+0x26e0>
  404304:	mov	x0, x21
  404308:	bl	401b20 <strchr@plt>
  40430c:	cbz	x0, 40438c <ferror@plt+0x275c>
  404310:	add	x8, x19, x24
  404314:	add	x19, x8, #0x2
  404318:	mov	w8, #0x1                   	// #1
  40431c:	b	404394 <ferror@plt+0x2764>
  404320:	mov	x0, x19
  404324:	mov	x1, x21
  404328:	bl	401bb0 <strcspn@plt>
  40432c:	str	x0, [x22]
  404330:	add	x22, x19, x0
  404334:	b	404360 <ferror@plt+0x2730>
  404338:	mov	x0, x19
  40433c:	mov	x1, x21
  404340:	bl	4043a4 <ferror@plt+0x2774>
  404344:	str	x0, [x22]
  404348:	add	x22, x19, x0
  40434c:	ldrsb	w1, [x22]
  404350:	cbz	w1, 404360 <ferror@plt+0x2730>
  404354:	mov	x0, x21
  404358:	bl	401b20 <strchr@plt>
  40435c:	cbz	x0, 404368 <ferror@plt+0x2738>
  404360:	str	x22, [x20]
  404364:	b	404370 <ferror@plt+0x2740>
  404368:	str	x19, [x20]
  40436c:	mov	x19, xzr
  404370:	mov	x0, x19
  404374:	ldp	x20, x19, [sp, #64]
  404378:	ldp	x22, x21, [sp, #48]
  40437c:	ldp	x24, x23, [sp, #32]
  404380:	ldr	x25, [sp, #16]
  404384:	ldp	x29, x30, [sp], #80
  404388:	ret
  40438c:	mov	w8, wzr
  404390:	mov	x23, x19
  404394:	str	x19, [x20]
  404398:	mov	x19, x23
  40439c:	tbz	w8, #0, 40436c <ferror@plt+0x273c>
  4043a0:	b	404370 <ferror@plt+0x2740>
  4043a4:	stp	x29, x30, [sp, #-48]!
  4043a8:	stp	x22, x21, [sp, #16]
  4043ac:	stp	x20, x19, [sp, #32]
  4043b0:	ldrb	w8, [x0]
  4043b4:	mov	x29, sp
  4043b8:	cbz	w8, 404408 <ferror@plt+0x27d8>
  4043bc:	mov	x19, x1
  4043c0:	mov	x22, xzr
  4043c4:	mov	w20, wzr
  4043c8:	add	x21, x0, #0x1
  4043cc:	b	4043f0 <ferror@plt+0x27c0>
  4043d0:	sxtb	w1, w8
  4043d4:	mov	x0, x19
  4043d8:	bl	401b20 <strchr@plt>
  4043dc:	cbnz	x0, 404414 <ferror@plt+0x27e4>
  4043e0:	mov	w20, wzr
  4043e4:	ldrb	w8, [x21, x22]
  4043e8:	add	x22, x22, #0x1
  4043ec:	cbz	w8, 404414 <ferror@plt+0x27e4>
  4043f0:	cbnz	w20, 4043e0 <ferror@plt+0x27b0>
  4043f4:	and	w9, w8, #0xff
  4043f8:	cmp	w9, #0x5c
  4043fc:	b.ne	4043d0 <ferror@plt+0x27a0>  // b.any
  404400:	mov	w20, #0x1                   	// #1
  404404:	b	4043e4 <ferror@plt+0x27b4>
  404408:	mov	w20, wzr
  40440c:	mov	w22, wzr
  404410:	b	404414 <ferror@plt+0x27e4>
  404414:	sub	w8, w22, w20
  404418:	ldp	x20, x19, [sp, #32]
  40441c:	ldp	x22, x21, [sp, #16]
  404420:	sxtw	x0, w8
  404424:	ldp	x29, x30, [sp], #48
  404428:	ret
  40442c:	stp	x29, x30, [sp, #-32]!
  404430:	str	x19, [sp, #16]
  404434:	mov	x19, x0
  404438:	mov	x29, sp
  40443c:	mov	x0, x19
  404440:	bl	4019a0 <fgetc@plt>
  404444:	cmn	w0, #0x1
  404448:	b.eq	40445c <ferror@plt+0x282c>  // b.none
  40444c:	cmp	w0, #0xa
  404450:	b.ne	40443c <ferror@plt+0x280c>  // b.any
  404454:	mov	w0, wzr
  404458:	b	404460 <ferror@plt+0x2830>
  40445c:	mov	w0, #0x1                   	// #1
  404460:	ldr	x19, [sp, #16]
  404464:	ldp	x29, x30, [sp], #32
  404468:	ret
  40446c:	nop
  404470:	stp	x29, x30, [sp, #-64]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	adrp	x20, 414000 <ferror@plt+0x123d0>
  404480:	add	x20, x20, #0xde0
  404484:	stp	x21, x22, [sp, #32]
  404488:	adrp	x21, 414000 <ferror@plt+0x123d0>
  40448c:	add	x21, x21, #0xdd8
  404490:	sub	x20, x20, x21
  404494:	mov	w22, w0
  404498:	stp	x23, x24, [sp, #48]
  40449c:	mov	x23, x1
  4044a0:	mov	x24, x2
  4044a4:	bl	4017c0 <memcpy@plt-0x40>
  4044a8:	cmp	xzr, x20, asr #3
  4044ac:	b.eq	4044d8 <ferror@plt+0x28a8>  // b.none
  4044b0:	asr	x20, x20, #3
  4044b4:	mov	x19, #0x0                   	// #0
  4044b8:	ldr	x3, [x21, x19, lsl #3]
  4044bc:	mov	x2, x24
  4044c0:	add	x19, x19, #0x1
  4044c4:	mov	x1, x23
  4044c8:	mov	w0, w22
  4044cc:	blr	x3
  4044d0:	cmp	x20, x19
  4044d4:	b.ne	4044b8 <ferror@plt+0x2888>  // b.any
  4044d8:	ldp	x19, x20, [sp, #16]
  4044dc:	ldp	x21, x22, [sp, #32]
  4044e0:	ldp	x23, x24, [sp, #48]
  4044e4:	ldp	x29, x30, [sp], #64
  4044e8:	ret
  4044ec:	nop
  4044f0:	ret
  4044f4:	nop
  4044f8:	adrp	x2, 415000 <ferror@plt+0x133d0>
  4044fc:	mov	x1, #0x0                   	// #0
  404500:	ldr	x2, [x2, #552]
  404504:	b	4018f0 <__cxa_atexit@plt>
  404508:	mov	x2, x1
  40450c:	mov	w1, w0
  404510:	mov	w0, #0x0                   	// #0
  404514:	b	401b80 <__fxstat@plt>

Disassembly of section .fini:

0000000000404518 <.fini>:
  404518:	stp	x29, x30, [sp, #-16]!
  40451c:	mov	x29, sp
  404520:	ldp	x29, x30, [sp], #16
  404524:	ret
