$date
	Sat Apr 26 15:47:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_Guia_0902 $end
$var wire 1 ! clk $end
$upscope $end
$scope module test_Guia_0902 $end
$var wire 1 " p1 $end
$upscope $end
$scope module test_Guia_0902 $end
$var wire 1 # p2 $end
$upscope $end
$scope module test_Guia_0902 $end
$var wire 1 $ p3 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
0!
$end
#12
1"
1#
1$
1!
#15
0"
#18
0#
#21
0$
#24
0!
#36
1"
1#
1$
1!
#39
0"
#42
0#
#45
0$
#48
0!
#60
1"
1#
1$
1!
#63
0"
#66
0#
#69
0$
#72
0!
#84
1"
1#
1$
1!
#87
0"
#90
0#
#93
0$
#96
0!
#108
1"
1#
1$
1!
#111
0"
#114
0#
#117
0$
#120
0!
#132
1"
1#
1$
1!
#135
0"
#138
0#
#141
0$
#144
0!
#156
1"
1#
1$
1!
#159
0"
#162
0#
#165
0$
#168
0!
#180
1"
1#
1$
1!
#183
0"
#186
0#
#189
0$
#192
0!
#204
1"
1#
1$
1!
#207
0"
#210
0#
#213
0$
#216
0!
#228
1"
1#
1$
1!
#231
0"
#234
0#
#237
0$
#240
0!
#252
1"
1#
1$
1!
#255
0"
#258
0#
#261
0$
#264
0!
#276
1"
1#
1$
1!
#279
0"
#282
0#
#285
0$
#288
0!
#300
1"
1#
1$
1!
