

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.888 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100619|   121519|  0.503 ms|  0.608 ms|  100620|  121520|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3  |      400|    21300|   4 ~ 213|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 10 'alloca' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 11 'alloca' 'data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_2 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 12 'alloca' 'data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%az = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 13 'alloca' 'az' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i3 %az, i32 %data_2, i32 %data_1, i32 %data"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 0, i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 15 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_17_1, i3 %az, i32 %data_2, i32 %data_1, i32 %data"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:13]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body21" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_1, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln29 = add i7 %j_1, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body21.split, void %cleanup" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 25 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 26 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%az_addr = getelementptr i3 %az, i64 0, i64 %zext_ln29" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 27 'getelementptr' 'az_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (2.32ns)   --->   "%temp = load i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 28 'load' 'temp' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i32 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:49]   --->   Operation 29 'ret' 'ret_ln49' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 30 [1/2] (2.32ns)   --->   "%temp = load i7 %az_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30]   --->   Operation 30 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 1.65>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 32 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (1.65ns)   --->   "%icmp_ln31 = icmp_eq  i3 %temp, i3 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31]   --->   Operation 33 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc40.preheader, void %for.inc43" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln29 = call void @main_Pipeline_VITIS_LOOP_32_4, i7 %j_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 35 'call' 'call_ln29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln29 = call void @main_Pipeline_VITIS_LOOP_32_4, i7 %j_1, i32 %data, i32 %data_1, i32 %data_2, i4 %w" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 36 'call' 'call_ln29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %j" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 38 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body21" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('j', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29) [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln29', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29) of constant 0 on local variable 'j', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29 [11]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 7 bit ('j', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29) on local variable 'j', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29 [14]  (0.000 ns)
	'getelementptr' operation 7 bit ('az_addr', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30) [22]  (0.000 ns)
	'load' operation 3 bit ('temp', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30) on array 'all_zero', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14 [23]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('temp', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:30) on array 'all_zero', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14 [23]  (2.322 ns)

 <State 7>: 1.650ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln31', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31) [24]  (1.650 ns)
	'call' operation 0 bit ('call_ln29', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29) to 'main_Pipeline_VITIS_LOOP_32_4' [27]  (0.000 ns)

 <State 8>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29) of variable 'add_ln29', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29 on local variable 'j', benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29 [30]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
